/*
 * arch/arm/mach-tz3000/include/mach/regs/irecog_reg_def.h
 *
 * (C) Copyright TOSHIBA Corporation
 * Semiconductor & Storage Products Company 2013
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#ifndef _IRECOG_REG_DEF_H
#define _IRECOG_REG_DEF_H

#ifdef __cplusplus
extern  {
#endif /* __cplusplus */

// rpyramid_PYM_STADR Register
#define IRECOG_RPYRAMID_PYM_STADR_OFS            0x00000000
// cf_mb_stadr bitfiled (RW) Reset=10000000000000000000000000000000
#define IRECOG_RPYRAMID_PYM_STADR_CF_MB_STADR_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_STADR_CF_MB_STADR_SHIFT 0
#define IRECOG_RPYRAMID_PYM_STADR_CF_MB_STADR_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_STADR_CF_MB_STADR_BITWIDTH 32
// rpyramid_PYM_ENDADR Register
#define IRECOG_RPYRAMID_PYM_ENDADR_OFS           0x00000004
// cf_mb_endadr bitfiled (RW) Reset=11111111111111111111111111111111
#define IRECOG_RPYRAMID_PYM_ENDADR_CF_MB_ENDADR_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_ENDADR_CF_MB_ENDADR_SHIFT 0
#define IRECOG_RPYRAMID_PYM_ENDADR_CF_MB_ENDADR_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_ENDADR_CF_MB_ENDADR_BITWIDTH 32
// rpyramid_PYM_DMRADR Register
#define IRECOG_RPYRAMID_PYM_DMRADR_OFS           0x00000018
// cf_dr_adr bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_DMRADR_CF_DR_ADR_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_DMRADR_CF_DR_ADR_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_DMRADR_CF_DR_ADR_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_DMRADR_CF_DR_ADR_BITWIDTH 32
// rpyramid_PYM_CFG Register
#define IRECOG_RPYRAMID_PYM_CFG_OFS              0x0000001C
// cf_dr_enable_g00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_CFG_CF_DR_ENABLE_G00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_CFG_CF_DR_ENABLE_G00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_CFG_CF_DR_ENABLE_G00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_CFG_CF_DR_ENABLE_G00_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED_MASK    0xFE
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED_SHIFT   1 
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED_BIT     0x7F
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED_BITWIDTH 7
// cf_cmd_queue_depth bitfiled (RW) Reset=111
#define IRECOG_RPYRAMID_PYM_CFG_CF_CMD_QUEUE_DEPTH_MASK 0x700
#define IRECOG_RPYRAMID_PYM_CFG_CF_CMD_QUEUE_DEPTH_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_CFG_CF_CMD_QUEUE_DEPTH_BIT 0x7
#define IRECOG_RPYRAMID_PYM_CFG_CF_CMD_QUEUE_DEPTH_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED2_MASK   0xF800
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED2_SHIFT  11 
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED2_BIT    0x1F
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED2_BITWIDTH 5
// cf_accmd_queue_depth bitfiled (RW) Reset=111
#define IRECOG_RPYRAMID_PYM_CFG_CF_ACCMD_QUEUE_DEPTH_MASK 0x70000
#define IRECOG_RPYRAMID_PYM_CFG_CF_ACCMD_QUEUE_DEPTH_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_CFG_CF_ACCMD_QUEUE_DEPTH_BIT 0x7
#define IRECOG_RPYRAMID_PYM_CFG_CF_ACCMD_QUEUE_DEPTH_BITWIDTH 3
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED3_MASK   0xF80000
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED3_SHIFT  19 
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED3_BIT    0x1F
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED3_BITWIDTH 5
// cf_vdmacctrl bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_CFG_CF_VDMACCTRL_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_CFG_CF_VDMACCTRL_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_CFG_CF_VDMACCTRL_BIT 0x1
#define IRECOG_RPYRAMID_PYM_CFG_CF_VDMACCTRL_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED4_MASK   0xFE000000
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED4_SHIFT  25 
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED4_BIT    0x7F
#define IRECOG_RPYRAMID_PYM_CFG_RESERVED4_BITWIDTH 7
// rpyramid_PYM_INT_MASK Register
#define IRECOG_RPYRAMID_PYM_INT_MASK_OFS         0x00000020
// cf_int_mask_g00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_INT_MASK_G00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_INT_MASK_G00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_INT_MASK_G00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_INT_MASK_G00_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED_MASK 0x7FFE
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED_BITWIDTH 14
// cf_mb_err_mask bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_MB_ERR_MASK_MASK 0x8000
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_MB_ERR_MASK_SHIFT 15 
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_MB_ERR_MASK_BIT 0x1
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_MB_ERR_MASK_BITWIDTH 1
// cf_abort_mask_g00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_ABORT_MASK_G00_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_ABORT_MASK_G00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_ABORT_MASK_G00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_INT_MASK_CF_ABORT_MASK_G00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_INT_MASK_RESERVED2_BITWIDTH 15
// rpyramid_PYM_R_ENABLE Register
#define IRECOG_RPYRAMID_PYM_R_ENABLE_OFS         0x00000030
// cf_enable_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R00_BITWIDTH 1
// cf_enable_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R01_BITWIDTH 1
// cf_enable_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_CF_ENABLE_R02_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_RESERVED_MASK 0xFFFFFFF8
#define IRECOG_RPYRAMID_PYM_R_ENABLE_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_RESERVED_BIT 0x1FFFFFFF
#define IRECOG_RPYRAMID_PYM_R_ENABLE_RESERVED_BITWIDTH 29
// rpyramid_PYM_W_ENABLE Register
#define IRECOG_RPYRAMID_PYM_W_ENABLE_OFS         0x00000034
// cf_enable_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W00_BITWIDTH 1
// cf_enable_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W01_BITWIDTH 1
// cf_enable_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W02_BITWIDTH 1
// cf_enable_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W03_MASK 0x8
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W03_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W03_BITWIDTH 1
// cf_enable_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W04_MASK 0x10
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W04_SHIFT 4 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W04_BITWIDTH 1
// cf_enable_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W05_MASK 0x20
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W05_SHIFT 5 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W05_BITWIDTH 1
// cf_enable_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W06_MASK 0x40
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W06_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W06_BITWIDTH 1
// cf_enable_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W07_MASK 0x80
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W07_SHIFT 7 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W07_BITWIDTH 1
// cf_enable_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W08_MASK 0x100
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W08_BITWIDTH 1
// cf_enable_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W09_MASK 0x200
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W09_SHIFT 9 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W09_BITWIDTH 1
// cf_enable_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W10_MASK 0x400
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W10_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W10_BITWIDTH 1
// cf_enable_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W11_MASK 0x800
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W11_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_CF_ENABLE_W11_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_RESERVED_MASK 0xFFFFF000
#define IRECOG_RPYRAMID_PYM_W_ENABLE_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_RESERVED_BIT 0xFFFFF
#define IRECOG_RPYRAMID_PYM_W_ENABLE_RESERVED_BITWIDTH 20
// rpyramid_PYM_T_ENABLE Register
#define IRECOG_RPYRAMID_PYM_T_ENABLE_OFS         0x00000038
// cf_enable_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T00_BITWIDTH 1
// cf_enable_t01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T01_BITWIDTH 1
// cf_enable_t02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T02_BITWIDTH 1
// cf_enable_t03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T03_MASK 0x8
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T03_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T03_BITWIDTH 1
// cf_enable_t04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T04_MASK 0x10
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T04_SHIFT 4 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T04_BITWIDTH 1
// cf_enable_t05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T05_MASK 0x20
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T05_SHIFT 5 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T05_BITWIDTH 1
// cf_enable_t06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T06_MASK 0x40
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T06_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T06_BITWIDTH 1
// cf_enable_t07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T07_MASK 0x80
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T07_SHIFT 7 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T07_BITWIDTH 1
// cf_enable_t08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T08_MASK 0x100
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T08_BITWIDTH 1
// cf_enable_t09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T09_MASK 0x200
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T09_SHIFT 9 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T09_BITWIDTH 1
// cf_enable_t10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T10_MASK 0x400
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T10_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T10_BITWIDTH 1
// cf_enable_t11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T11_MASK 0x800
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T11_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T11_BITWIDTH 1
// cf_enable_t12 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T12_MASK 0x1000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T12_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T12_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T12_BITWIDTH 1
// cf_enable_t13 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T13_MASK 0x2000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T13_SHIFT 13 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T13_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T13_BITWIDTH 1
// cf_enable_t14 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T14_MASK 0x4000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T14_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T14_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T14_BITWIDTH 1
// cf_enable_t15 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T15_MASK 0x8000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T15_SHIFT 15 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T15_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_CF_ENABLE_T15_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_RESERVED_MASK 0xFFFF0000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_RESERVED_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_T_ENABLE_RESERVED_BITWIDTH 16
// rpyramid_PYM_CTRL Register
#define IRECOG_RPYRAMID_PYM_CTRL_OFS             0x0000003C
// cf_force_abort_g00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_CTRL_CF_FORCE_ABORT_G00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_CTRL_CF_FORCE_ABORT_G00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_CTRL_CF_FORCE_ABORT_G00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_CTRL_CF_FORCE_ABORT_G00_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_CTRL_RESERVED_MASK   0xFFFFFFFE
#define IRECOG_RPYRAMID_PYM_CTRL_RESERVED_SHIFT  1 
#define IRECOG_RPYRAMID_PYM_CTRL_RESERVED_BIT    0x7FFFFFFF
#define IRECOG_RPYRAMID_PYM_CTRL_RESERVED_BITWIDTH 31
// rpyramid_PYM_T00_CFG Register
#define IRECOG_RPYRAMID_PYM_T00_CFG_OFS          0x00000040
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED_MASK 0xF
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED_BITWIDTH 4
// cf_endian_t00 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_ENDIAN_T00_MASK 0x10
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_ENDIAN_T00_SHIFT 4 
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_ENDIAN_T00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_ENDIAN_T00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED2_MASK 0xE0
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED2_SHIFT 5 
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED2_BITWIDTH 3
// cf_datawidth_t00 bitfiled (RW) Reset=10
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_DATAWIDTH_T00_MASK 0x300
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_DATAWIDTH_T00_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_DATAWIDTH_T00_BIT 0x3
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_DATAWIDTH_T00_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED3_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED3_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED3_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED3_BITWIDTH 6
// cf_sram_th_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_SRAM_TH_T00_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_SRAM_TH_T00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_SRAM_TH_T00_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_SRAM_TH_T00_BITWIDTH 5
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED4_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED4_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED4_BIT 0x7
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED4_BITWIDTH 3
// cf_buf_th_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_BUF_TH_T00_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_BUF_TH_T00_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_BUF_TH_T00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T00_CFG_CF_BUF_TH_T00_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED5_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED5_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED5_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_T00_CFG_RESERVED5_BITWIDTH 7
// rpyramid_PYM_T00_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_OFS    0x00000044
// cf_sram_base_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_CF_SRAM_BASE_T00_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_CF_SRAM_BASE_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_CF_SRAM_BASE_T00_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_CF_SRAM_BASE_T00_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_SRAM_BASE_RESERVED_BITWIDTH 24
// rpyramid_PYM_T00_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_OFS    0x00000048
// cf_sram_size_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_CF_SRAM_SIZE_T00_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_CF_SRAM_SIZE_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_CF_SRAM_SIZE_T00_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_CF_SRAM_SIZE_T00_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_SRAM_SIZE_RESERVED_BITWIDTH 24
// rpyramid_PYM_T00_INTL Register
#define IRECOG_RPYRAMID_PYM_T00_INTL_OFS         0x0000004C
// cf_interval_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INTERVAL_T00_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INTERVAL_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INTERVAL_T00_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INTERVAL_T00_BITWIDTH 6
// cf_init_interval_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_T00_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_T00_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_T00_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_T00_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_PERIOD_T00_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_PERIOD_T00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_PERIOD_T00_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_T00_INTL_CF_INIT_INTERVAL_PERIOD_T00_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_T00_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_T00_STADR Register
#define IRECOG_RPYRAMID_PYM_T00_STADR_OFS        0x00000100
// cf_td_stadr_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_STADR_CF_TD_STADR_T00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_STADR_CF_TD_STADR_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_STADR_CF_TD_STADR_T00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_STADR_CF_TD_STADR_T00_BITWIDTH 32
// rpyramid_PYM_T00_SIZE Register
#define IRECOG_RPYRAMID_PYM_T00_SIZE_OFS         0x00000104
// cf_td_size_t00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SIZE_CF_TD_SIZE_T00_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T00_SIZE_CF_TD_SIZE_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_SIZE_CF_TD_SIZE_T00_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T00_SIZE_CF_TD_SIZE_T00_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T00_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T00_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T00_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T01_STADR Register
#define IRECOG_RPYRAMID_PYM_T01_STADR_OFS        0x00000108
// cf_td_stadr_t01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T01_STADR_CF_TD_STADR_T01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T01_STADR_CF_TD_STADR_T01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T01_STADR_CF_TD_STADR_T01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T01_STADR_CF_TD_STADR_T01_BITWIDTH 32
// rpyramid_PYM_T01_SIZE Register
#define IRECOG_RPYRAMID_PYM_T01_SIZE_OFS         0x0000010C
// cf_td_size_t01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T01_SIZE_CF_TD_SIZE_T01_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T01_SIZE_CF_TD_SIZE_T01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T01_SIZE_CF_TD_SIZE_T01_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T01_SIZE_CF_TD_SIZE_T01_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T01_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T01_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T01_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T01_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T02_STADR Register
#define IRECOG_RPYRAMID_PYM_T02_STADR_OFS        0x00000110
// cf_td_stadr_t02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T02_STADR_CF_TD_STADR_T02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T02_STADR_CF_TD_STADR_T02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T02_STADR_CF_TD_STADR_T02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T02_STADR_CF_TD_STADR_T02_BITWIDTH 32
// rpyramid_PYM_T02_SIZE Register
#define IRECOG_RPYRAMID_PYM_T02_SIZE_OFS         0x00000114
// cf_td_size_t02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T02_SIZE_CF_TD_SIZE_T02_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T02_SIZE_CF_TD_SIZE_T02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T02_SIZE_CF_TD_SIZE_T02_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T02_SIZE_CF_TD_SIZE_T02_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T02_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T02_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T02_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T02_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T03_STADR Register
#define IRECOG_RPYRAMID_PYM_T03_STADR_OFS        0x00000118
// cf_td_stadr_t03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T03_STADR_CF_TD_STADR_T03_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T03_STADR_CF_TD_STADR_T03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T03_STADR_CF_TD_STADR_T03_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T03_STADR_CF_TD_STADR_T03_BITWIDTH 32
// rpyramid_PYM_T03_SIZE Register
#define IRECOG_RPYRAMID_PYM_T03_SIZE_OFS         0x0000011C
// cf_td_size_t03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T03_SIZE_CF_TD_SIZE_T03_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T03_SIZE_CF_TD_SIZE_T03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T03_SIZE_CF_TD_SIZE_T03_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T03_SIZE_CF_TD_SIZE_T03_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T03_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T03_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T03_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T03_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T04_STADR Register
#define IRECOG_RPYRAMID_PYM_T04_STADR_OFS        0x00000120
// cf_td_stadr_t04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T04_STADR_CF_TD_STADR_T04_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T04_STADR_CF_TD_STADR_T04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T04_STADR_CF_TD_STADR_T04_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T04_STADR_CF_TD_STADR_T04_BITWIDTH 32
// rpyramid_PYM_T04_SIZE Register
#define IRECOG_RPYRAMID_PYM_T04_SIZE_OFS         0x00000124
// cf_td_size_t04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T04_SIZE_CF_TD_SIZE_T04_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T04_SIZE_CF_TD_SIZE_T04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T04_SIZE_CF_TD_SIZE_T04_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T04_SIZE_CF_TD_SIZE_T04_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T04_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T04_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T04_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T04_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T05_STADR Register
#define IRECOG_RPYRAMID_PYM_T05_STADR_OFS        0x00000128
// cf_td_stadr_t05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T05_STADR_CF_TD_STADR_T05_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T05_STADR_CF_TD_STADR_T05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T05_STADR_CF_TD_STADR_T05_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T05_STADR_CF_TD_STADR_T05_BITWIDTH 32
// rpyramid_PYM_T05_SIZE Register
#define IRECOG_RPYRAMID_PYM_T05_SIZE_OFS         0x0000012C
// cf_td_size_t05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T05_SIZE_CF_TD_SIZE_T05_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T05_SIZE_CF_TD_SIZE_T05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T05_SIZE_CF_TD_SIZE_T05_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T05_SIZE_CF_TD_SIZE_T05_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T05_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T05_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T05_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T05_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T06_STADR Register
#define IRECOG_RPYRAMID_PYM_T06_STADR_OFS        0x00000130
// cf_td_stadr_t06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T06_STADR_CF_TD_STADR_T06_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T06_STADR_CF_TD_STADR_T06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T06_STADR_CF_TD_STADR_T06_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T06_STADR_CF_TD_STADR_T06_BITWIDTH 32
// rpyramid_PYM_T06_SIZE Register
#define IRECOG_RPYRAMID_PYM_T06_SIZE_OFS         0x00000134
// cf_td_size_t06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T06_SIZE_CF_TD_SIZE_T06_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T06_SIZE_CF_TD_SIZE_T06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T06_SIZE_CF_TD_SIZE_T06_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T06_SIZE_CF_TD_SIZE_T06_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T06_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T06_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T06_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T06_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T07_STADR Register
#define IRECOG_RPYRAMID_PYM_T07_STADR_OFS        0x00000138
// cf_td_stadr_t07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T07_STADR_CF_TD_STADR_T07_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T07_STADR_CF_TD_STADR_T07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T07_STADR_CF_TD_STADR_T07_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T07_STADR_CF_TD_STADR_T07_BITWIDTH 32
// rpyramid_PYM_T07_SIZE Register
#define IRECOG_RPYRAMID_PYM_T07_SIZE_OFS         0x0000013C
// cf_td_size_t07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T07_SIZE_CF_TD_SIZE_T07_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T07_SIZE_CF_TD_SIZE_T07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T07_SIZE_CF_TD_SIZE_T07_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T07_SIZE_CF_TD_SIZE_T07_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T07_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T07_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T07_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T07_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T08_STADR Register
#define IRECOG_RPYRAMID_PYM_T08_STADR_OFS        0x00000140
// cf_td_stadr_t08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T08_STADR_CF_TD_STADR_T08_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T08_STADR_CF_TD_STADR_T08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T08_STADR_CF_TD_STADR_T08_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T08_STADR_CF_TD_STADR_T08_BITWIDTH 32
// rpyramid_PYM_T08_SIZE Register
#define IRECOG_RPYRAMID_PYM_T08_SIZE_OFS         0x00000144
// cf_td_size_t08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T08_SIZE_CF_TD_SIZE_T08_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T08_SIZE_CF_TD_SIZE_T08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T08_SIZE_CF_TD_SIZE_T08_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T08_SIZE_CF_TD_SIZE_T08_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T08_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T08_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T08_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T08_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T09_STADR Register
#define IRECOG_RPYRAMID_PYM_T09_STADR_OFS        0x00000148
// cf_td_stadr_t09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T09_STADR_CF_TD_STADR_T09_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T09_STADR_CF_TD_STADR_T09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T09_STADR_CF_TD_STADR_T09_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T09_STADR_CF_TD_STADR_T09_BITWIDTH 32
// rpyramid_PYM_T09_SIZE Register
#define IRECOG_RPYRAMID_PYM_T09_SIZE_OFS         0x0000014C
// cf_td_size_t09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T09_SIZE_CF_TD_SIZE_T09_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T09_SIZE_CF_TD_SIZE_T09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T09_SIZE_CF_TD_SIZE_T09_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T09_SIZE_CF_TD_SIZE_T09_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T09_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T09_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T09_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T09_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T10_STADR Register
#define IRECOG_RPYRAMID_PYM_T10_STADR_OFS        0x00000150
// cf_td_stadr_t10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T10_STADR_CF_TD_STADR_T10_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T10_STADR_CF_TD_STADR_T10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T10_STADR_CF_TD_STADR_T10_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T10_STADR_CF_TD_STADR_T10_BITWIDTH 32
// rpyramid_PYM_T10_SIZE Register
#define IRECOG_RPYRAMID_PYM_T10_SIZE_OFS         0x00000154
// cf_td_size_t10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T10_SIZE_CF_TD_SIZE_T10_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T10_SIZE_CF_TD_SIZE_T10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T10_SIZE_CF_TD_SIZE_T10_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T10_SIZE_CF_TD_SIZE_T10_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T10_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T10_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T10_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T10_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T11_STADR Register
#define IRECOG_RPYRAMID_PYM_T11_STADR_OFS        0x00000158
// cf_td_stadr_t11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T11_STADR_CF_TD_STADR_T11_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T11_STADR_CF_TD_STADR_T11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T11_STADR_CF_TD_STADR_T11_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T11_STADR_CF_TD_STADR_T11_BITWIDTH 32
// rpyramid_PYM_T11_SIZE Register
#define IRECOG_RPYRAMID_PYM_T11_SIZE_OFS         0x0000015C
// cf_td_size_t11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T11_SIZE_CF_TD_SIZE_T11_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T11_SIZE_CF_TD_SIZE_T11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T11_SIZE_CF_TD_SIZE_T11_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T11_SIZE_CF_TD_SIZE_T11_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T11_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T11_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T11_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T11_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T12_STADR Register
#define IRECOG_RPYRAMID_PYM_T12_STADR_OFS        0x00000160
// cf_td_stadr_t12 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T12_STADR_CF_TD_STADR_T12_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T12_STADR_CF_TD_STADR_T12_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T12_STADR_CF_TD_STADR_T12_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T12_STADR_CF_TD_STADR_T12_BITWIDTH 32
// rpyramid_PYM_T12_SIZE Register
#define IRECOG_RPYRAMID_PYM_T12_SIZE_OFS         0x00000164
// cf_td_size_t12 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T12_SIZE_CF_TD_SIZE_T12_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T12_SIZE_CF_TD_SIZE_T12_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T12_SIZE_CF_TD_SIZE_T12_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T12_SIZE_CF_TD_SIZE_T12_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T12_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T12_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T12_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T12_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T13_STADR Register
#define IRECOG_RPYRAMID_PYM_T13_STADR_OFS        0x00000168
// cf_td_stadr_t13 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T13_STADR_CF_TD_STADR_T13_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T13_STADR_CF_TD_STADR_T13_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T13_STADR_CF_TD_STADR_T13_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T13_STADR_CF_TD_STADR_T13_BITWIDTH 32
// rpyramid_PYM_T13_SIZE Register
#define IRECOG_RPYRAMID_PYM_T13_SIZE_OFS         0x0000016C
// cf_td_size_t13 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T13_SIZE_CF_TD_SIZE_T13_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T13_SIZE_CF_TD_SIZE_T13_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T13_SIZE_CF_TD_SIZE_T13_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T13_SIZE_CF_TD_SIZE_T13_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T13_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T13_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T13_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T13_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T14_STADR Register
#define IRECOG_RPYRAMID_PYM_T14_STADR_OFS        0x00000170
// cf_td_stadr_t14 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T14_STADR_CF_TD_STADR_T14_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T14_STADR_CF_TD_STADR_T14_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T14_STADR_CF_TD_STADR_T14_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T14_STADR_CF_TD_STADR_T14_BITWIDTH 32
// rpyramid_PYM_T14_SIZE Register
#define IRECOG_RPYRAMID_PYM_T14_SIZE_OFS         0x00000174
// cf_td_size_t14 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T14_SIZE_CF_TD_SIZE_T14_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T14_SIZE_CF_TD_SIZE_T14_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T14_SIZE_CF_TD_SIZE_T14_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T14_SIZE_CF_TD_SIZE_T14_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T14_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T14_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T14_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T14_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_T15_STADR Register
#define IRECOG_RPYRAMID_PYM_T15_STADR_OFS        0x00000178
// cf_td_stadr_t15 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T15_STADR_CF_TD_STADR_T15_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T15_STADR_CF_TD_STADR_T15_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T15_STADR_CF_TD_STADR_T15_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T15_STADR_CF_TD_STADR_T15_BITWIDTH 32
// rpyramid_PYM_T15_SIZE Register
#define IRECOG_RPYRAMID_PYM_T15_SIZE_OFS         0x0000017C
// cf_td_size_t15 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_T15_SIZE_CF_TD_SIZE_T15_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T15_SIZE_CF_TD_SIZE_T15_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T15_SIZE_CF_TD_SIZE_T15_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T15_SIZE_CF_TD_SIZE_T15_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T15_SIZE_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T15_SIZE_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T15_SIZE_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T15_SIZE_RESERVED_BITWIDTH 21
// rpyramid_PYM_R00_STADR Register
#define IRECOG_RPYRAMID_PYM_R00_STADR_OFS        0x00000200
// cf_stadr_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_STADR_CF_STADR_R00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_STADR_CF_STADR_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_STADR_CF_STADR_R00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_STADR_CF_STADR_R00_BITWIDTH 32
// rpyramid_PYM_R00_ENDADR Register
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_OFS       0x00000204
// cf_endadr_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_CF_ENDADR_R00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_CF_ENDADR_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_CF_ENDADR_R00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_CF_ENDADR_R00_BITWIDTH 32
// rpyramid_PYM_R00_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_OFS       0x00000208
// cf_height_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_CF_HEIGHT_R00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_CF_HEIGHT_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_CF_HEIGHT_R00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_CF_HEIGHT_R00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_R00_PITCH Register
#define IRECOG_RPYRAMID_PYM_R00_PITCH_OFS        0x0000020C
// cf_pitch_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_PITCH_CF_PITCH_R00_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_R00_PITCH_CF_PITCH_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_PITCH_CF_PITCH_R00_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_R00_PITCH_CF_PITCH_R00_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_R00_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_R00_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_R00_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_R00_CFG0 Register
#define IRECOG_RPYRAMID_PYM_R00_CFG0_OFS         0x00000210
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_DATAWIDTH_R00_MASK 0x300
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_DATAWIDTH_R00_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_DATAWIDTH_R00_BIT 0x3
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_DATAWIDTH_R00_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_SRAM_TH_R00_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_SRAM_TH_R00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_SRAM_TH_R00_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_SRAM_TH_R00_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_BUF_TH_R00_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_BUF_TH_R00_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_BUF_TH_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R00_CFG0_CF_BUF_TH_R00_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_R00_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_R00_CFG1 Register
#define IRECOG_RPYRAMID_PYM_R00_CFG1_OFS         0x00000214
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED_MASK 0xFFFF
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED_BITWIDTH 16
// cf_endian_r00 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_R00_CFG1_CF_ENDIAN_R00_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_R00_CFG1_CF_ENDIAN_R00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R00_CFG1_CF_ENDIAN_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R00_CFG1_CF_ENDIAN_R00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_R00_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_R00_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_OFS    0x00000218
// cf_sram_base_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_CF_SRAM_BASE_R00_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_CF_SRAM_BASE_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_CF_SRAM_BASE_R00_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_CF_SRAM_BASE_R00_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_SRAM_BASE_RESERVED_BITWIDTH 24
// rpyramid_PYM_R00_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_OFS    0x0000021C
// cf_sram_size_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_CF_SRAM_SIZE_R00_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_CF_SRAM_SIZE_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_CF_SRAM_SIZE_R00_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_CF_SRAM_SIZE_R00_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_SRAM_SIZE_RESERVED_BITWIDTH 24
// rpyramid_PYM_R00_INTL Register
#define IRECOG_RPYRAMID_PYM_R00_INTL_OFS         0x00000220
// cf_interval_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INTERVAL_R00_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INTERVAL_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INTERVAL_R00_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INTERVAL_R00_BITWIDTH 6
// cf_init_interval_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_R00_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_R00_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_R00_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_R00_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_PERIOD_R00_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_PERIOD_R00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_PERIOD_R00_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R00_INTL_CF_INIT_INTERVAL_PERIOD_R00_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R00_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_R01_STADR Register
#define IRECOG_RPYRAMID_PYM_R01_STADR_OFS        0x00000240
// cf_stadr_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_STADR_CF_STADR_R01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_STADR_CF_STADR_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_STADR_CF_STADR_R01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_STADR_CF_STADR_R01_BITWIDTH 32
// rpyramid_PYM_R01_ENDADR Register
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_OFS       0x00000244
// cf_endadr_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_CF_ENDADR_R01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_CF_ENDADR_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_CF_ENDADR_R01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_CF_ENDADR_R01_BITWIDTH 32
// rpyramid_PYM_R01_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_OFS       0x00000248
// cf_height_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_CF_HEIGHT_R01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_CF_HEIGHT_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_CF_HEIGHT_R01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_CF_HEIGHT_R01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_R01_PITCH Register
#define IRECOG_RPYRAMID_PYM_R01_PITCH_OFS        0x0000024C
// cf_pitch_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_PITCH_CF_PITCH_R01_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_R01_PITCH_CF_PITCH_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_PITCH_CF_PITCH_R01_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_R01_PITCH_CF_PITCH_R01_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_R01_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_R01_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_R01_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_R01_CFG0 Register
#define IRECOG_RPYRAMID_PYM_R01_CFG0_OFS         0x00000250
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_DATAWIDTH_R01_MASK 0x300
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_DATAWIDTH_R01_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_DATAWIDTH_R01_BIT 0x3
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_DATAWIDTH_R01_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_SRAM_TH_R01_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_SRAM_TH_R01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_SRAM_TH_R01_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_SRAM_TH_R01_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_BUF_TH_R01_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_BUF_TH_R01_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_BUF_TH_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R01_CFG0_CF_BUF_TH_R01_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_R01_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_R01_CFG1 Register
#define IRECOG_RPYRAMID_PYM_R01_CFG1_OFS         0x00000254
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED_MASK 0xFFFF
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED_BITWIDTH 16
// cf_endian_r01 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_R01_CFG1_CF_ENDIAN_R01_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_R01_CFG1_CF_ENDIAN_R01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R01_CFG1_CF_ENDIAN_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R01_CFG1_CF_ENDIAN_R01_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_R01_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_R01_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_OFS    0x00000258
// cf_sram_base_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_CF_SRAM_BASE_R01_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_CF_SRAM_BASE_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_CF_SRAM_BASE_R01_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_CF_SRAM_BASE_R01_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_SRAM_BASE_RESERVED_BITWIDTH 24
// rpyramid_PYM_R01_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_OFS    0x0000025C
// cf_sram_size_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_CF_SRAM_SIZE_R01_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_CF_SRAM_SIZE_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_CF_SRAM_SIZE_R01_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_CF_SRAM_SIZE_R01_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_SRAM_SIZE_RESERVED_BITWIDTH 24
// rpyramid_PYM_R01_INTL Register
#define IRECOG_RPYRAMID_PYM_R01_INTL_OFS         0x00000260
// cf_interval_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INTERVAL_R01_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INTERVAL_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INTERVAL_R01_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INTERVAL_R01_BITWIDTH 6
// cf_init_interval_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_R01_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_R01_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_R01_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_R01_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_PERIOD_R01_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_PERIOD_R01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_PERIOD_R01_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R01_INTL_CF_INIT_INTERVAL_PERIOD_R01_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R01_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_R02_STADR Register
#define IRECOG_RPYRAMID_PYM_R02_STADR_OFS        0x00000280
// cf_stadr_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_STADR_CF_STADR_R02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_STADR_CF_STADR_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_STADR_CF_STADR_R02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_STADR_CF_STADR_R02_BITWIDTH 32
// rpyramid_PYM_R02_ENDADR Register
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_OFS       0x00000284
// cf_endadr_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_CF_ENDADR_R02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_CF_ENDADR_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_CF_ENDADR_R02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_CF_ENDADR_R02_BITWIDTH 32
// rpyramid_PYM_R02_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_OFS       0x00000288
// cf_height_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_CF_HEIGHT_R02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_CF_HEIGHT_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_CF_HEIGHT_R02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_CF_HEIGHT_R02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_R02_PITCH Register
#define IRECOG_RPYRAMID_PYM_R02_PITCH_OFS        0x0000028C
// cf_pitch_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_PITCH_CF_PITCH_R02_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_R02_PITCH_CF_PITCH_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_PITCH_CF_PITCH_R02_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_R02_PITCH_CF_PITCH_R02_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_R02_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_R02_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_R02_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_R02_CFG0 Register
#define IRECOG_RPYRAMID_PYM_R02_CFG0_OFS         0x00000290
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_DATAWIDTH_R02_MASK 0x300
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_DATAWIDTH_R02_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_DATAWIDTH_R02_BIT 0x3
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_DATAWIDTH_R02_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_SRAM_TH_R02_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_SRAM_TH_R02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_SRAM_TH_R02_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_SRAM_TH_R02_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_BUF_TH_R02_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_BUF_TH_R02_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_BUF_TH_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R02_CFG0_CF_BUF_TH_R02_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_R02_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_R02_CFG1 Register
#define IRECOG_RPYRAMID_PYM_R02_CFG1_OFS         0x00000294
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED_MASK 0xFFFF
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED_BITWIDTH 16
// cf_endian_r02 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_R02_CFG1_CF_ENDIAN_R02_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_R02_CFG1_CF_ENDIAN_R02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R02_CFG1_CF_ENDIAN_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R02_CFG1_CF_ENDIAN_R02_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_R02_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_R02_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_OFS    0x00000298
// cf_sram_base_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_CF_SRAM_BASE_R02_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_CF_SRAM_BASE_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_CF_SRAM_BASE_R02_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_CF_SRAM_BASE_R02_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_SRAM_BASE_RESERVED_BITWIDTH 24
// rpyramid_PYM_R02_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_OFS    0x0000029C
// cf_sram_size_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_CF_SRAM_SIZE_R02_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_CF_SRAM_SIZE_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_CF_SRAM_SIZE_R02_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_CF_SRAM_SIZE_R02_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_RESERVED_MASK 0xFFFFFF00
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_RESERVED_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_RESERVED_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_SRAM_SIZE_RESERVED_BITWIDTH 24
// rpyramid_PYM_R02_INTL Register
#define IRECOG_RPYRAMID_PYM_R02_INTL_OFS         0x000002A0
// cf_interval_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INTERVAL_R02_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INTERVAL_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INTERVAL_R02_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INTERVAL_R02_BITWIDTH 6
// cf_init_interval_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_R02_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_R02_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_R02_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_R02_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_PERIOD_R02_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_PERIOD_R02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_PERIOD_R02_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R02_INTL_CF_INIT_INTERVAL_PERIOD_R02_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R02_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W00_STADR Register
#define IRECOG_RPYRAMID_PYM_W00_STADR_OFS        0x00000300
// cf_stadr_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_STADR_CF_STADR_W00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_STADR_CF_STADR_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_STADR_CF_STADR_W00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_STADR_CF_STADR_W00_BITWIDTH 32
// rpyramid_PYM_W00_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_OFS       0x00000304
// cf_endadr_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_CF_ENDADR_W00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_CF_ENDADR_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_CF_ENDADR_W00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_CF_ENDADR_W00_BITWIDTH 32
// rpyramid_PYM_W00_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_OFS       0x00000308
// cf_height_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_CF_HEIGHT_W00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_CF_HEIGHT_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_CF_HEIGHT_W00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_CF_HEIGHT_W00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W00_PITCH Register
#define IRECOG_RPYRAMID_PYM_W00_PITCH_OFS        0x0000030C
// cf_pitch_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_PITCH_CF_PITCH_W00_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W00_PITCH_CF_PITCH_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_PITCH_CF_PITCH_W00_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W00_PITCH_CF_PITCH_W00_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W00_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W00_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W00_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W00_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W00_CFG0_OFS         0x00000310
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_DATAWIDTH_W00_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_DATAWIDTH_W00_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_DATAWIDTH_W00_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_DATAWIDTH_W00_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_SRAM_TH_W00_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_SRAM_TH_W00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_SRAM_TH_W00_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_SRAM_TH_W00_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_BUF_TH_W00_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_BUF_TH_W00_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_BUF_TH_W00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W00_CFG0_CF_BUF_TH_W00_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W00_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W00_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W00_CFG1_OFS         0x00000314
// cf_maskbyte_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_MASKBYTE_W00_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_MASKBYTE_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_MASKBYTE_W00_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_MASKBYTE_W00_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w00 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_ENDIAN_W00_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_ENDIAN_W00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_ENDIAN_W00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W00_CFG1_CF_ENDIAN_W00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W00_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W00_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_OFS    0x00000318
// cf_sram_base_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_CF_SRAM_BASE_W00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_CF_SRAM_BASE_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_CF_SRAM_BASE_W00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_CF_SRAM_BASE_W00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W00_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W00_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_OFS    0x0000031C
// cf_sram_size_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_CF_SRAM_SIZE_W00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W00_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W00_INTL Register
#define IRECOG_RPYRAMID_PYM_W00_INTL_OFS         0x00000320
// cf_interval_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INTERVAL_W00_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INTERVAL_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INTERVAL_W00_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INTERVAL_W00_BITWIDTH 6
// cf_init_interval_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_W00_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_W00_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_W00_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_W00_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W00_INTL_CF_INIT_INTERVAL_PERIOD_W00_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W00_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W01_STADR Register
#define IRECOG_RPYRAMID_PYM_W01_STADR_OFS        0x00000340
// cf_stadr_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_STADR_CF_STADR_W01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_STADR_CF_STADR_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_STADR_CF_STADR_W01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_STADR_CF_STADR_W01_BITWIDTH 32
// rpyramid_PYM_W01_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_OFS       0x00000344
// cf_endadr_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_CF_ENDADR_W01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_CF_ENDADR_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_CF_ENDADR_W01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_CF_ENDADR_W01_BITWIDTH 32
// rpyramid_PYM_W01_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_OFS       0x00000348
// cf_height_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_CF_HEIGHT_W01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_CF_HEIGHT_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_CF_HEIGHT_W01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_CF_HEIGHT_W01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W01_PITCH Register
#define IRECOG_RPYRAMID_PYM_W01_PITCH_OFS        0x0000034C
// cf_pitch_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_PITCH_CF_PITCH_W01_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W01_PITCH_CF_PITCH_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_PITCH_CF_PITCH_W01_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W01_PITCH_CF_PITCH_W01_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W01_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W01_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W01_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W01_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W01_CFG0_OFS         0x00000350
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_DATAWIDTH_W01_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_DATAWIDTH_W01_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_DATAWIDTH_W01_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_DATAWIDTH_W01_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_SRAM_TH_W01_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_SRAM_TH_W01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_SRAM_TH_W01_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_SRAM_TH_W01_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_BUF_TH_W01_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_BUF_TH_W01_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_BUF_TH_W01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W01_CFG0_CF_BUF_TH_W01_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W01_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W01_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W01_CFG1_OFS         0x00000354
// cf_maskbyte_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_MASKBYTE_W01_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_MASKBYTE_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_MASKBYTE_W01_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_MASKBYTE_W01_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w01 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_ENDIAN_W01_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_ENDIAN_W01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_ENDIAN_W01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W01_CFG1_CF_ENDIAN_W01_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W01_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W01_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_OFS    0x00000358
// cf_sram_base_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_CF_SRAM_BASE_W01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_CF_SRAM_BASE_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_CF_SRAM_BASE_W01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_CF_SRAM_BASE_W01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W01_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W01_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_OFS    0x0000035C
// cf_sram_size_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_CF_SRAM_SIZE_W01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W01_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W01_INTL Register
#define IRECOG_RPYRAMID_PYM_W01_INTL_OFS         0x00000360
// cf_interval_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INTERVAL_W01_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INTERVAL_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INTERVAL_W01_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INTERVAL_W01_BITWIDTH 6
// cf_init_interval_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_W01_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_W01_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_W01_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_W01_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W01_INTL_CF_INIT_INTERVAL_PERIOD_W01_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W01_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W02_STADR Register
#define IRECOG_RPYRAMID_PYM_W02_STADR_OFS        0x00000380
// cf_stadr_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_STADR_CF_STADR_W02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_STADR_CF_STADR_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_STADR_CF_STADR_W02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_STADR_CF_STADR_W02_BITWIDTH 32
// rpyramid_PYM_W02_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_OFS       0x00000384
// cf_endadr_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_CF_ENDADR_W02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_CF_ENDADR_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_CF_ENDADR_W02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_CF_ENDADR_W02_BITWIDTH 32
// rpyramid_PYM_W02_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_OFS       0x00000388
// cf_height_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_CF_HEIGHT_W02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_CF_HEIGHT_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_CF_HEIGHT_W02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_CF_HEIGHT_W02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W02_PITCH Register
#define IRECOG_RPYRAMID_PYM_W02_PITCH_OFS        0x0000038C
// cf_pitch_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_PITCH_CF_PITCH_W02_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W02_PITCH_CF_PITCH_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_PITCH_CF_PITCH_W02_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W02_PITCH_CF_PITCH_W02_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W02_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W02_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W02_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W02_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W02_CFG0_OFS         0x00000390
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_DATAWIDTH_W02_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_DATAWIDTH_W02_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_DATAWIDTH_W02_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_DATAWIDTH_W02_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_SRAM_TH_W02_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_SRAM_TH_W02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_SRAM_TH_W02_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_SRAM_TH_W02_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_BUF_TH_W02_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_BUF_TH_W02_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_BUF_TH_W02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W02_CFG0_CF_BUF_TH_W02_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W02_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W02_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W02_CFG1_OFS         0x00000394
// cf_maskbyte_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_MASKBYTE_W02_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_MASKBYTE_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_MASKBYTE_W02_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_MASKBYTE_W02_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w02 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_ENDIAN_W02_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_ENDIAN_W02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_ENDIAN_W02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W02_CFG1_CF_ENDIAN_W02_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W02_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W02_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_OFS    0x00000398
// cf_sram_base_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_CF_SRAM_BASE_W02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_CF_SRAM_BASE_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_CF_SRAM_BASE_W02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_CF_SRAM_BASE_W02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W02_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W02_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_OFS    0x0000039C
// cf_sram_size_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_CF_SRAM_SIZE_W02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W02_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W02_INTL Register
#define IRECOG_RPYRAMID_PYM_W02_INTL_OFS         0x000003A0
// cf_interval_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INTERVAL_W02_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INTERVAL_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INTERVAL_W02_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INTERVAL_W02_BITWIDTH 6
// cf_init_interval_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_W02_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_W02_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_W02_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_W02_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W02_INTL_CF_INIT_INTERVAL_PERIOD_W02_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W02_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W03_STADR Register
#define IRECOG_RPYRAMID_PYM_W03_STADR_OFS        0x000003C0
// cf_stadr_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_STADR_CF_STADR_W03_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_STADR_CF_STADR_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_STADR_CF_STADR_W03_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_STADR_CF_STADR_W03_BITWIDTH 32
// rpyramid_PYM_W03_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_OFS       0x000003C4
// cf_endadr_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_CF_ENDADR_W03_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_CF_ENDADR_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_CF_ENDADR_W03_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_CF_ENDADR_W03_BITWIDTH 32
// rpyramid_PYM_W03_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_OFS       0x000003C8
// cf_height_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_CF_HEIGHT_W03_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_CF_HEIGHT_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_CF_HEIGHT_W03_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_CF_HEIGHT_W03_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W03_PITCH Register
#define IRECOG_RPYRAMID_PYM_W03_PITCH_OFS        0x000003CC
// cf_pitch_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_PITCH_CF_PITCH_W03_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W03_PITCH_CF_PITCH_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_PITCH_CF_PITCH_W03_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W03_PITCH_CF_PITCH_W03_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W03_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W03_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W03_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W03_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W03_CFG0_OFS         0x000003D0
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_DATAWIDTH_W03_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_DATAWIDTH_W03_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_DATAWIDTH_W03_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_DATAWIDTH_W03_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_SRAM_TH_W03_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_SRAM_TH_W03_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_SRAM_TH_W03_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_SRAM_TH_W03_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_BUF_TH_W03_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_BUF_TH_W03_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_BUF_TH_W03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W03_CFG0_CF_BUF_TH_W03_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W03_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W03_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W03_CFG1_OFS         0x000003D4
// cf_maskbyte_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_MASKBYTE_W03_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_MASKBYTE_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_MASKBYTE_W03_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_MASKBYTE_W03_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w03 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_ENDIAN_W03_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_ENDIAN_W03_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_ENDIAN_W03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W03_CFG1_CF_ENDIAN_W03_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W03_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W03_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_OFS    0x000003D8
// cf_sram_base_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_CF_SRAM_BASE_W03_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_CF_SRAM_BASE_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_CF_SRAM_BASE_W03_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_CF_SRAM_BASE_W03_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W03_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W03_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_OFS    0x000003DC
// cf_sram_size_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_CF_SRAM_SIZE_W03_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W03_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W03_INTL Register
#define IRECOG_RPYRAMID_PYM_W03_INTL_OFS         0x000003E0
// cf_interval_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INTERVAL_W03_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INTERVAL_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INTERVAL_W03_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INTERVAL_W03_BITWIDTH 6
// cf_init_interval_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_W03_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_W03_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_W03_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_W03_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W03_INTL_CF_INIT_INTERVAL_PERIOD_W03_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W03_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W04_STADR Register
#define IRECOG_RPYRAMID_PYM_W04_STADR_OFS        0x00000400
// cf_stadr_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_STADR_CF_STADR_W04_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_STADR_CF_STADR_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_STADR_CF_STADR_W04_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_STADR_CF_STADR_W04_BITWIDTH 32
// rpyramid_PYM_W04_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_OFS       0x00000404
// cf_endadr_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_CF_ENDADR_W04_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_CF_ENDADR_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_CF_ENDADR_W04_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_CF_ENDADR_W04_BITWIDTH 32
// rpyramid_PYM_W04_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_OFS       0x00000408
// cf_height_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_CF_HEIGHT_W04_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_CF_HEIGHT_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_CF_HEIGHT_W04_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_CF_HEIGHT_W04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W04_PITCH Register
#define IRECOG_RPYRAMID_PYM_W04_PITCH_OFS        0x0000040C
// cf_pitch_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_PITCH_CF_PITCH_W04_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W04_PITCH_CF_PITCH_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_PITCH_CF_PITCH_W04_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W04_PITCH_CF_PITCH_W04_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W04_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W04_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W04_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W04_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W04_CFG0_OFS         0x00000410
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_DATAWIDTH_W04_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_DATAWIDTH_W04_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_DATAWIDTH_W04_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_DATAWIDTH_W04_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_SRAM_TH_W04_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_SRAM_TH_W04_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_SRAM_TH_W04_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_SRAM_TH_W04_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_BUF_TH_W04_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_BUF_TH_W04_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_BUF_TH_W04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W04_CFG0_CF_BUF_TH_W04_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W04_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W04_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W04_CFG1_OFS         0x00000414
// cf_maskbyte_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_MASKBYTE_W04_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_MASKBYTE_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_MASKBYTE_W04_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_MASKBYTE_W04_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w04 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_ENDIAN_W04_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_ENDIAN_W04_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_ENDIAN_W04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W04_CFG1_CF_ENDIAN_W04_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W04_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W04_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_OFS    0x00000418
// cf_sram_base_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_CF_SRAM_BASE_W04_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_CF_SRAM_BASE_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_CF_SRAM_BASE_W04_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_CF_SRAM_BASE_W04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W04_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W04_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_OFS    0x0000041C
// cf_sram_size_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_CF_SRAM_SIZE_W04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W04_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W04_INTL Register
#define IRECOG_RPYRAMID_PYM_W04_INTL_OFS         0x00000420
// cf_interval_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INTERVAL_W04_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INTERVAL_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INTERVAL_W04_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INTERVAL_W04_BITWIDTH 6
// cf_init_interval_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_W04_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_W04_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_W04_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_W04_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W04_INTL_CF_INIT_INTERVAL_PERIOD_W04_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W04_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W05_STADR Register
#define IRECOG_RPYRAMID_PYM_W05_STADR_OFS        0x00000440
// cf_stadr_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_STADR_CF_STADR_W05_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_STADR_CF_STADR_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_STADR_CF_STADR_W05_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_STADR_CF_STADR_W05_BITWIDTH 32
// rpyramid_PYM_W05_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_OFS       0x00000444
// cf_endadr_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_CF_ENDADR_W05_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_CF_ENDADR_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_CF_ENDADR_W05_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_CF_ENDADR_W05_BITWIDTH 32
// rpyramid_PYM_W05_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_OFS       0x00000448
// cf_height_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_CF_HEIGHT_W05_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_CF_HEIGHT_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_CF_HEIGHT_W05_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_CF_HEIGHT_W05_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W05_PITCH Register
#define IRECOG_RPYRAMID_PYM_W05_PITCH_OFS        0x0000044C
// cf_pitch_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_PITCH_CF_PITCH_W05_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W05_PITCH_CF_PITCH_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_PITCH_CF_PITCH_W05_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W05_PITCH_CF_PITCH_W05_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W05_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W05_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W05_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W05_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W05_CFG0_OFS         0x00000450
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_DATAWIDTH_W05_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_DATAWIDTH_W05_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_DATAWIDTH_W05_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_DATAWIDTH_W05_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_SRAM_TH_W05_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_SRAM_TH_W05_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_SRAM_TH_W05_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_SRAM_TH_W05_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_BUF_TH_W05_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_BUF_TH_W05_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_BUF_TH_W05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W05_CFG0_CF_BUF_TH_W05_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W05_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W05_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W05_CFG1_OFS         0x00000454
// cf_maskbyte_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_MASKBYTE_W05_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_MASKBYTE_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_MASKBYTE_W05_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_MASKBYTE_W05_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w05 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_ENDIAN_W05_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_ENDIAN_W05_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_ENDIAN_W05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W05_CFG1_CF_ENDIAN_W05_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W05_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W05_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_OFS    0x00000458
// cf_sram_base_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_CF_SRAM_BASE_W05_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_CF_SRAM_BASE_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_CF_SRAM_BASE_W05_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_CF_SRAM_BASE_W05_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W05_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W05_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_OFS    0x0000045C
// cf_sram_size_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_CF_SRAM_SIZE_W05_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W05_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W05_INTL Register
#define IRECOG_RPYRAMID_PYM_W05_INTL_OFS         0x00000460
// cf_interval_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INTERVAL_W05_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INTERVAL_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INTERVAL_W05_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INTERVAL_W05_BITWIDTH 6
// cf_init_interval_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_W05_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_W05_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_W05_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_W05_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W05_INTL_CF_INIT_INTERVAL_PERIOD_W05_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W05_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W06_STADR Register
#define IRECOG_RPYRAMID_PYM_W06_STADR_OFS        0x00000480
// cf_stadr_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_STADR_CF_STADR_W06_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_STADR_CF_STADR_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_STADR_CF_STADR_W06_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_STADR_CF_STADR_W06_BITWIDTH 32
// rpyramid_PYM_W06_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_OFS       0x00000484
// cf_endadr_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_CF_ENDADR_W06_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_CF_ENDADR_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_CF_ENDADR_W06_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_CF_ENDADR_W06_BITWIDTH 32
// rpyramid_PYM_W06_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_OFS       0x00000488
// cf_height_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_CF_HEIGHT_W06_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_CF_HEIGHT_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_CF_HEIGHT_W06_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_CF_HEIGHT_W06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W06_PITCH Register
#define IRECOG_RPYRAMID_PYM_W06_PITCH_OFS        0x0000048C
// cf_pitch_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_PITCH_CF_PITCH_W06_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W06_PITCH_CF_PITCH_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_PITCH_CF_PITCH_W06_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W06_PITCH_CF_PITCH_W06_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W06_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W06_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W06_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W06_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W06_CFG0_OFS         0x00000490
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_DATAWIDTH_W06_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_DATAWIDTH_W06_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_DATAWIDTH_W06_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_DATAWIDTH_W06_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_SRAM_TH_W06_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_SRAM_TH_W06_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_SRAM_TH_W06_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_SRAM_TH_W06_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_BUF_TH_W06_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_BUF_TH_W06_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_BUF_TH_W06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W06_CFG0_CF_BUF_TH_W06_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W06_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W06_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W06_CFG1_OFS         0x00000494
// cf_maskbyte_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_MASKBYTE_W06_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_MASKBYTE_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_MASKBYTE_W06_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_MASKBYTE_W06_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w06 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_ENDIAN_W06_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_ENDIAN_W06_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_ENDIAN_W06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W06_CFG1_CF_ENDIAN_W06_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W06_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W06_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_OFS    0x00000498
// cf_sram_base_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_CF_SRAM_BASE_W06_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_CF_SRAM_BASE_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_CF_SRAM_BASE_W06_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_CF_SRAM_BASE_W06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W06_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W06_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_OFS    0x0000049C
// cf_sram_size_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_CF_SRAM_SIZE_W06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W06_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W06_INTL Register
#define IRECOG_RPYRAMID_PYM_W06_INTL_OFS         0x000004A0
// cf_interval_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INTERVAL_W06_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INTERVAL_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INTERVAL_W06_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INTERVAL_W06_BITWIDTH 6
// cf_init_interval_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_W06_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_W06_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_W06_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_W06_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W06_INTL_CF_INIT_INTERVAL_PERIOD_W06_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W06_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W07_STADR Register
#define IRECOG_RPYRAMID_PYM_W07_STADR_OFS        0x000004C0
// cf_stadr_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_STADR_CF_STADR_W07_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_STADR_CF_STADR_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_STADR_CF_STADR_W07_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_STADR_CF_STADR_W07_BITWIDTH 32
// rpyramid_PYM_W07_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_OFS       0x000004C4
// cf_endadr_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_CF_ENDADR_W07_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_CF_ENDADR_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_CF_ENDADR_W07_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_CF_ENDADR_W07_BITWIDTH 32
// rpyramid_PYM_W07_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_OFS       0x000004C8
// cf_height_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_CF_HEIGHT_W07_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_CF_HEIGHT_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_CF_HEIGHT_W07_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_CF_HEIGHT_W07_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W07_PITCH Register
#define IRECOG_RPYRAMID_PYM_W07_PITCH_OFS        0x000004CC
// cf_pitch_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_PITCH_CF_PITCH_W07_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W07_PITCH_CF_PITCH_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_PITCH_CF_PITCH_W07_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W07_PITCH_CF_PITCH_W07_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W07_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W07_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W07_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W07_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W07_CFG0_OFS         0x000004D0
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_DATAWIDTH_W07_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_DATAWIDTH_W07_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_DATAWIDTH_W07_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_DATAWIDTH_W07_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_SRAM_TH_W07_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_SRAM_TH_W07_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_SRAM_TH_W07_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_SRAM_TH_W07_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_BUF_TH_W07_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_BUF_TH_W07_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_BUF_TH_W07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W07_CFG0_CF_BUF_TH_W07_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W07_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W07_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W07_CFG1_OFS         0x000004D4
// cf_maskbyte_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_MASKBYTE_W07_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_MASKBYTE_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_MASKBYTE_W07_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_MASKBYTE_W07_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w07 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_ENDIAN_W07_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_ENDIAN_W07_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_ENDIAN_W07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W07_CFG1_CF_ENDIAN_W07_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W07_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W07_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_OFS    0x000004D8
// cf_sram_base_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_CF_SRAM_BASE_W07_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_CF_SRAM_BASE_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_CF_SRAM_BASE_W07_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_CF_SRAM_BASE_W07_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W07_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W07_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_OFS    0x000004DC
// cf_sram_size_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_CF_SRAM_SIZE_W07_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W07_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W07_INTL Register
#define IRECOG_RPYRAMID_PYM_W07_INTL_OFS         0x000004E0
// cf_interval_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INTERVAL_W07_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INTERVAL_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INTERVAL_W07_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INTERVAL_W07_BITWIDTH 6
// cf_init_interval_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_W07_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_W07_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_W07_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_W07_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W07_INTL_CF_INIT_INTERVAL_PERIOD_W07_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W07_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W08_STADR Register
#define IRECOG_RPYRAMID_PYM_W08_STADR_OFS        0x00000500
// cf_stadr_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_STADR_CF_STADR_W08_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_STADR_CF_STADR_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_STADR_CF_STADR_W08_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_STADR_CF_STADR_W08_BITWIDTH 32
// rpyramid_PYM_W08_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_OFS       0x00000504
// cf_endadr_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_CF_ENDADR_W08_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_CF_ENDADR_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_CF_ENDADR_W08_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_CF_ENDADR_W08_BITWIDTH 32
// rpyramid_PYM_W08_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_OFS       0x00000508
// cf_height_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_CF_HEIGHT_W08_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_CF_HEIGHT_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_CF_HEIGHT_W08_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_CF_HEIGHT_W08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W08_PITCH Register
#define IRECOG_RPYRAMID_PYM_W08_PITCH_OFS        0x0000050C
// cf_pitch_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_PITCH_CF_PITCH_W08_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W08_PITCH_CF_PITCH_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_PITCH_CF_PITCH_W08_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W08_PITCH_CF_PITCH_W08_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W08_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W08_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W08_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W08_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W08_CFG0_OFS         0x00000510
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_DATAWIDTH_W08_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_DATAWIDTH_W08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_DATAWIDTH_W08_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_DATAWIDTH_W08_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_SRAM_TH_W08_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_SRAM_TH_W08_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_SRAM_TH_W08_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_SRAM_TH_W08_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_BUF_TH_W08_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_BUF_TH_W08_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_BUF_TH_W08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W08_CFG0_CF_BUF_TH_W08_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W08_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W08_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W08_CFG1_OFS         0x00000514
// cf_maskbyte_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_MASKBYTE_W08_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_MASKBYTE_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_MASKBYTE_W08_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_MASKBYTE_W08_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w08 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_ENDIAN_W08_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_ENDIAN_W08_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_ENDIAN_W08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W08_CFG1_CF_ENDIAN_W08_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W08_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W08_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_OFS    0x00000518
// cf_sram_base_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_CF_SRAM_BASE_W08_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_CF_SRAM_BASE_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_CF_SRAM_BASE_W08_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_CF_SRAM_BASE_W08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W08_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W08_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_OFS    0x0000051C
// cf_sram_size_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_CF_SRAM_SIZE_W08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W08_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W08_INTL Register
#define IRECOG_RPYRAMID_PYM_W08_INTL_OFS         0x00000520
// cf_interval_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INTERVAL_W08_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INTERVAL_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INTERVAL_W08_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INTERVAL_W08_BITWIDTH 6
// cf_init_interval_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_W08_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_W08_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_W08_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_W08_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W08_INTL_CF_INIT_INTERVAL_PERIOD_W08_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W08_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W09_STADR Register
#define IRECOG_RPYRAMID_PYM_W09_STADR_OFS        0x00000540
// cf_stadr_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_STADR_CF_STADR_W09_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_STADR_CF_STADR_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_STADR_CF_STADR_W09_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_STADR_CF_STADR_W09_BITWIDTH 32
// rpyramid_PYM_W09_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_OFS       0x00000544
// cf_endadr_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_CF_ENDADR_W09_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_CF_ENDADR_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_CF_ENDADR_W09_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_CF_ENDADR_W09_BITWIDTH 32
// rpyramid_PYM_W09_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_OFS       0x00000548
// cf_height_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_CF_HEIGHT_W09_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_CF_HEIGHT_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_CF_HEIGHT_W09_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_CF_HEIGHT_W09_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W09_PITCH Register
#define IRECOG_RPYRAMID_PYM_W09_PITCH_OFS        0x0000054C
// cf_pitch_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_PITCH_CF_PITCH_W09_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W09_PITCH_CF_PITCH_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_PITCH_CF_PITCH_W09_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W09_PITCH_CF_PITCH_W09_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W09_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W09_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W09_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W09_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W09_CFG0_OFS         0x00000550
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_DATAWIDTH_W09_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_DATAWIDTH_W09_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_DATAWIDTH_W09_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_DATAWIDTH_W09_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_SRAM_TH_W09_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_SRAM_TH_W09_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_SRAM_TH_W09_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_SRAM_TH_W09_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_BUF_TH_W09_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_BUF_TH_W09_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_BUF_TH_W09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W09_CFG0_CF_BUF_TH_W09_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W09_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W09_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W09_CFG1_OFS         0x00000554
// cf_maskbyte_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_MASKBYTE_W09_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_MASKBYTE_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_MASKBYTE_W09_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_MASKBYTE_W09_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w09 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_ENDIAN_W09_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_ENDIAN_W09_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_ENDIAN_W09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W09_CFG1_CF_ENDIAN_W09_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W09_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W09_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_OFS    0x00000558
// cf_sram_base_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_CF_SRAM_BASE_W09_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_CF_SRAM_BASE_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_CF_SRAM_BASE_W09_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_CF_SRAM_BASE_W09_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W09_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W09_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_OFS    0x0000055C
// cf_sram_size_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_CF_SRAM_SIZE_W09_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W09_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W09_INTL Register
#define IRECOG_RPYRAMID_PYM_W09_INTL_OFS         0x00000560
// cf_interval_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INTERVAL_W09_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INTERVAL_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INTERVAL_W09_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INTERVAL_W09_BITWIDTH 6
// cf_init_interval_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_W09_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_W09_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_W09_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_W09_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W09_INTL_CF_INIT_INTERVAL_PERIOD_W09_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W09_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W10_STADR Register
#define IRECOG_RPYRAMID_PYM_W10_STADR_OFS        0x00000580
// cf_stadr_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_STADR_CF_STADR_W10_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_STADR_CF_STADR_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_STADR_CF_STADR_W10_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_STADR_CF_STADR_W10_BITWIDTH 32
// rpyramid_PYM_W10_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_OFS       0x00000584
// cf_endadr_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_CF_ENDADR_W10_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_CF_ENDADR_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_CF_ENDADR_W10_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_CF_ENDADR_W10_BITWIDTH 32
// rpyramid_PYM_W10_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_OFS       0x00000588
// cf_height_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_CF_HEIGHT_W10_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_CF_HEIGHT_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_CF_HEIGHT_W10_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_CF_HEIGHT_W10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W10_PITCH Register
#define IRECOG_RPYRAMID_PYM_W10_PITCH_OFS        0x0000058C
// cf_pitch_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_PITCH_CF_PITCH_W10_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W10_PITCH_CF_PITCH_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_PITCH_CF_PITCH_W10_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W10_PITCH_CF_PITCH_W10_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W10_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W10_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W10_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W10_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W10_CFG0_OFS         0x00000590
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_DATAWIDTH_W10_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_DATAWIDTH_W10_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_DATAWIDTH_W10_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_DATAWIDTH_W10_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_SRAM_TH_W10_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_SRAM_TH_W10_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_SRAM_TH_W10_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_SRAM_TH_W10_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_BUF_TH_W10_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_BUF_TH_W10_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_BUF_TH_W10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W10_CFG0_CF_BUF_TH_W10_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W10_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W10_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W10_CFG1_OFS         0x00000594
// cf_maskbyte_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_MASKBYTE_W10_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_MASKBYTE_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_MASKBYTE_W10_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_MASKBYTE_W10_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w10 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_ENDIAN_W10_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_ENDIAN_W10_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_ENDIAN_W10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W10_CFG1_CF_ENDIAN_W10_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W10_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W10_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_OFS    0x00000598
// cf_sram_base_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_CF_SRAM_BASE_W10_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_CF_SRAM_BASE_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_CF_SRAM_BASE_W10_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_CF_SRAM_BASE_W10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W10_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W10_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_OFS    0x0000059C
// cf_sram_size_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_CF_SRAM_SIZE_W10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W10_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W10_INTL Register
#define IRECOG_RPYRAMID_PYM_W10_INTL_OFS         0x000005A0
// cf_interval_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INTERVAL_W10_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INTERVAL_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INTERVAL_W10_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INTERVAL_W10_BITWIDTH 6
// cf_init_interval_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_W10_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_W10_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_W10_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_W10_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W10_INTL_CF_INIT_INTERVAL_PERIOD_W10_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W10_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_W11_STADR Register
#define IRECOG_RPYRAMID_PYM_W11_STADR_OFS        0x000005C0
// cf_stadr_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_STADR_CF_STADR_W11_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_STADR_CF_STADR_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_STADR_CF_STADR_W11_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_STADR_CF_STADR_W11_BITWIDTH 32
// rpyramid_PYM_W11_ENDADR Register
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_OFS       0x000005C4
// cf_endadr_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_CF_ENDADR_W11_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_CF_ENDADR_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_CF_ENDADR_W11_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_CF_ENDADR_W11_BITWIDTH 32
// rpyramid_PYM_W11_HEIGHT Register
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_OFS       0x000005C8
// cf_height_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_CF_HEIGHT_W11_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_CF_HEIGHT_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_CF_HEIGHT_W11_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_CF_HEIGHT_W11_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_RESERVED_BITWIDTH 22
// rpyramid_PYM_W11_PITCH Register
#define IRECOG_RPYRAMID_PYM_W11_PITCH_OFS        0x000005CC
// cf_pitch_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_PITCH_CF_PITCH_W11_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W11_PITCH_CF_PITCH_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_PITCH_CF_PITCH_W11_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W11_PITCH_CF_PITCH_W11_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_PITCH_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W11_PITCH_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W11_PITCH_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W11_PITCH_RESERVED_BITWIDTH 18
// rpyramid_PYM_W11_CFG0 Register
#define IRECOG_RPYRAMID_PYM_W11_CFG0_OFS         0x000005D0
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED_BITWIDTH 8
// cf_datawidth_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_DATAWIDTH_W11_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_DATAWIDTH_W11_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_DATAWIDTH_W11_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_DATAWIDTH_W11_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED2_BITWIDTH 6
// cf_sram_th_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_SRAM_TH_W11_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_SRAM_TH_W11_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_SRAM_TH_W11_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_SRAM_TH_W11_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED3_BITWIDTH 3
// cf_buf_th_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_BUF_TH_W11_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_BUF_TH_W11_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_BUF_TH_W11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W11_CFG0_CF_BUF_TH_W11_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W11_CFG0_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W11_CFG1 Register
#define IRECOG_RPYRAMID_PYM_W11_CFG1_OFS         0x000005D4
// cf_maskbyte_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_MASKBYTE_W11_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_MASKBYTE_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_MASKBYTE_W11_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_MASKBYTE_W11_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED_BITWIDTH 13
// cf_endian_w11 bitfiled (RW) Reset=1
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_ENDIAN_W11_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_ENDIAN_W11_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_ENDIAN_W11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W11_CFG1_CF_ENDIAN_W11_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W11_CFG1_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W11_SRAM_BASE Register
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_OFS    0x000005D8
// cf_sram_base_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_CF_SRAM_BASE_W11_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_CF_SRAM_BASE_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_CF_SRAM_BASE_W11_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_CF_SRAM_BASE_W11_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W11_SRAM_BASE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W11_SRAM_SIZE Register
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_OFS    0x000005DC
// cf_sram_size_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_CF_SRAM_SIZE_W11_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W11_SRAM_SIZE_RESERVED_BITWIDTH 22
// rpyramid_PYM_W11_INTL Register
#define IRECOG_RPYRAMID_PYM_W11_INTL_OFS         0x000005E0
// cf_interval_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INTERVAL_W11_MASK 0x3F
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INTERVAL_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INTERVAL_W11_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INTERVAL_W11_BITWIDTH 6
// cf_init_interval_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_W11_MASK 0xFC0
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_W11_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_W11_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_W11_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED_MASK 0xF000
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED_BITWIDTH 4
// cf_init_interval_period_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_MASK 0xFF0000
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W11_INTL_CF_INIT_INTERVAL_PERIOD_W11_BITWIDTH 8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED2_MASK 0xFF000000
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED2_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED2_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W11_INTL_RESERVED2_BITWIDTH 8
// rpyramid_PYM_R_ENABLE_BUF Register
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_OFS     0x00000800
// cf_enable_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R00_BITWIDTH 1
// cf_enable_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R01_BITWIDTH 1
// cf_enable_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_CF_ENABLE_R02_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_RESERVED_MASK 0xFFFFFFF8
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_RESERVED_BIT 0x1FFFFFFF
#define IRECOG_RPYRAMID_PYM_R_ENABLE_BUF_RESERVED_BITWIDTH 29
// rpyramid_PYM_W_ENABLE_BUF Register
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_OFS     0x00000804
// cf_enable_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W00_BITWIDTH 1
// cf_enable_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W01_BITWIDTH 1
// cf_enable_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W02_BITWIDTH 1
// cf_enable_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W03_MASK 0x8
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W03_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W03_BITWIDTH 1
// cf_enable_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W04_MASK 0x10
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W04_SHIFT 4 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W04_BITWIDTH 1
// cf_enable_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W05_MASK 0x20
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W05_SHIFT 5 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W05_BITWIDTH 1
// cf_enable_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W06_MASK 0x40
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W06_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W06_BITWIDTH 1
// cf_enable_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W07_MASK 0x80
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W07_SHIFT 7 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W07_BITWIDTH 1
// cf_enable_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W08_MASK 0x100
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W08_BITWIDTH 1
// cf_enable_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W09_MASK 0x200
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W09_SHIFT 9 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W09_BITWIDTH 1
// cf_enable_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W10_MASK 0x400
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W10_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W10_BITWIDTH 1
// cf_enable_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W11_MASK 0x800
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W11_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_CF_ENABLE_W11_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_RESERVED_MASK 0xFFFFF000
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_RESERVED_BIT 0xFFFFF
#define IRECOG_RPYRAMID_PYM_W_ENABLE_BUF_RESERVED_BITWIDTH 20
// rpyramid_PYM_T_ENABLE_BUF Register
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_OFS     0x00000808
// cf_enable_t00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T00_BITWIDTH 1
// cf_enable_t01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T01_BITWIDTH 1
// cf_enable_t02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T02_BITWIDTH 1
// cf_enable_t03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T03_MASK 0x8
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T03_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T03_BITWIDTH 1
// cf_enable_t04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T04_MASK 0x10
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T04_SHIFT 4 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T04_BITWIDTH 1
// cf_enable_t05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T05_MASK 0x20
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T05_SHIFT 5 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T05_BITWIDTH 1
// cf_enable_t06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T06_MASK 0x40
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T06_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T06_BITWIDTH 1
// cf_enable_t07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T07_MASK 0x80
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T07_SHIFT 7 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T07_BITWIDTH 1
// cf_enable_t08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T08_MASK 0x100
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T08_BITWIDTH 1
// cf_enable_t09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T09_MASK 0x200
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T09_SHIFT 9 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T09_BITWIDTH 1
// cf_enable_t10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T10_MASK 0x400
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T10_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T10_BITWIDTH 1
// cf_enable_t11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T11_MASK 0x800
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T11_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T11_BITWIDTH 1
// cf_enable_t12 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T12_MASK 0x1000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T12_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T12_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T12_BITWIDTH 1
// cf_enable_t13 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T13_MASK 0x2000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T13_SHIFT 13 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T13_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T13_BITWIDTH 1
// cf_enable_t14 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T14_MASK 0x4000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T14_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T14_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T14_BITWIDTH 1
// cf_enable_t15 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T15_MASK 0x8000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T15_SHIFT 15 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T15_BIT 0x1
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_CF_ENABLE_T15_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_RESERVED_MASK 0xFFFF0000
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_RESERVED_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_T_ENABLE_BUF_RESERVED_BITWIDTH 16
// rpyramid_PYM_T00_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T00_STADR_BUF_OFS    0x00000900
// cf_td_stadr_t00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_STADR_BUF_CF_TD_STADR_T00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_STADR_BUF_CF_TD_STADR_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_STADR_BUF_CF_TD_STADR_T00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_STADR_BUF_CF_TD_STADR_T00_BITWIDTH 32
// rpyramid_PYM_T00_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_OFS     0x00000904
// cf_td_size_t00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_CF_TD_SIZE_T00_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_CF_TD_SIZE_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_CF_TD_SIZE_T00_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_CF_TD_SIZE_T00_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T00_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T01_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T01_STADR_BUF_OFS    0x00000908
// cf_td_stadr_t01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T01_STADR_BUF_CF_TD_STADR_T01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T01_STADR_BUF_CF_TD_STADR_T01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T01_STADR_BUF_CF_TD_STADR_T01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T01_STADR_BUF_CF_TD_STADR_T01_BITWIDTH 32
// rpyramid_PYM_T01_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_OFS     0x0000090C
// cf_td_size_t01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_CF_TD_SIZE_T01_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_CF_TD_SIZE_T01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_CF_TD_SIZE_T01_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_CF_TD_SIZE_T01_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T01_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T02_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T02_STADR_BUF_OFS    0x00000910
// cf_td_stadr_t02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T02_STADR_BUF_CF_TD_STADR_T02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T02_STADR_BUF_CF_TD_STADR_T02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T02_STADR_BUF_CF_TD_STADR_T02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T02_STADR_BUF_CF_TD_STADR_T02_BITWIDTH 32
// rpyramid_PYM_T02_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_OFS     0x00000914
// cf_td_size_t02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_CF_TD_SIZE_T02_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_CF_TD_SIZE_T02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_CF_TD_SIZE_T02_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_CF_TD_SIZE_T02_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T02_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T03_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T03_STADR_BUF_OFS    0x00000918
// cf_td_stadr_t03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T03_STADR_BUF_CF_TD_STADR_T03_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T03_STADR_BUF_CF_TD_STADR_T03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T03_STADR_BUF_CF_TD_STADR_T03_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T03_STADR_BUF_CF_TD_STADR_T03_BITWIDTH 32
// rpyramid_PYM_T03_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_OFS     0x0000091C
// cf_td_size_t03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_CF_TD_SIZE_T03_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_CF_TD_SIZE_T03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_CF_TD_SIZE_T03_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_CF_TD_SIZE_T03_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T03_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T04_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T04_STADR_BUF_OFS    0x00000920
// cf_td_stadr_t04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T04_STADR_BUF_CF_TD_STADR_T04_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T04_STADR_BUF_CF_TD_STADR_T04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T04_STADR_BUF_CF_TD_STADR_T04_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T04_STADR_BUF_CF_TD_STADR_T04_BITWIDTH 32
// rpyramid_PYM_T04_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_OFS     0x00000924
// cf_td_size_t04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_CF_TD_SIZE_T04_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_CF_TD_SIZE_T04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_CF_TD_SIZE_T04_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_CF_TD_SIZE_T04_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T04_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T05_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T05_STADR_BUF_OFS    0x00000928
// cf_td_stadr_t05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T05_STADR_BUF_CF_TD_STADR_T05_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T05_STADR_BUF_CF_TD_STADR_T05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T05_STADR_BUF_CF_TD_STADR_T05_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T05_STADR_BUF_CF_TD_STADR_T05_BITWIDTH 32
// rpyramid_PYM_T05_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_OFS     0x0000092C
// cf_td_size_t05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_CF_TD_SIZE_T05_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_CF_TD_SIZE_T05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_CF_TD_SIZE_T05_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_CF_TD_SIZE_T05_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T05_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T06_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T06_STADR_BUF_OFS    0x00000930
// cf_td_stadr_t06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T06_STADR_BUF_CF_TD_STADR_T06_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T06_STADR_BUF_CF_TD_STADR_T06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T06_STADR_BUF_CF_TD_STADR_T06_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T06_STADR_BUF_CF_TD_STADR_T06_BITWIDTH 32
// rpyramid_PYM_T06_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_OFS     0x00000934
// cf_td_size_t06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_CF_TD_SIZE_T06_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_CF_TD_SIZE_T06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_CF_TD_SIZE_T06_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_CF_TD_SIZE_T06_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T06_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T07_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T07_STADR_BUF_OFS    0x00000938
// cf_td_stadr_t07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T07_STADR_BUF_CF_TD_STADR_T07_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T07_STADR_BUF_CF_TD_STADR_T07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T07_STADR_BUF_CF_TD_STADR_T07_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T07_STADR_BUF_CF_TD_STADR_T07_BITWIDTH 32
// rpyramid_PYM_T07_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_OFS     0x0000093C
// cf_td_size_t07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_CF_TD_SIZE_T07_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_CF_TD_SIZE_T07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_CF_TD_SIZE_T07_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_CF_TD_SIZE_T07_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T07_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T08_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T08_STADR_BUF_OFS    0x00000940
// cf_td_stadr_t08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T08_STADR_BUF_CF_TD_STADR_T08_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T08_STADR_BUF_CF_TD_STADR_T08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T08_STADR_BUF_CF_TD_STADR_T08_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T08_STADR_BUF_CF_TD_STADR_T08_BITWIDTH 32
// rpyramid_PYM_T08_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_OFS     0x00000944
// cf_td_size_t08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_CF_TD_SIZE_T08_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_CF_TD_SIZE_T08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_CF_TD_SIZE_T08_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_CF_TD_SIZE_T08_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T08_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T09_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T09_STADR_BUF_OFS    0x00000948
// cf_td_stadr_t09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T09_STADR_BUF_CF_TD_STADR_T09_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T09_STADR_BUF_CF_TD_STADR_T09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T09_STADR_BUF_CF_TD_STADR_T09_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T09_STADR_BUF_CF_TD_STADR_T09_BITWIDTH 32
// rpyramid_PYM_T09_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_OFS     0x0000094C
// cf_td_size_t09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_CF_TD_SIZE_T09_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_CF_TD_SIZE_T09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_CF_TD_SIZE_T09_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_CF_TD_SIZE_T09_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T09_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T10_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T10_STADR_BUF_OFS    0x00000950
// cf_td_stadr_t10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T10_STADR_BUF_CF_TD_STADR_T10_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T10_STADR_BUF_CF_TD_STADR_T10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T10_STADR_BUF_CF_TD_STADR_T10_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T10_STADR_BUF_CF_TD_STADR_T10_BITWIDTH 32
// rpyramid_PYM_T10_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_OFS     0x00000954
// cf_td_size_t10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_CF_TD_SIZE_T10_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_CF_TD_SIZE_T10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_CF_TD_SIZE_T10_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_CF_TD_SIZE_T10_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T10_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T11_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T11_STADR_BUF_OFS    0x00000958
// cf_td_stadr_t11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T11_STADR_BUF_CF_TD_STADR_T11_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T11_STADR_BUF_CF_TD_STADR_T11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T11_STADR_BUF_CF_TD_STADR_T11_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T11_STADR_BUF_CF_TD_STADR_T11_BITWIDTH 32
// rpyramid_PYM_T11_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_OFS     0x0000095C
// cf_td_size_t11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_CF_TD_SIZE_T11_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_CF_TD_SIZE_T11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_CF_TD_SIZE_T11_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_CF_TD_SIZE_T11_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T11_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T12_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T12_STADR_BUF_OFS    0x00000960
// cf_td_stadr_t12 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T12_STADR_BUF_CF_TD_STADR_T12_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T12_STADR_BUF_CF_TD_STADR_T12_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T12_STADR_BUF_CF_TD_STADR_T12_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T12_STADR_BUF_CF_TD_STADR_T12_BITWIDTH 32
// rpyramid_PYM_T12_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_OFS     0x00000964
// cf_td_size_t12 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_CF_TD_SIZE_T12_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_CF_TD_SIZE_T12_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_CF_TD_SIZE_T12_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_CF_TD_SIZE_T12_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T12_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T13_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T13_STADR_BUF_OFS    0x00000968
// cf_td_stadr_t13 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T13_STADR_BUF_CF_TD_STADR_T13_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T13_STADR_BUF_CF_TD_STADR_T13_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T13_STADR_BUF_CF_TD_STADR_T13_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T13_STADR_BUF_CF_TD_STADR_T13_BITWIDTH 32
// rpyramid_PYM_T13_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_OFS     0x0000096C
// cf_td_size_t13 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_CF_TD_SIZE_T13_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_CF_TD_SIZE_T13_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_CF_TD_SIZE_T13_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_CF_TD_SIZE_T13_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T13_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T14_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T14_STADR_BUF_OFS    0x00000970
// cf_td_stadr_t14 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T14_STADR_BUF_CF_TD_STADR_T14_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T14_STADR_BUF_CF_TD_STADR_T14_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T14_STADR_BUF_CF_TD_STADR_T14_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T14_STADR_BUF_CF_TD_STADR_T14_BITWIDTH 32
// rpyramid_PYM_T14_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_OFS     0x00000974
// cf_td_size_t14 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_CF_TD_SIZE_T14_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_CF_TD_SIZE_T14_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_CF_TD_SIZE_T14_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_CF_TD_SIZE_T14_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T14_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_T15_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_T15_STADR_BUF_OFS    0x00000978
// cf_td_stadr_t15 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T15_STADR_BUF_CF_TD_STADR_T15_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T15_STADR_BUF_CF_TD_STADR_T15_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T15_STADR_BUF_CF_TD_STADR_T15_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T15_STADR_BUF_CF_TD_STADR_T15_BITWIDTH 32
// rpyramid_PYM_T15_SIZE_BUF Register
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_OFS     0x0000097C
// cf_td_size_t15 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_CF_TD_SIZE_T15_MASK 0x7FF
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_CF_TD_SIZE_T15_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_CF_TD_SIZE_T15_BIT 0x7FF
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_CF_TD_SIZE_T15_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_RESERVED_MASK 0xFFFFF800
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_RESERVED_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_RESERVED_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_PYM_T15_SIZE_BUF_RESERVED_BITWIDTH 21
// rpyramid_PYM_R00_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_R00_STADR_BUF_OFS    0x00000A00
// cf_stadr_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_STADR_BUF_CF_STADR_R00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_STADR_BUF_CF_STADR_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_STADR_BUF_CF_STADR_R00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_STADR_BUF_CF_STADR_R00_BITWIDTH 32
// rpyramid_PYM_R00_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_BUF_OFS   0x00000A04
// cf_endadr_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_BUF_CF_ENDADR_R00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_BUF_CF_ENDADR_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_BUF_CF_ENDADR_R00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_ENDADR_BUF_CF_ENDADR_R00_BITWIDTH 32
// rpyramid_PYM_R00_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_OFS   0x00000A08
// cf_height_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_CF_HEIGHT_R00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_CF_HEIGHT_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_CF_HEIGHT_R00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_CF_HEIGHT_R00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R00_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_R00_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_OFS    0x00000A0C
// cf_pitch_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_CF_PITCH_R00_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_CF_PITCH_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_CF_PITCH_R00_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_CF_PITCH_R00_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_R00_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_R00_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_OFS     0x00000A10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_DATAWIDTH_R00_MASK 0x300
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_DATAWIDTH_R00_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_DATAWIDTH_R00_BIT 0x3
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_DATAWIDTH_R00_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_SRAM_TH_R00_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_SRAM_TH_R00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_SRAM_TH_R00_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_SRAM_TH_R00_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_BUF_TH_R00_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_BUF_TH_R00_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_BUF_TH_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_CF_BUF_TH_R00_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_R00_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_R00_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_OFS     0x00000A14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED_MASK 0xFFFF
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED_BITWIDTH 16
// cf_endian_r00 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_CF_ENDIAN_R00_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_CF_ENDIAN_R00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_CF_ENDIAN_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_CF_ENDIAN_R00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_R00_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_R01_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_R01_STADR_BUF_OFS    0x00000A20
// cf_stadr_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_STADR_BUF_CF_STADR_R01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_STADR_BUF_CF_STADR_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_STADR_BUF_CF_STADR_R01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_STADR_BUF_CF_STADR_R01_BITWIDTH 32
// rpyramid_PYM_R01_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_BUF_OFS   0x00000A24
// cf_endadr_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_BUF_CF_ENDADR_R01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_BUF_CF_ENDADR_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_BUF_CF_ENDADR_R01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_ENDADR_BUF_CF_ENDADR_R01_BITWIDTH 32
// rpyramid_PYM_R01_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_OFS   0x00000A28
// cf_height_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_CF_HEIGHT_R01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_CF_HEIGHT_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_CF_HEIGHT_R01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_CF_HEIGHT_R01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R01_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_R01_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_OFS    0x00000A2C
// cf_pitch_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_CF_PITCH_R01_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_CF_PITCH_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_CF_PITCH_R01_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_CF_PITCH_R01_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_R01_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_R01_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_OFS     0x00000A30
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_DATAWIDTH_R01_MASK 0x300
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_DATAWIDTH_R01_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_DATAWIDTH_R01_BIT 0x3
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_DATAWIDTH_R01_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_SRAM_TH_R01_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_SRAM_TH_R01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_SRAM_TH_R01_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_SRAM_TH_R01_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_BUF_TH_R01_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_BUF_TH_R01_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_BUF_TH_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_CF_BUF_TH_R01_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_R01_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_R01_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_OFS     0x00000A34
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED_MASK 0xFFFF
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED_BITWIDTH 16
// cf_endian_r01 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_CF_ENDIAN_R01_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_CF_ENDIAN_R01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_CF_ENDIAN_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_CF_ENDIAN_R01_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_R01_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_R02_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_R02_STADR_BUF_OFS    0x00000A40
// cf_stadr_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_STADR_BUF_CF_STADR_R02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_STADR_BUF_CF_STADR_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_STADR_BUF_CF_STADR_R02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_STADR_BUF_CF_STADR_R02_BITWIDTH 32
// rpyramid_PYM_R02_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_BUF_OFS   0x00000A44
// cf_endadr_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_BUF_CF_ENDADR_R02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_BUF_CF_ENDADR_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_BUF_CF_ENDADR_R02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_ENDADR_BUF_CF_ENDADR_R02_BITWIDTH 32
// rpyramid_PYM_R02_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_OFS   0x00000A48
// cf_height_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_CF_HEIGHT_R02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_CF_HEIGHT_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_CF_HEIGHT_R02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_CF_HEIGHT_R02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R02_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_R02_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_OFS    0x00000A4C
// cf_pitch_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_CF_PITCH_R02_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_CF_PITCH_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_CF_PITCH_R02_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_CF_PITCH_R02_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_R02_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_R02_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_OFS     0x00000A50
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_DATAWIDTH_R02_MASK 0x300
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_DATAWIDTH_R02_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_DATAWIDTH_R02_BIT 0x3
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_DATAWIDTH_R02_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_SRAM_TH_R02_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_SRAM_TH_R02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_SRAM_TH_R02_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_SRAM_TH_R02_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_BUF_TH_R02_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_BUF_TH_R02_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_BUF_TH_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_CF_BUF_TH_R02_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_R02_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_R02_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_OFS     0x00000A54
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED_MASK 0xFFFF
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED_BIT 0xFFFF
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED_BITWIDTH 16
// cf_endian_r02 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_CF_ENDIAN_R02_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_CF_ENDIAN_R02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_CF_ENDIAN_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_CF_ENDIAN_R02_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_R02_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W00_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W00_STADR_BUF_OFS    0x00000C00
// cf_stadr_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_STADR_BUF_CF_STADR_W00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_STADR_BUF_CF_STADR_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_STADR_BUF_CF_STADR_W00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_STADR_BUF_CF_STADR_W00_BITWIDTH 32
// rpyramid_PYM_W00_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_BUF_OFS   0x00000C04
// cf_endadr_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_BUF_CF_ENDADR_W00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_BUF_CF_ENDADR_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_BUF_CF_ENDADR_W00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_ENDADR_BUF_CF_ENDADR_W00_BITWIDTH 32
// rpyramid_PYM_W00_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_OFS   0x00000C08
// cf_height_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_CF_HEIGHT_W00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_CF_HEIGHT_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_CF_HEIGHT_W00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_CF_HEIGHT_W00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W00_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W00_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_OFS    0x00000C0C
// cf_pitch_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_CF_PITCH_W00_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_CF_PITCH_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_CF_PITCH_W00_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_CF_PITCH_W00_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W00_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W00_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_OFS     0x00000C10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_DATAWIDTH_W00_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_DATAWIDTH_W00_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_DATAWIDTH_W00_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_DATAWIDTH_W00_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_SRAM_TH_W00_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_SRAM_TH_W00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_SRAM_TH_W00_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_SRAM_TH_W00_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_BUF_TH_W00_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_BUF_TH_W00_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_BUF_TH_W00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_CF_BUF_TH_W00_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W00_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W00_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_OFS     0x00000C14
// cf_maskbyte_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_MASKBYTE_W00_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_MASKBYTE_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_MASKBYTE_W00_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_MASKBYTE_W00_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w00 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_ENDIAN_W00_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_ENDIAN_W00_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_ENDIAN_W00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_CF_ENDIAN_W00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W00_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W01_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W01_STADR_BUF_OFS    0x00000C20
// cf_stadr_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_STADR_BUF_CF_STADR_W01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_STADR_BUF_CF_STADR_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_STADR_BUF_CF_STADR_W01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_STADR_BUF_CF_STADR_W01_BITWIDTH 32
// rpyramid_PYM_W01_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_BUF_OFS   0x00000C24
// cf_endadr_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_BUF_CF_ENDADR_W01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_BUF_CF_ENDADR_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_BUF_CF_ENDADR_W01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_ENDADR_BUF_CF_ENDADR_W01_BITWIDTH 32
// rpyramid_PYM_W01_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_OFS   0x00000C28
// cf_height_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_CF_HEIGHT_W01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_CF_HEIGHT_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_CF_HEIGHT_W01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_CF_HEIGHT_W01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W01_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W01_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_OFS    0x00000C2C
// cf_pitch_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_CF_PITCH_W01_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_CF_PITCH_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_CF_PITCH_W01_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_CF_PITCH_W01_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W01_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W01_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_OFS     0x00000C30
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_DATAWIDTH_W01_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_DATAWIDTH_W01_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_DATAWIDTH_W01_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_DATAWIDTH_W01_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_SRAM_TH_W01_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_SRAM_TH_W01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_SRAM_TH_W01_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_SRAM_TH_W01_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_BUF_TH_W01_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_BUF_TH_W01_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_BUF_TH_W01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_CF_BUF_TH_W01_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W01_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W01_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_OFS     0x00000C34
// cf_maskbyte_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_MASKBYTE_W01_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_MASKBYTE_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_MASKBYTE_W01_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_MASKBYTE_W01_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w01 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_ENDIAN_W01_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_ENDIAN_W01_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_ENDIAN_W01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_CF_ENDIAN_W01_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W01_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W02_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W02_STADR_BUF_OFS    0x00000C40
// cf_stadr_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_STADR_BUF_CF_STADR_W02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_STADR_BUF_CF_STADR_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_STADR_BUF_CF_STADR_W02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_STADR_BUF_CF_STADR_W02_BITWIDTH 32
// rpyramid_PYM_W02_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_BUF_OFS   0x00000C44
// cf_endadr_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_BUF_CF_ENDADR_W02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_BUF_CF_ENDADR_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_BUF_CF_ENDADR_W02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_ENDADR_BUF_CF_ENDADR_W02_BITWIDTH 32
// rpyramid_PYM_W02_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_OFS   0x00000C48
// cf_height_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_CF_HEIGHT_W02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_CF_HEIGHT_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_CF_HEIGHT_W02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_CF_HEIGHT_W02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W02_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W02_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_OFS    0x00000C4C
// cf_pitch_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_CF_PITCH_W02_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_CF_PITCH_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_CF_PITCH_W02_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_CF_PITCH_W02_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W02_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W02_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_OFS     0x00000C50
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_DATAWIDTH_W02_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_DATAWIDTH_W02_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_DATAWIDTH_W02_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_DATAWIDTH_W02_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_SRAM_TH_W02_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_SRAM_TH_W02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_SRAM_TH_W02_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_SRAM_TH_W02_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_BUF_TH_W02_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_BUF_TH_W02_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_BUF_TH_W02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_CF_BUF_TH_W02_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W02_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W02_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_OFS     0x00000C54
// cf_maskbyte_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_MASKBYTE_W02_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_MASKBYTE_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_MASKBYTE_W02_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_MASKBYTE_W02_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w02 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_ENDIAN_W02_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_ENDIAN_W02_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_ENDIAN_W02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_CF_ENDIAN_W02_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W02_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W03_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W03_STADR_BUF_OFS    0x00000C60
// cf_stadr_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_STADR_BUF_CF_STADR_W03_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_STADR_BUF_CF_STADR_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_STADR_BUF_CF_STADR_W03_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_STADR_BUF_CF_STADR_W03_BITWIDTH 32
// rpyramid_PYM_W03_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_BUF_OFS   0x00000C64
// cf_endadr_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_BUF_CF_ENDADR_W03_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_BUF_CF_ENDADR_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_BUF_CF_ENDADR_W03_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_ENDADR_BUF_CF_ENDADR_W03_BITWIDTH 32
// rpyramid_PYM_W03_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_OFS   0x00000C68
// cf_height_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_CF_HEIGHT_W03_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_CF_HEIGHT_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_CF_HEIGHT_W03_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_CF_HEIGHT_W03_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W03_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W03_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_OFS    0x00000C6C
// cf_pitch_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_CF_PITCH_W03_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_CF_PITCH_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_CF_PITCH_W03_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_CF_PITCH_W03_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W03_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W03_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_OFS     0x00000C70
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_DATAWIDTH_W03_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_DATAWIDTH_W03_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_DATAWIDTH_W03_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_DATAWIDTH_W03_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_SRAM_TH_W03_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_SRAM_TH_W03_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_SRAM_TH_W03_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_SRAM_TH_W03_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_BUF_TH_W03_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_BUF_TH_W03_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_BUF_TH_W03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_CF_BUF_TH_W03_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W03_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W03_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_OFS     0x00000C74
// cf_maskbyte_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_MASKBYTE_W03_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_MASKBYTE_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_MASKBYTE_W03_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_MASKBYTE_W03_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w03 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_ENDIAN_W03_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_ENDIAN_W03_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_ENDIAN_W03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_CF_ENDIAN_W03_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W03_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W04_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W04_STADR_BUF_OFS    0x00000C80
// cf_stadr_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_STADR_BUF_CF_STADR_W04_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_STADR_BUF_CF_STADR_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_STADR_BUF_CF_STADR_W04_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_STADR_BUF_CF_STADR_W04_BITWIDTH 32
// rpyramid_PYM_W04_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_BUF_OFS   0x00000C84
// cf_endadr_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_BUF_CF_ENDADR_W04_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_BUF_CF_ENDADR_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_BUF_CF_ENDADR_W04_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_ENDADR_BUF_CF_ENDADR_W04_BITWIDTH 32
// rpyramid_PYM_W04_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_OFS   0x00000C88
// cf_height_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_CF_HEIGHT_W04_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_CF_HEIGHT_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_CF_HEIGHT_W04_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_CF_HEIGHT_W04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W04_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W04_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_OFS    0x00000C8C
// cf_pitch_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_CF_PITCH_W04_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_CF_PITCH_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_CF_PITCH_W04_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_CF_PITCH_W04_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W04_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W04_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_OFS     0x00000C90
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_DATAWIDTH_W04_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_DATAWIDTH_W04_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_DATAWIDTH_W04_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_DATAWIDTH_W04_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_SRAM_TH_W04_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_SRAM_TH_W04_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_SRAM_TH_W04_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_SRAM_TH_W04_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_BUF_TH_W04_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_BUF_TH_W04_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_BUF_TH_W04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_CF_BUF_TH_W04_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W04_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W04_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_OFS     0x00000C94
// cf_maskbyte_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_MASKBYTE_W04_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_MASKBYTE_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_MASKBYTE_W04_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_MASKBYTE_W04_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w04 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_ENDIAN_W04_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_ENDIAN_W04_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_ENDIAN_W04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_CF_ENDIAN_W04_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W04_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W05_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W05_STADR_BUF_OFS    0x00000CA0
// cf_stadr_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_STADR_BUF_CF_STADR_W05_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_STADR_BUF_CF_STADR_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_STADR_BUF_CF_STADR_W05_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_STADR_BUF_CF_STADR_W05_BITWIDTH 32
// rpyramid_PYM_W05_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_BUF_OFS   0x00000CA4
// cf_endadr_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_BUF_CF_ENDADR_W05_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_BUF_CF_ENDADR_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_BUF_CF_ENDADR_W05_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_ENDADR_BUF_CF_ENDADR_W05_BITWIDTH 32
// rpyramid_PYM_W05_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_OFS   0x00000CA8
// cf_height_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_CF_HEIGHT_W05_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_CF_HEIGHT_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_CF_HEIGHT_W05_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_CF_HEIGHT_W05_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W05_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W05_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_OFS    0x00000CAC
// cf_pitch_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_CF_PITCH_W05_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_CF_PITCH_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_CF_PITCH_W05_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_CF_PITCH_W05_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W05_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W05_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_OFS     0x00000CB0
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_DATAWIDTH_W05_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_DATAWIDTH_W05_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_DATAWIDTH_W05_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_DATAWIDTH_W05_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_SRAM_TH_W05_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_SRAM_TH_W05_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_SRAM_TH_W05_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_SRAM_TH_W05_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_BUF_TH_W05_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_BUF_TH_W05_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_BUF_TH_W05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_CF_BUF_TH_W05_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W05_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W05_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_OFS     0x00000CB4
// cf_maskbyte_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_MASKBYTE_W05_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_MASKBYTE_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_MASKBYTE_W05_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_MASKBYTE_W05_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w05 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_ENDIAN_W05_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_ENDIAN_W05_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_ENDIAN_W05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_CF_ENDIAN_W05_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W05_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W06_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W06_STADR_BUF_OFS    0x00000CC0
// cf_stadr_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_STADR_BUF_CF_STADR_W06_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_STADR_BUF_CF_STADR_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_STADR_BUF_CF_STADR_W06_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_STADR_BUF_CF_STADR_W06_BITWIDTH 32
// rpyramid_PYM_W06_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_BUF_OFS   0x00000CC4
// cf_endadr_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_BUF_CF_ENDADR_W06_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_BUF_CF_ENDADR_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_BUF_CF_ENDADR_W06_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_ENDADR_BUF_CF_ENDADR_W06_BITWIDTH 32
// rpyramid_PYM_W06_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_OFS   0x00000CC8
// cf_height_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_CF_HEIGHT_W06_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_CF_HEIGHT_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_CF_HEIGHT_W06_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_CF_HEIGHT_W06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W06_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W06_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_OFS    0x00000CCC
// cf_pitch_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_CF_PITCH_W06_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_CF_PITCH_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_CF_PITCH_W06_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_CF_PITCH_W06_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W06_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W06_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_OFS     0x00000CD0
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_DATAWIDTH_W06_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_DATAWIDTH_W06_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_DATAWIDTH_W06_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_DATAWIDTH_W06_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_SRAM_TH_W06_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_SRAM_TH_W06_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_SRAM_TH_W06_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_SRAM_TH_W06_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_BUF_TH_W06_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_BUF_TH_W06_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_BUF_TH_W06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_CF_BUF_TH_W06_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W06_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W06_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_OFS     0x00000CD4
// cf_maskbyte_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_MASKBYTE_W06_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_MASKBYTE_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_MASKBYTE_W06_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_MASKBYTE_W06_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w06 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_ENDIAN_W06_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_ENDIAN_W06_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_ENDIAN_W06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_CF_ENDIAN_W06_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W06_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W07_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W07_STADR_BUF_OFS    0x00000CE0
// cf_stadr_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_STADR_BUF_CF_STADR_W07_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_STADR_BUF_CF_STADR_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_STADR_BUF_CF_STADR_W07_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_STADR_BUF_CF_STADR_W07_BITWIDTH 32
// rpyramid_PYM_W07_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_BUF_OFS   0x00000CE4
// cf_endadr_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_BUF_CF_ENDADR_W07_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_BUF_CF_ENDADR_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_BUF_CF_ENDADR_W07_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_ENDADR_BUF_CF_ENDADR_W07_BITWIDTH 32
// rpyramid_PYM_W07_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_OFS   0x00000CE8
// cf_height_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_CF_HEIGHT_W07_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_CF_HEIGHT_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_CF_HEIGHT_W07_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_CF_HEIGHT_W07_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W07_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W07_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_OFS    0x00000CEC
// cf_pitch_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_CF_PITCH_W07_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_CF_PITCH_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_CF_PITCH_W07_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_CF_PITCH_W07_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W07_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W07_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_OFS     0x00000CF0
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_DATAWIDTH_W07_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_DATAWIDTH_W07_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_DATAWIDTH_W07_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_DATAWIDTH_W07_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_SRAM_TH_W07_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_SRAM_TH_W07_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_SRAM_TH_W07_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_SRAM_TH_W07_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_BUF_TH_W07_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_BUF_TH_W07_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_BUF_TH_W07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_CF_BUF_TH_W07_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W07_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W07_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_OFS     0x00000CF4
// cf_maskbyte_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_MASKBYTE_W07_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_MASKBYTE_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_MASKBYTE_W07_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_MASKBYTE_W07_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w07 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_ENDIAN_W07_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_ENDIAN_W07_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_ENDIAN_W07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_CF_ENDIAN_W07_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W07_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W08_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W08_STADR_BUF_OFS    0x00000D00
// cf_stadr_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_STADR_BUF_CF_STADR_W08_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_STADR_BUF_CF_STADR_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_STADR_BUF_CF_STADR_W08_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_STADR_BUF_CF_STADR_W08_BITWIDTH 32
// rpyramid_PYM_W08_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_BUF_OFS   0x00000D04
// cf_endadr_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_BUF_CF_ENDADR_W08_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_BUF_CF_ENDADR_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_BUF_CF_ENDADR_W08_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_ENDADR_BUF_CF_ENDADR_W08_BITWIDTH 32
// rpyramid_PYM_W08_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_OFS   0x00000D08
// cf_height_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_CF_HEIGHT_W08_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_CF_HEIGHT_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_CF_HEIGHT_W08_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_CF_HEIGHT_W08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W08_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W08_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_OFS    0x00000D0C
// cf_pitch_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_CF_PITCH_W08_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_CF_PITCH_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_CF_PITCH_W08_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_CF_PITCH_W08_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W08_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W08_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_OFS     0x00000D10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_DATAWIDTH_W08_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_DATAWIDTH_W08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_DATAWIDTH_W08_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_DATAWIDTH_W08_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_SRAM_TH_W08_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_SRAM_TH_W08_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_SRAM_TH_W08_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_SRAM_TH_W08_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_BUF_TH_W08_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_BUF_TH_W08_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_BUF_TH_W08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_CF_BUF_TH_W08_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W08_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W08_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_OFS     0x00000D14
// cf_maskbyte_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_MASKBYTE_W08_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_MASKBYTE_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_MASKBYTE_W08_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_MASKBYTE_W08_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w08 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_ENDIAN_W08_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_ENDIAN_W08_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_ENDIAN_W08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_CF_ENDIAN_W08_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W08_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W09_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W09_STADR_BUF_OFS    0x00000D20
// cf_stadr_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_STADR_BUF_CF_STADR_W09_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_STADR_BUF_CF_STADR_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_STADR_BUF_CF_STADR_W09_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_STADR_BUF_CF_STADR_W09_BITWIDTH 32
// rpyramid_PYM_W09_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_BUF_OFS   0x00000D24
// cf_endadr_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_BUF_CF_ENDADR_W09_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_BUF_CF_ENDADR_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_BUF_CF_ENDADR_W09_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_ENDADR_BUF_CF_ENDADR_W09_BITWIDTH 32
// rpyramid_PYM_W09_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_OFS   0x00000D28
// cf_height_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_CF_HEIGHT_W09_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_CF_HEIGHT_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_CF_HEIGHT_W09_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_CF_HEIGHT_W09_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W09_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W09_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_OFS    0x00000D2C
// cf_pitch_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_CF_PITCH_W09_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_CF_PITCH_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_CF_PITCH_W09_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_CF_PITCH_W09_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W09_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W09_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_OFS     0x00000D30
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_DATAWIDTH_W09_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_DATAWIDTH_W09_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_DATAWIDTH_W09_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_DATAWIDTH_W09_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_SRAM_TH_W09_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_SRAM_TH_W09_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_SRAM_TH_W09_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_SRAM_TH_W09_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_BUF_TH_W09_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_BUF_TH_W09_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_BUF_TH_W09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_CF_BUF_TH_W09_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W09_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W09_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_OFS     0x00000D34
// cf_maskbyte_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_MASKBYTE_W09_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_MASKBYTE_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_MASKBYTE_W09_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_MASKBYTE_W09_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w09 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_ENDIAN_W09_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_ENDIAN_W09_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_ENDIAN_W09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_CF_ENDIAN_W09_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W09_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W10_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W10_STADR_BUF_OFS    0x00000D40
// cf_stadr_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_STADR_BUF_CF_STADR_W10_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_STADR_BUF_CF_STADR_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_STADR_BUF_CF_STADR_W10_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_STADR_BUF_CF_STADR_W10_BITWIDTH 32
// rpyramid_PYM_W10_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_BUF_OFS   0x00000D44
// cf_endadr_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_BUF_CF_ENDADR_W10_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_BUF_CF_ENDADR_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_BUF_CF_ENDADR_W10_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_ENDADR_BUF_CF_ENDADR_W10_BITWIDTH 32
// rpyramid_PYM_W10_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_OFS   0x00000D48
// cf_height_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_CF_HEIGHT_W10_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_CF_HEIGHT_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_CF_HEIGHT_W10_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_CF_HEIGHT_W10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W10_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W10_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_OFS    0x00000D4C
// cf_pitch_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_CF_PITCH_W10_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_CF_PITCH_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_CF_PITCH_W10_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_CF_PITCH_W10_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W10_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W10_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_OFS     0x00000D50
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_DATAWIDTH_W10_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_DATAWIDTH_W10_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_DATAWIDTH_W10_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_DATAWIDTH_W10_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_SRAM_TH_W10_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_SRAM_TH_W10_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_SRAM_TH_W10_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_SRAM_TH_W10_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_BUF_TH_W10_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_BUF_TH_W10_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_BUF_TH_W10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_CF_BUF_TH_W10_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W10_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W10_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_OFS     0x00000D54
// cf_maskbyte_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_MASKBYTE_W10_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_MASKBYTE_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_MASKBYTE_W10_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_MASKBYTE_W10_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w10 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_ENDIAN_W10_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_ENDIAN_W10_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_ENDIAN_W10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_CF_ENDIAN_W10_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W10_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_W11_STADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W11_STADR_BUF_OFS    0x00000D60
// cf_stadr_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_STADR_BUF_CF_STADR_W11_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_STADR_BUF_CF_STADR_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_STADR_BUF_CF_STADR_W11_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_STADR_BUF_CF_STADR_W11_BITWIDTH 32
// rpyramid_PYM_W11_ENDADR_BUF Register
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_BUF_OFS   0x00000D64
// cf_endadr_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_BUF_CF_ENDADR_W11_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_BUF_CF_ENDADR_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_BUF_CF_ENDADR_W11_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_ENDADR_BUF_CF_ENDADR_W11_BITWIDTH 32
// rpyramid_PYM_W11_HEIGHT_BUF Register
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_OFS   0x00000D68
// cf_height_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_CF_HEIGHT_W11_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_CF_HEIGHT_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_CF_HEIGHT_W11_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_CF_HEIGHT_W11_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W11_HEIGHT_BUF_RESERVED_BITWIDTH 22
// rpyramid_PYM_W11_PITCH_BUF Register
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_OFS    0x00000D6C
// cf_pitch_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_CF_PITCH_W11_MASK 0x3FFF
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_CF_PITCH_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_CF_PITCH_W11_BIT 0x3FFF
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_CF_PITCH_W11_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_RESERVED_MASK 0xFFFFC000
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_RESERVED_SHIFT 14 
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_RESERVED_BIT 0x3FFFF
#define IRECOG_RPYRAMID_PYM_W11_PITCH_BUF_RESERVED_BITWIDTH 18
// rpyramid_PYM_W11_CFG0_BUF Register
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_OFS     0x00000D70
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED_MASK 0xFF
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED_BITWIDTH 8
// cf_datawidth_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_DATAWIDTH_W11_MASK 0x300
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_DATAWIDTH_W11_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_DATAWIDTH_W11_BIT 0x3
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_DATAWIDTH_W11_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED2_BITWIDTH 6
// cf_sram_th_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_SRAM_TH_W11_MASK 0x1F0000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_SRAM_TH_W11_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_SRAM_TH_W11_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_SRAM_TH_W11_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED3_MASK 0xE00000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED3_SHIFT 21 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED3_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED3_BITWIDTH 3
// cf_buf_th_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_BUF_TH_W11_MASK 0x1000000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_BUF_TH_W11_SHIFT 24 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_BUF_TH_W11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_CF_BUF_TH_W11_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED4_MASK 0xFE000000
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED4_SHIFT 25 
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED4_BIT 0x7F
#define IRECOG_RPYRAMID_PYM_W11_CFG0_BUF_RESERVED4_BITWIDTH 7
// rpyramid_PYM_W11_CFG1_BUF Register
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_OFS     0x00000D74
// cf_maskbyte_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_MASKBYTE_W11_MASK 0x7
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_MASKBYTE_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_MASKBYTE_W11_BIT 0x7
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_MASKBYTE_W11_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED_MASK 0xFFF8
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED_BIT 0x1FFF
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED_BITWIDTH 13
// cf_endian_w11 bitfiled (RO) Reset=1
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_ENDIAN_W11_MASK 0x10000
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_ENDIAN_W11_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_ENDIAN_W11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_CF_ENDIAN_W11_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED2_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED2_SHIFT 17 
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED2_BIT 0x7FFF
#define IRECOG_RPYRAMID_PYM_W11_CFG1_BUF_RESERVED2_BITWIDTH 15
// rpyramid_PYM_STATUS Register
#define IRECOG_RPYRAMID_PYM_STATUS_OFS           0x00000E00
// mb_error_region bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_REGION_MASK 0x1
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_REGION_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_REGION_BIT 0x1
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_REGION_BITWIDTH 1
// mb_error_inband bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_INBAND_MASK 0x2
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_INBAND_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_INBAND_BIT 0x1
#define IRECOG_RPYRAMID_PYM_STATUS_MB_ERROR_INBAND_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED_MASK 0xFC
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED_BIT  0x3F
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED_BITWIDTH 6
// cmd_num bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_STATUS_CMD_NUM_MASK  0x700
#define IRECOG_RPYRAMID_PYM_STATUS_CMD_NUM_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_STATUS_CMD_NUM_BIT   0x7
#define IRECOG_RPYRAMID_PYM_STATUS_CMD_NUM_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED2_BITWIDTH 5
// accmd_num bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_STATUS_ACCMD_NUM_MASK 0xF0000
#define IRECOG_RPYRAMID_PYM_STATUS_ACCMD_NUM_SHIFT 16 
#define IRECOG_RPYRAMID_PYM_STATUS_ACCMD_NUM_BIT 0xF
#define IRECOG_RPYRAMID_PYM_STATUS_ACCMD_NUM_BITWIDTH 4
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED3_MASK 0xFFF00000
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED3_SHIFT 20 
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED3_BIT 0xFFF
#define IRECOG_RPYRAMID_PYM_STATUS_RESERVED3_BITWIDTH 12
// rpyramid_PYM_INT Register
#define IRECOG_RPYRAMID_PYM_INT_OFS              0x00000E04
// int_g00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_INT_G00_MASK     0x1
#define IRECOG_RPYRAMID_PYM_INT_INT_G00_SHIFT    0 
#define IRECOG_RPYRAMID_PYM_INT_INT_G00_BIT      0x1
#define IRECOG_RPYRAMID_PYM_INT_INT_G00_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_RESERVED_MASK    0x7FFE
#define IRECOG_RPYRAMID_PYM_INT_RESERVED_SHIFT   1 
#define IRECOG_RPYRAMID_PYM_INT_RESERVED_BIT     0x3FFF
#define IRECOG_RPYRAMID_PYM_INT_RESERVED_BITWIDTH 14
// mb_err bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_MB_ERR_MASK      0x8000
#define IRECOG_RPYRAMID_PYM_INT_MB_ERR_SHIFT     15 
#define IRECOG_RPYRAMID_PYM_INT_MB_ERR_BIT       0x1
#define IRECOG_RPYRAMID_PYM_INT_MB_ERR_BITWIDTH  1
// abort_g00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_ABORT_G00_MASK   0x10000
#define IRECOG_RPYRAMID_PYM_INT_ABORT_G00_SHIFT  16 
#define IRECOG_RPYRAMID_PYM_INT_ABORT_G00_BIT    0x1
#define IRECOG_RPYRAMID_PYM_INT_ABORT_G00_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_INT_RESERVED2_MASK   0xFFFE0000
#define IRECOG_RPYRAMID_PYM_INT_RESERVED2_SHIFT  17 
#define IRECOG_RPYRAMID_PYM_INT_RESERVED2_BIT    0x7FFF
#define IRECOG_RPYRAMID_PYM_INT_RESERVED2_BITWIDTH 15
// rpyramid_PYM_R_SRAM Register
#define IRECOG_RPYRAMID_PYM_R_SRAM_OFS           0x00000E08
// empty_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R00_BITWIDTH 1
// empty_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R01_BITWIDTH 1
// empty_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_SRAM_EMPTY_R02_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_SRAM_RESERVED_MASK 0xFFFFFFF8
#define IRECOG_RPYRAMID_PYM_R_SRAM_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_R_SRAM_RESERVED_BIT  0x1FFFFFFF
#define IRECOG_RPYRAMID_PYM_R_SRAM_RESERVED_BITWIDTH 29
// rpyramid_PYM_W_SRAM Register
#define IRECOG_RPYRAMID_PYM_W_SRAM_OFS           0x00000E0C
// full_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W00_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W00_BITWIDTH 1
// full_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W01_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W01_BITWIDTH 1
// full_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W02_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W02_BITWIDTH 1
// full_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W03_MASK 0x8
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W03_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W03_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W03_BITWIDTH 1
// full_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W04_MASK 0x10
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W04_SHIFT 4 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W04_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W04_BITWIDTH 1
// full_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W05_MASK 0x20
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W05_SHIFT 5 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W05_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W05_BITWIDTH 1
// full_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W06_MASK 0x40
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W06_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W06_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W06_BITWIDTH 1
// full_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W07_MASK 0x80
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W07_SHIFT 7 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W07_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W07_BITWIDTH 1
// full_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W08_MASK 0x100
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W08_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W08_BITWIDTH 1
// full_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W09_MASK 0x200
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W09_SHIFT 9 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W09_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W09_BITWIDTH 1
// full_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W10_MASK 0x400
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W10_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W10_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W10_BITWIDTH 1
// full_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W11_MASK 0x800
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W11_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W11_BIT  0x1
#define IRECOG_RPYRAMID_PYM_W_SRAM_FULL_W11_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_SRAM_RESERVED_MASK 0xFFFFF000
#define IRECOG_RPYRAMID_PYM_W_SRAM_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W_SRAM_RESERVED_BIT  0xFFFFF
#define IRECOG_RPYRAMID_PYM_W_SRAM_RESERVED_BITWIDTH 20
// rpyramid_PYM_R_STOP Register
#define IRECOG_RPYRAMID_PYM_R_STOP_OFS           0x00000E10
// abort_r00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R00_BITWIDTH 1
// abort_r01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R01_BITWIDTH 1
// abort_r02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_R_STOP_ABORT_R02_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_STOP_RESERVED_MASK 0xFFFFFFF8
#define IRECOG_RPYRAMID_PYM_R_STOP_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_R_STOP_RESERVED_BIT  0x1FFFFFFF
#define IRECOG_RPYRAMID_PYM_R_STOP_RESERVED_BITWIDTH 29
// rpyramid_PYM_W_STOP Register
#define IRECOG_RPYRAMID_PYM_W_STOP_OFS           0x00000E14
// abort_w00 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W00_MASK 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W00_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W00_BITWIDTH 1
// abort_w01 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W01_MASK 0x2
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W01_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W01_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W01_BITWIDTH 1
// abort_w02 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W02_MASK 0x4
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W02_SHIFT 2 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W02_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W02_BITWIDTH 1
// abort_w03 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W03_MASK 0x8
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W03_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W03_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W03_BITWIDTH 1
// abort_w04 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W04_MASK 0x10
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W04_SHIFT 4 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W04_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W04_BITWIDTH 1
// abort_w05 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W05_MASK 0x20
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W05_SHIFT 5 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W05_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W05_BITWIDTH 1
// abort_w06 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W06_MASK 0x40
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W06_SHIFT 6 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W06_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W06_BITWIDTH 1
// abort_w07 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W07_MASK 0x80
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W07_SHIFT 7 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W07_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W07_BITWIDTH 1
// abort_w08 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W08_MASK 0x100
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W08_SHIFT 8 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W08_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W08_BITWIDTH 1
// abort_w09 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W09_MASK 0x200
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W09_SHIFT 9 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W09_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W09_BITWIDTH 1
// abort_w10 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W10_MASK 0x400
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W10_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W10_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W10_BITWIDTH 1
// abort_w11 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W11_MASK 0x800
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W11_SHIFT 11 
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W11_BIT 0x1
#define IRECOG_RPYRAMID_PYM_W_STOP_ABORT_W11_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_STOP_RESERVED_MASK 0xFFFFF000
#define IRECOG_RPYRAMID_PYM_W_STOP_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W_STOP_RESERVED_BIT  0xFFFFF
#define IRECOG_RPYRAMID_PYM_W_STOP_RESERVED_BITWIDTH 20
// rpyramid_PYM_R_RUN Register
#define IRECOG_RPYRAMID_PYM_R_RUN_OFS            0x00000E18
// run_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R00_MASK   0x1
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R00_SHIFT  0 
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R00_BIT    0x1
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R00_BITWIDTH 1
// run_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R01_MASK   0x2
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R01_SHIFT  1 
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R01_BIT    0x1
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R01_BITWIDTH 1
// run_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R02_MASK   0x4
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R02_SHIFT  2 
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R02_BIT    0x1
#define IRECOG_RPYRAMID_PYM_R_RUN_RUN_R02_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R_RUN_RESERVED_MASK  0xFFFFFFF8
#define IRECOG_RPYRAMID_PYM_R_RUN_RESERVED_SHIFT 3 
#define IRECOG_RPYRAMID_PYM_R_RUN_RESERVED_BIT   0x1FFFFFFF
#define IRECOG_RPYRAMID_PYM_R_RUN_RESERVED_BITWIDTH 29
// rpyramid_PYM_W_RUN Register
#define IRECOG_RPYRAMID_PYM_W_RUN_OFS            0x00000E1C
// run_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W00_MASK   0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W00_SHIFT  0 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W00_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W00_BITWIDTH 1
// run_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W01_MASK   0x2
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W01_SHIFT  1 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W01_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W01_BITWIDTH 1
// run_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W02_MASK   0x4
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W02_SHIFT  2 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W02_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W02_BITWIDTH 1
// run_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W03_MASK   0x8
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W03_SHIFT  3 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W03_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W03_BITWIDTH 1
// run_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W04_MASK   0x10
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W04_SHIFT  4 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W04_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W04_BITWIDTH 1
// run_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W05_MASK   0x20
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W05_SHIFT  5 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W05_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W05_BITWIDTH 1
// run_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W06_MASK   0x40
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W06_SHIFT  6 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W06_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W06_BITWIDTH 1
// run_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W07_MASK   0x80
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W07_SHIFT  7 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W07_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W07_BITWIDTH 1
// run_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W08_MASK   0x100
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W08_SHIFT  8 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W08_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W08_BITWIDTH 1
// run_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W09_MASK   0x200
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W09_SHIFT  9 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W09_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W09_BITWIDTH 1
// run_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W10_MASK   0x400
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W10_SHIFT  10 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W10_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W10_BITWIDTH 1
// run_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W11_MASK   0x800
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W11_SHIFT  11 
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W11_BIT    0x1
#define IRECOG_RPYRAMID_PYM_W_RUN_RUN_W11_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W_RUN_RESERVED_MASK  0xFFFFF000
#define IRECOG_RPYRAMID_PYM_W_RUN_RESERVED_SHIFT 12 
#define IRECOG_RPYRAMID_PYM_W_RUN_RESERVED_BIT   0xFFFFF
#define IRECOG_RPYRAMID_PYM_W_RUN_RESERVED_BITWIDTH 20
// rpyramid_PYM_T_RUN Register
#define IRECOG_RPYRAMID_PYM_T_RUN_OFS            0x00000E20
// run_tp00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_RUN_RUN_TP00_MASK  0x1
#define IRECOG_RPYRAMID_PYM_T_RUN_RUN_TP00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T_RUN_RUN_TP00_BIT   0x1
#define IRECOG_RPYRAMID_PYM_T_RUN_RUN_TP00_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T_RUN_RESERVED_MASK  0xFFFFFFFE
#define IRECOG_RPYRAMID_PYM_T_RUN_RESERVED_SHIFT 1 
#define IRECOG_RPYRAMID_PYM_T_RUN_RESERVED_BIT   0x7FFFFFFF
#define IRECOG_RPYRAMID_PYM_T_RUN_RESERVED_BITWIDTH 31
// rpyramid_PYM_D00_STADRMON Register
#define IRECOG_RPYRAMID_PYM_D00_STADRMON_OFS     0x00000E40
// last_accepted_adr_d00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_D00_STADRMON_LAST_ACCEPTED_ADR_D00_BITWIDTH 32
// rpyramid_PYM_T00_STADRMON Register
#define IRECOG_RPYRAMID_PYM_T00_STADRMON_OFS     0x00000E80
// last_accepted_adr_t00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_T00_STADRMON_LAST_ACCEPTED_ADR_T00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_STADRMON_LAST_ACCEPTED_ADR_T00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_T00_STADRMON_LAST_ACCEPTED_ADR_T00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_T00_STADRMON_LAST_ACCEPTED_ADR_T00_BITWIDTH 32
// rpyramid_PYM_R00_LINEMON Register
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_OFS      0x00000F00
// linecount_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_LINECOUNT_R00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_LINECOUNT_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_LINECOUNT_R00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_LINECOUNT_R00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R00_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_R00_STADRMON Register
#define IRECOG_RPYRAMID_PYM_R00_STADRMON_OFS     0x00000F04
// last_accepted_adr_r00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R00_STADRMON_LAST_ACCEPTED_ADR_R00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_STADRMON_LAST_ACCEPTED_ADR_R00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R00_STADRMON_LAST_ACCEPTED_ADR_R00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R00_STADRMON_LAST_ACCEPTED_ADR_R00_BITWIDTH 32
// rpyramid_PYM_R01_LINEMON Register
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_OFS      0x00000F08
// linecount_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_LINECOUNT_R01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_LINECOUNT_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_LINECOUNT_R01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_LINECOUNT_R01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R01_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_R01_STADRMON Register
#define IRECOG_RPYRAMID_PYM_R01_STADRMON_OFS     0x00000F0C
// last_accepted_adr_r01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R01_STADRMON_LAST_ACCEPTED_ADR_R01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_STADRMON_LAST_ACCEPTED_ADR_R01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R01_STADRMON_LAST_ACCEPTED_ADR_R01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R01_STADRMON_LAST_ACCEPTED_ADR_R01_BITWIDTH 32
// rpyramid_PYM_R02_LINEMON Register
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_OFS      0x00000F10
// linecount_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_LINECOUNT_R02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_LINECOUNT_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_LINECOUNT_R02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_LINECOUNT_R02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_R02_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_R02_STADRMON Register
#define IRECOG_RPYRAMID_PYM_R02_STADRMON_OFS     0x00000F14
// last_accepted_adr_r02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_R02_STADRMON_LAST_ACCEPTED_ADR_R02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_STADRMON_LAST_ACCEPTED_ADR_R02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_R02_STADRMON_LAST_ACCEPTED_ADR_R02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_R02_STADRMON_LAST_ACCEPTED_ADR_R02_BITWIDTH 32
// rpyramid_PYM_W00_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_OFS      0x00000F80
// linecount_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_LINECOUNT_W00_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_LINECOUNT_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_LINECOUNT_W00_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_LINECOUNT_W00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W00_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W00_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W00_STADRMON_OFS     0x00000F84
// last_accepted_adr_w00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W00_STADRMON_LAST_ACCEPTED_ADR_W00_BITWIDTH 32
// rpyramid_PYM_W01_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_OFS      0x00000F88
// linecount_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_LINECOUNT_W01_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_LINECOUNT_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_LINECOUNT_W01_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_LINECOUNT_W01_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W01_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W01_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W01_STADRMON_OFS     0x00000F8C
// last_accepted_adr_w01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W01_STADRMON_LAST_ACCEPTED_ADR_W01_BITWIDTH 32
// rpyramid_PYM_W02_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_OFS      0x00000F90
// linecount_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_LINECOUNT_W02_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_LINECOUNT_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_LINECOUNT_W02_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_LINECOUNT_W02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W02_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W02_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W02_STADRMON_OFS     0x00000F94
// last_accepted_adr_w02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W02_STADRMON_LAST_ACCEPTED_ADR_W02_BITWIDTH 32
// rpyramid_PYM_W03_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_OFS      0x00000F98
// linecount_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_LINECOUNT_W03_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_LINECOUNT_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_LINECOUNT_W03_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_LINECOUNT_W03_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W03_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W03_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W03_STADRMON_OFS     0x00000F9C
// last_accepted_adr_w03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W03_STADRMON_LAST_ACCEPTED_ADR_W03_BITWIDTH 32
// rpyramid_PYM_W04_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_OFS      0x00000FA0
// linecount_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_LINECOUNT_W04_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_LINECOUNT_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_LINECOUNT_W04_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_LINECOUNT_W04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W04_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W04_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W04_STADRMON_OFS     0x00000FA4
// last_accepted_adr_w04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W04_STADRMON_LAST_ACCEPTED_ADR_W04_BITWIDTH 32
// rpyramid_PYM_W05_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_OFS      0x00000FA8
// linecount_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_LINECOUNT_W05_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_LINECOUNT_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_LINECOUNT_W05_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_LINECOUNT_W05_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W05_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W05_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W05_STADRMON_OFS     0x00000FAC
// last_accepted_adr_w05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W05_STADRMON_LAST_ACCEPTED_ADR_W05_BITWIDTH 32
// rpyramid_PYM_W06_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_OFS      0x00000FB0
// linecount_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_LINECOUNT_W06_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_LINECOUNT_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_LINECOUNT_W06_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_LINECOUNT_W06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W06_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W06_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W06_STADRMON_OFS     0x00000FB4
// last_accepted_adr_w06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W06_STADRMON_LAST_ACCEPTED_ADR_W06_BITWIDTH 32
// rpyramid_PYM_W07_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_OFS      0x00000FB8
// linecount_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_LINECOUNT_W07_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_LINECOUNT_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_LINECOUNT_W07_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_LINECOUNT_W07_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W07_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W07_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W07_STADRMON_OFS     0x00000FBC
// last_accepted_adr_w07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W07_STADRMON_LAST_ACCEPTED_ADR_W07_BITWIDTH 32
// rpyramid_PYM_W08_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_OFS      0x00000FC0
// linecount_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_LINECOUNT_W08_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_LINECOUNT_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_LINECOUNT_W08_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_LINECOUNT_W08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W08_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W08_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W08_STADRMON_OFS     0x00000FC4
// last_accepted_adr_w08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W08_STADRMON_LAST_ACCEPTED_ADR_W08_BITWIDTH 32
// rpyramid_PYM_W09_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_OFS      0x00000FC8
// linecount_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_LINECOUNT_W09_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_LINECOUNT_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_LINECOUNT_W09_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_LINECOUNT_W09_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W09_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W09_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W09_STADRMON_OFS     0x00000FCC
// last_accepted_adr_w09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W09_STADRMON_LAST_ACCEPTED_ADR_W09_BITWIDTH 32
// rpyramid_PYM_W10_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_OFS      0x00000FD0
// linecount_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_LINECOUNT_W10_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_LINECOUNT_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_LINECOUNT_W10_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_LINECOUNT_W10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W10_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W10_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W10_STADRMON_OFS     0x00000FD4
// last_accepted_adr_w10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W10_STADRMON_LAST_ACCEPTED_ADR_W10_BITWIDTH 32
// rpyramid_PYM_W11_LINEMON Register
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_OFS      0x00000FD8
// linecount_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_LINECOUNT_W11_MASK 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_LINECOUNT_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_LINECOUNT_W11_BIT 0x3FF
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_LINECOUNT_W11_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_RESERVED_MASK 0xFFFFFC00
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_RESERVED_SHIFT 10 
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_RESERVED_BIT 0x3FFFFF
#define IRECOG_RPYRAMID_PYM_W11_LINEMON_RESERVED_BITWIDTH 22
// rpyramid_PYM_W11_STADRMON Register
#define IRECOG_RPYRAMID_PYM_W11_STADRMON_OFS     0x00000FDC
// last_accepted_adr_w11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_PYM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_MASK 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_SHIFT 0 
#define IRECOG_RPYRAMID_PYM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_BIT 0xFFFFFFFF
#define IRECOG_RPYRAMID_PYM_W11_STADRMON_LAST_ACCEPTED_ADR_W11_BITWIDTH 32
// rpyramid_RSCALER_CS_START Register
#define IRECOG_RPYRAMID_RSCALER_CS_START_OFS     0x00001000
// csa_start bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_START_CSA_START_MASK 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_START_CSA_START_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_START_CSA_START_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_START_CSA_START_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_START_RESERVED_MASK 0xFFFFFFFE
#define IRECOG_RPYRAMID_RSCALER_CS_START_RESERVED_SHIFT 1 
#define IRECOG_RPYRAMID_RSCALER_CS_START_RESERVED_BIT 0x7FFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_START_RESERVED_BITWIDTH 31
// rpyramid_RSCALER_CS_RESET Register
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_OFS     0x00001004
// csa_reset bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_CSA_RESET_MASK 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_CSA_RESET_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_CSA_RESET_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_CSA_RESET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_RESERVED_MASK 0xFFFFFFFE
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_RESERVED_SHIFT 1 
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_RESERVED_BIT 0x7FFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_RESET_RESERVED_BITWIDTH 31
// rpyramid_RSCALER_CS_MODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_OFS      0x00001008
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED4_MASK 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED4_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED4_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED4_BITWIDTH 4
// csa_in444 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_IN444_MASK 0x30
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_IN444_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_IN444_BIT 0x3
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_IN444_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED3_MASK 0xC0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED3_SHIFT 6 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED3_BIT 0x3
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED3_BITWIDTH 2
// csa_out444 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_OUT444_MASK 0x300
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_OUT444_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_OUT444_BIT 0x3
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_OUT444_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED2_BITWIDTH 6
// csa_actcr4 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR4_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR4_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR4_BITWIDTH 1
// csa_actcb4 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB4_MASK 0x20000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB4_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB4_BITWIDTH 1
// csa_acty4 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY4_MASK 0x40000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY4_SHIFT 18 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY4_BITWIDTH 1
// csa_actcr3 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR3_MASK 0x80000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR3_SHIFT 19 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR3_BITWIDTH 1
// csa_actcb3 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB3_MASK 0x100000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB3_SHIFT 20 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB3_BITWIDTH 1
// csa_acty3 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY3_MASK 0x200000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY3_SHIFT 21 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY3_BITWIDTH 1
// csa_actcr2 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR2_MASK 0x400000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR2_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR2_BITWIDTH 1
// csa_actcb2 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB2_MASK 0x800000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB2_SHIFT 23 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB2_BITWIDTH 1
// csa_acty2 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY2_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY2_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY2_BITWIDTH 1
// csa_actcr1 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR1_MASK 0x2000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR1_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCR1_BITWIDTH 1
// csa_actcb1 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB1_MASK 0x4000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB1_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTCB1_BITWIDTH 1
// csa_acty1 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY1_MASK 0x8000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY1_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_CSA_ACTY1_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED_MASK 0xF0000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED_SHIFT 28 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_RESERVED_BITWIDTH 4
// rpyramid_RSCALER_CS_YHVSIN Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_OFS    0x00001010
// csa_yvszin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YVSZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YVSZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YVSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YVSZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED2_BITWIDTH 5
// csa_yhszin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YHSZIN_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YHSZIN_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YHSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_CSA_YHSZIN_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHVSIN Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_OFS    0x00001014
// csa_cvszin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CVSZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CVSZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CVSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CVSZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED2_BITWIDTH 5
// csa_chszin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CHSZIN_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CHSZIN_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CHSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_CSA_CHSZIN_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV1SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_OFS 0x00001018
// csa_yv1szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YV1SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YV1SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YV1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YV1SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED2_BITWIDTH 5
// csa_yh1szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YH1SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YH1SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YH1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_CSA_YH1SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV1SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_OFS 0x0000101C
// csa_cv1szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CV1SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CV1SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CV1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CV1SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED2_BITWIDTH 5
// csa_ch1szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CH1SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CH1SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CH1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_CSA_CH1SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV2SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_OFS 0x00001020
// csa_yv2szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YV2SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YV2SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YV2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YV2SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED2_BITWIDTH 5
// csa_yh2szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YH2SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YH2SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YH2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_CSA_YH2SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV2SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_OFS 0x00001024
// csa_cv2szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CV2SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CV2SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CV2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CV2SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED2_BITWIDTH 5
// csa_ch2szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CH2SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CH2SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CH2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_CSA_CH2SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV3SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_OFS 0x00001028
// csa_yv3szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YV3SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YV3SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YV3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YV3SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED2_BITWIDTH 5
// csa_yh3szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YH3SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YH3SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YH3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_CSA_YH3SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV3SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_OFS 0x0000102C
// csa_cv3szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CV3SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CV3SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CV3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CV3SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED2_BITWIDTH 5
// csa_ch3szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CH3SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CH3SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CH3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_CSA_CH3SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV4SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_OFS 0x00001030
// csa_yv4szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YV4SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YV4SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YV4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YV4SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED2_BITWIDTH 5
// csa_yh4szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YH4SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YH4SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YH4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_CSA_YH4SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV4SZOUT Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_OFS 0x00001034
// csa_cv4szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CV4SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CV4SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CV4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CV4SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED2_BITWIDTH 5
// csa_ch4szout bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CH4SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CH4SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CH4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_CSA_CH4SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_OAINSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_OFS   0x00001040
// csa_croainlevel bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CROAINLEVEL_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CROAINLEVEL_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CROAINLEVEL_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CROAINLEVEL_BITWIDTH 8
// csa_cboainlevel bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CBOAINLEVEL_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CBOAINLEVEL_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CBOAINLEVEL_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_CBOAINLEVEL_BITWIDTH 8
// csa_yoainlevel bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_YOAINLEVEL_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_YOAINLEVEL_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_YOAINLEVEL_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_YOAINLEVEL_BITWIDTH 8
// csa_oainset bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_OAINSET_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_OAINSET_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_OAINSET_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_CSA_OAINSET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET1 Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_OFS 0x00001050
// csa_croaoutlevel1 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CROAOUTLEVEL1_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CROAOUTLEVEL1_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CROAOUTLEVEL1_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CROAOUTLEVEL1_BITWIDTH 8
// csa_cboaoutlevel1 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CBOAOUTLEVEL1_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CBOAOUTLEVEL1_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CBOAOUTLEVEL1_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_CBOAOUTLEVEL1_BITWIDTH 8
// csa_yoaoutlevel1 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_YOAOUTLEVEL1_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_YOAOUTLEVEL1_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_YOAOUTLEVEL1_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CSA_YOAOUTLEVEL1_BITWIDTH 8
// ccsa_oaoutset1 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CCSA_OAOUTSET1_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CCSA_OAOUTSET1_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CCSA_OAOUTSET1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_CCSA_OAOUTSET1_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET2 Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_OFS 0x00001054
// csa_croaoutlevel2 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CROAOUTLEVEL2_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CROAOUTLEVEL2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CROAOUTLEVEL2_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CROAOUTLEVEL2_BITWIDTH 8
// csa_cboaoutlevel2 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CBOAOUTLEVEL2_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CBOAOUTLEVEL2_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CBOAOUTLEVEL2_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_CBOAOUTLEVEL2_BITWIDTH 8
// csa_yoaoutlevel2 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_YOAOUTLEVEL2_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_YOAOUTLEVEL2_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_YOAOUTLEVEL2_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CSA_YOAOUTLEVEL2_BITWIDTH 8
// ccsa_oaoutset2 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CCSA_OAOUTSET2_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CCSA_OAOUTSET2_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CCSA_OAOUTSET2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_CCSA_OAOUTSET2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET3 Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_OFS 0x00001058
// csa_croaoutlevel3 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CROAOUTLEVEL3_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CROAOUTLEVEL3_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CROAOUTLEVEL3_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CROAOUTLEVEL3_BITWIDTH 8
// csa_cboaoutlevel3 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CBOAOUTLEVEL3_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CBOAOUTLEVEL3_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CBOAOUTLEVEL3_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_CBOAOUTLEVEL3_BITWIDTH 8
// csa_yoaoutlevel3 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_YOAOUTLEVEL3_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_YOAOUTLEVEL3_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_YOAOUTLEVEL3_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CSA_YOAOUTLEVEL3_BITWIDTH 8
// ccsa_oaoutset3 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CCSA_OAOUTSET3_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CCSA_OAOUTSET3_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CCSA_OAOUTSET3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_CCSA_OAOUTSET3_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET4 Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_OFS 0x0000105C
// csa_croaoutlevel4 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CROAOUTLEVEL4_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CROAOUTLEVEL4_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CROAOUTLEVEL4_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CROAOUTLEVEL4_BITWIDTH 8
// csa_cboaoutlevel4 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CBOAOUTLEVEL4_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CBOAOUTLEVEL4_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CBOAOUTLEVEL4_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_CBOAOUTLEVEL4_BITWIDTH 8
// csa_yoaoutlevel4 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_YOAOUTLEVEL4_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_YOAOUTLEVEL4_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_YOAOUTLEVEL4_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CSA_YOAOUTLEVEL4_BITWIDTH 8
// ccsa_oaoutset4 bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CCSA_OAOUTSET4_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CCSA_OAOUTSET4_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CCSA_OAOUTSET4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_CCSA_OAOUTSET4_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_YHFILMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_OFS 0x00001080
// csa_yhfil_mode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED2_BITWIDTH 1
// csa_yhfil_thmode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_CSA_YHFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_YHFILPSMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_OFS 0x00001084
// csa_yhfil_szin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED2_BITWIDTH 5
// csa_yhfil_psact bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_CSA_YHFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_YPHOS Register
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_OFS     0x00001088
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED2_BITWIDTH 7
// csa_yphos bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_CSA_YPHOS_MASK 0xFFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_CSA_YPHOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_CSA_YPHOS_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_CSA_YPHOS_BITWIDTH 21
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED_MASK 0xF0000000
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED_SHIFT 28 
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_RESERVED_BITWIDTH 4
// rpyramid_RSCALER_CS_YH1FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_OFS 0x0000108C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED2_BITWIDTH 3
// csa_yh1fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_CSA_YH1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_CSA_YH1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_CSA_YH1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_CSA_YH1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H1OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_OFS 0x00001090
// csa_h1oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED2_BITWIDTH 5
// csa_h1oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_CSA_H1OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YVFILMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_OFS 0x000010A0
// csa_yvfil_mode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED2_BITWIDTH 1
// csa_yvfil_thmode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_CSA_YVFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_YVFILPSMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_OFS 0x000010A4
// csa_yvfil_szin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED2_BITWIDTH 5
// csa_yvfil_psact bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_CSA_YVFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_YPVOS Register
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_OFS     0x000010A8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED2_BITWIDTH 7
// csa_ypvos bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_CSA_YPVOS_MASK 0x7FFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_CSA_YPVOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_CSA_YPVOS_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_CSA_YPVOS_BITWIDTH 24
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED_MASK 0x80000000
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED_SHIFT 31 
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_RESERVED_BITWIDTH 1
// rpyramid_RSCALER_CS_YV1FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_OFS 0x000010AC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED2_BITWIDTH 3
// csa_yv1fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_CSA_YV1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_CSA_YV1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_CSA_YV1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_CSA_YV1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V1OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_OFS 0x000010B0
// csa_v1oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED2_BITWIDTH 5
// csa_v1oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_CSA_V1OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHFILMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_OFS 0x000010C0
// csa_chfil_mode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED2_BITWIDTH 1
// csa_chfil_thmode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_CSA_CHFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_CHFILPSMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_OFS 0x000010C4
// csa_chfil_szin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED2_BITWIDTH 5
// csa_chfil_psact bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_CSA_CHFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_CPHOS Register
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_OFS     0x000010C8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED2_BITWIDTH 7
// csa_cphos bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_CSA_CPHOS_MASK 0xFFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_CSA_CPHOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_CSA_CPHOS_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_CSA_CPHOS_BITWIDTH 21
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED_MASK 0xF0000000
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED_SHIFT 28 
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_RESERVED_BITWIDTH 4
// rpyramid_RSCALER_CS_CH1FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_OFS 0x000010CC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED2_BITWIDTH 3
// csa_ch1fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_CSA_CH1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_CSA_CH1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_CSA_CH1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_CSA_CH1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CVFILMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_OFS 0x000010E0
// csa_cvfil_mode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED2_BITWIDTH 1
// csa_cvfil_thmode bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_CSA_CVFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_CVFILPSMODE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_OFS 0x000010E4
// csa_cvfil_szin bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED2_BITWIDTH 5
// csa_cvfil_psact bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_CSA_CVFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_CPVOS Register
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_OFS     0x000010E8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED2_BITWIDTH 7
// csa_cpvos bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_CSA_CPVOS_MASK 0x7FFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_CSA_CPVOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_CSA_CPVOS_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_CSA_CPVOS_BITWIDTH 24
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED_MASK 0x80000000
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED_SHIFT 31 
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_RESERVED_BITWIDTH 1
// rpyramid_RSCALER_CS_CV1FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_OFS 0x000010EC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED2_BITWIDTH 3
// csa_cv1fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_CSA_CV1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_CSA_CV1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_CSA_CV1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_CSA_CV1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_YH2FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_OFS 0x0000110C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED2_BITWIDTH 3
// csa_yh2fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_CSA_YH2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_CSA_YH2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_CSA_YH2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_CSA_YH2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H2OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_OFS 0x00001110
// csa_h2oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED2_BITWIDTH 5
// csa_h2oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_CSA_H2OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YV2FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_OFS 0x0000112C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED2_BITWIDTH 3
// csa_yv2fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_CSA_YV2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_CSA_YV2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_CSA_YV2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_CSA_YV2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V2OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_OFS 0x00001130
// csa_v2oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED2_BITWIDTH 5
// csa_v2oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_CSA_V2OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CH2FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_OFS 0x0000114C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED2_BITWIDTH 3
// csa_ch2fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_CSA_CH2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_CSA_CH2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_CSA_CH2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_CSA_CH2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CV2FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_OFS 0x0000116C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED2_BITWIDTH 3
// csa_cv2fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_CSA_CV2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_CSA_CV2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_CSA_CV2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_CSA_CV2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_YH3FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_OFS 0x0000118C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED2_BITWIDTH 3
// csa_yh3fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_CSA_YH3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_CSA_YH3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_CSA_YH3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_CSA_YH3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H3OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_OFS 0x00001190
// csa_h3oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED2_BITWIDTH 5
// csa_h3oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_CSA_H3OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YV3FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_OFS 0x000011AC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED2_BITWIDTH 3
// csa_yv3fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_CSA_YV3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_CSA_YV3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_CSA_YV3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_CSA_YV3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V3OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_OFS 0x000011B0
// csa_v3oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED2_BITWIDTH 5
// csa_v3oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_CSA_V3OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CH3FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_OFS 0x000011CC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED2_BITWIDTH 3
// csa_ch3fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_CSA_CH3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_CSA_CH3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_CSA_CH3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_CSA_CH3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CV3FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_OFS 0x000011EC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED2_BITWIDTH 3
// csa_cv3fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_CSA_CV3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_CSA_CV3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_CSA_CV3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_CSA_CV3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_YH4FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_OFS 0x0000120C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED2_BITWIDTH 3
// csa_yh4fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_CSA_YH4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_CSA_YH4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_CSA_YH4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_CSA_YH4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H4OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_OFS 0x00001210
// csa_h4oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED2_BITWIDTH 5
// csa_h4oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_CSA_H4OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YV4FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_OFS 0x0000122C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED2_BITWIDTH 3
// csa_yv4fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_CSA_YV4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_CSA_YV4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_CSA_YV4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_CSA_YV4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V4OAOUTSET Register
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_OFS 0x00001230
// csa_v4oaoutst bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED2_BITWIDTH 5
// csa_v4oaoutw bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_CSA_V4OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CH4FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_OFS 0x0000124C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED2_BITWIDTH 3
// csa_ch4fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_CSA_CH4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_CSA_CH4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_CSA_CH4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_CSA_CH4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CV4FILBASE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_OFS 0x0000126C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED2_BITWIDTH 3
// csa_cv4fil_base bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_CSA_CV4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_CSA_CV4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_CSA_CV4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_CSA_CV4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_DEBUG Register
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_OFS     0x00001300
// csa_debug_tapsel bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_TAPSEL_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_TAPSEL_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_TAPSEL_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_TAPSEL_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED2_MASK 0xF8
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED2_BITWIDTH 5
// csa_debug_pcntena bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_PCNTENA_MASK 0x100
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_PCNTENA_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_PCNTENA_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_CSA_DEBUG_PCNTENA_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED_MASK 0xFFFFFE00
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED_SHIFT 9 
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED_BIT 0x7FFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_DEBUG_RESERVED_BITWIDTH 23
// rpyramid_RSCALER_CS_Y2VLINE Register
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_OFS   0x00001380
// csa_r_y3vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y3VLINE_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y3VLINE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y3VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y3VLINE_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED2_BITWIDTH 5
// csa_r_y4vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y4VLINE_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y4VLINE_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y4VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_CSA_R_Y4VLINE_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_Y2VLINE_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_Y1VLINE Register
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_OFS   0x00001384
// csa_r_y1vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y1VLINE_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y1VLINE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y1VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y1VLINE_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED2_BITWIDTH 5
// csa_r_y2vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y2VLINE_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y2VLINE_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y2VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_CSA_R_Y2VLINE_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_Y1VLINE_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CB2VLINE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_OFS  0x00001388
// csa_r_cb3vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB3VLINE_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB3VLINE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB3VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB3VLINE_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED2_BITWIDTH 5
// csa_r_cb4vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB4VLINE_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB4VLINE_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB4VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_CSA_R_CB4VLINE_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CB2VLINE_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CB1VLINE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_OFS  0x0000138C
// csa_r_cb1vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB1VLINE_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB1VLINE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB1VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB1VLINE_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED2_BITWIDTH 5
// csa_r_cb2vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB2VLINE_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB2VLINE_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB2VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_CSA_R_CB2VLINE_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CB1VLINE_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CR2VLINE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_OFS  0x00001390
// csa_r_cr3vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR3VLINE_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR3VLINE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR3VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR3VLINE_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED2_BITWIDTH 5
// csa_r_cr4vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR4VLINE_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR4VLINE_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR4VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_CSA_R_CR4VLINE_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CR2VLINE_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CR1VLINE Register
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_OFS  0x00001394
// csa_r_cr1vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR1VLINE_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR1VLINE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR1VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR1VLINE_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED2_BITWIDTH 5
// csa_r_cr2vline bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR2VLINE_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR2VLINE_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR2VLINE_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_CSA_R_CR2VLINE_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CR1VLINE_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_TAP_STATUS Register
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_OFS 0x00001398
// csa_r_tapdl_finx bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_CSA_R_TAPDL_FINX_MASK 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_CSA_R_TAPDL_FINX_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_CSA_R_TAPDL_FINX_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_CSA_R_TAPDL_FINX_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_RESERVED_MASK 0xFFFFFFFE
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_RESERVED_SHIFT 1 
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_RESERVED_BIT 0x7FFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_TAP_STATUS_RESERVED_BITWIDTH 31
// rpyramid_RSCALER_CS_ERR Register
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_OFS       0x0000139C
// csa_r_err bitfiled (RW) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_CSA_R_ERR_MASK 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_CSA_R_ERR_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_CSA_R_ERR_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_CSA_R_ERR_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_RESERVED_MASK 0xFFFFFFFE
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_RESERVED_SHIFT 1 
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_RESERVED_BIT 0x7FFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_ERR_RESERVED_BITWIDTH 31
// rpyramid_RSCALER_CS_PCNT Register
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_OFS      0x000013A0
// csa_r_pcnt bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_CSA_R_PCNT_MASK 0xFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_CSA_R_PCNT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_CSA_R_PCNT_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_CSA_R_PCNT_BITWIDTH 24
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_RESERVED_MASK 0xFF000000
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_RESERVED_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_RESERVED_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_PCNT_RESERVED_BITWIDTH 8
// rpyramid_RSCALER_CS_MODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_OFS  0x00001408
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED4_MASK 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED4_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED4_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED4_BITWIDTH 4
// csa_in444 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_IN444_MASK 0x30
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_IN444_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_IN444_BIT 0x3
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_IN444_BITWIDTH 2
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED3_MASK 0xC0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED3_SHIFT 6 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED3_BIT 0x3
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED3_BITWIDTH 2
// csa_out444 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_OUT444_MASK 0x300
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_OUT444_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_OUT444_BIT 0x3
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_OUT444_BITWIDTH 2
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED2_BITWIDTH 6
// csa_actcr4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR4_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR4_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR4_BITWIDTH 1
// csa_actcb4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB4_MASK 0x20000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB4_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB4_BITWIDTH 1
// csa_acty4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY4_MASK 0x40000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY4_SHIFT 18 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY4_BITWIDTH 1
// csa_actcr3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR3_MASK 0x80000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR3_SHIFT 19 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR3_BITWIDTH 1
// csa_actcb3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB3_MASK 0x100000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB3_SHIFT 20 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB3_BITWIDTH 1
// csa_acty3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY3_MASK 0x200000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY3_SHIFT 21 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY3_BITWIDTH 1
// csa_actcr2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR2_MASK 0x400000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR2_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR2_BITWIDTH 1
// csa_actcb2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB2_MASK 0x800000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB2_SHIFT 23 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB2_BITWIDTH 1
// csa_acty2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY2_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY2_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY2_BITWIDTH 1
// csa_actcr1 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR1_MASK 0x2000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR1_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCR1_BITWIDTH 1
// csa_actcb1 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB1_MASK 0x4000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB1_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTCB1_BITWIDTH 1
// csa_acty1 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY1_MASK 0x8000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY1_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_CSA_ACTY1_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED_MASK 0xF0000000
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED_SHIFT 28 
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_MODE_BUF_RESERVED_BITWIDTH 4
// rpyramid_RSCALER_CS_YHVSIN_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_OFS 0x00001410
// csa_yvszin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YVSZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YVSZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YVSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YVSZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED2_BITWIDTH 5
// csa_yhszin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YHSZIN_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YHSZIN_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YHSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_CSA_YHSZIN_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHVSIN_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHVSIN_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_OFS 0x00001414
// csa_cvszin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CVSZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CVSZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CVSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CVSZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED2_BITWIDTH 5
// csa_chszin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CHSZIN_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CHSZIN_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CHSZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_CSA_CHSZIN_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHVSIN_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV1SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_OFS 0x00001418
// csa_yv1szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YV1SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YV1SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YV1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YV1SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_yh1szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YH1SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YH1SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YH1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_CSA_YH1SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV1SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV1SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_OFS 0x0000141C
// csa_cv1szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CV1SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CV1SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CV1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CV1SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_ch1szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CH1SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CH1SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CH1SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_CSA_CH1SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV1SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV2SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_OFS 0x00001420
// csa_yv2szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YV2SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YV2SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YV2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YV2SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_yh2szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YH2SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YH2SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YH2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_CSA_YH2SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV2SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV2SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_OFS 0x00001424
// csa_cv2szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CV2SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CV2SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CV2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CV2SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_ch2szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CH2SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CH2SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CH2SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_CSA_CH2SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV2SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV3SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_OFS 0x00001428
// csa_yv3szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YV3SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YV3SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YV3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YV3SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_yh3szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YH3SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YH3SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YH3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_CSA_YH3SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV3SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV3SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_OFS 0x0000142C
// csa_cv3szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CV3SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CV3SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CV3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CV3SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_ch3szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CH3SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CH3SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CH3SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_CSA_CH3SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV3SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YHV4SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_OFS 0x00001430
// csa_yv4szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YV4SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YV4SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YV4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YV4SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_yh4szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YH4SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YH4SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YH4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_CSA_YH4SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHV4SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHV4SZOUT_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_OFS 0x00001434
// csa_cv4szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CV4SZOUT_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CV4SZOUT_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CV4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CV4SZOUT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED2_BITWIDTH 5
// csa_ch4szout bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CH4SZOUT_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CH4SZOUT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CH4SZOUT_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_CSA_CH4SZOUT_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHV4SZOUT_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_OAINSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_OFS 0x00001440
// csa_croainlevel bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CROAINLEVEL_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CROAINLEVEL_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CROAINLEVEL_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CROAINLEVEL_BITWIDTH 8
// csa_cboainlevel bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CBOAINLEVEL_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CBOAINLEVEL_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CBOAINLEVEL_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_CBOAINLEVEL_BITWIDTH 8
// csa_yoainlevel bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_YOAINLEVEL_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_YOAINLEVEL_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_YOAINLEVEL_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_YOAINLEVEL_BITWIDTH 8
// csa_oainset bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_OAINSET_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_OAINSET_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_OAINSET_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_CSA_OAINSET_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAINSET_BUF_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET1_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_OFS 0x00001450
// csa_croaoutlevel1 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CROAOUTLEVEL1_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CROAOUTLEVEL1_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CROAOUTLEVEL1_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CROAOUTLEVEL1_BITWIDTH 8
// csa_cboaoutlevel1 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CBOAOUTLEVEL1_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CBOAOUTLEVEL1_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CBOAOUTLEVEL1_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_CBOAOUTLEVEL1_BITWIDTH 8
// csa_yoaoutlevel1 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_YOAOUTLEVEL1_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_YOAOUTLEVEL1_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_YOAOUTLEVEL1_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CSA_YOAOUTLEVEL1_BITWIDTH 8
// ccsa_oaoutset1 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CCSA_OAOUTSET1_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CCSA_OAOUTSET1_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CCSA_OAOUTSET1_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_CCSA_OAOUTSET1_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET1_BUF_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET2_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_OFS 0x00001454
// csa_croaoutlevel2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CROAOUTLEVEL2_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CROAOUTLEVEL2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CROAOUTLEVEL2_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CROAOUTLEVEL2_BITWIDTH 8
// csa_cboaoutlevel2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CBOAOUTLEVEL2_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CBOAOUTLEVEL2_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CBOAOUTLEVEL2_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_CBOAOUTLEVEL2_BITWIDTH 8
// csa_yoaoutlevel2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_YOAOUTLEVEL2_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_YOAOUTLEVEL2_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_YOAOUTLEVEL2_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CSA_YOAOUTLEVEL2_BITWIDTH 8
// ccsa_oaoutset2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CCSA_OAOUTSET2_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CCSA_OAOUTSET2_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CCSA_OAOUTSET2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_CCSA_OAOUTSET2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET2_BUF_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET3_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_OFS 0x00001458
// csa_croaoutlevel3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CROAOUTLEVEL3_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CROAOUTLEVEL3_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CROAOUTLEVEL3_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CROAOUTLEVEL3_BITWIDTH 8
// csa_cboaoutlevel3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CBOAOUTLEVEL3_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CBOAOUTLEVEL3_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CBOAOUTLEVEL3_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_CBOAOUTLEVEL3_BITWIDTH 8
// csa_yoaoutlevel3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_YOAOUTLEVEL3_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_YOAOUTLEVEL3_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_YOAOUTLEVEL3_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CSA_YOAOUTLEVEL3_BITWIDTH 8
// ccsa_oaoutset3 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CCSA_OAOUTSET3_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CCSA_OAOUTSET3_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CCSA_OAOUTSET3_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_CCSA_OAOUTSET3_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET3_BUF_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_OAOUTSET4_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_OFS 0x0000145C
// csa_croaoutlevel4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CROAOUTLEVEL4_MASK 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CROAOUTLEVEL4_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CROAOUTLEVEL4_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CROAOUTLEVEL4_BITWIDTH 8
// csa_cboaoutlevel4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CBOAOUTLEVEL4_MASK 0xFF00
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CBOAOUTLEVEL4_SHIFT 8 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CBOAOUTLEVEL4_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_CBOAOUTLEVEL4_BITWIDTH 8
// csa_yoaoutlevel4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_YOAOUTLEVEL4_MASK 0xFF0000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_YOAOUTLEVEL4_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_YOAOUTLEVEL4_BIT 0xFF
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CSA_YOAOUTLEVEL4_BITWIDTH 8
// ccsa_oaoutset4 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CCSA_OAOUTSET4_MASK 0x1000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CCSA_OAOUTSET4_SHIFT 24 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CCSA_OAOUTSET4_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_CCSA_OAOUTSET4_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_RESERVED_MASK 0xFE000000
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_RESERVED_SHIFT 25 
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_RESERVED_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_OAOUTSET4_BUF_RESERVED_BITWIDTH 7
// rpyramid_RSCALER_CS_YHFILMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_OFS 0x00001480
// csa_yhfil_mode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED2_BITWIDTH 1
// csa_yhfil_thmode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_CSA_YHFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILMODE_BUF_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_YHFILPSMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_OFS 0x00001484
// csa_yhfil_szin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED2_BITWIDTH 5
// csa_yhfil_psact bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_CSA_YHFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_YHFILPSMODE_BUF_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_YPHOS_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_OFS 0x00001488
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED2_BITWIDTH 7
// csa_yphos bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_CSA_YPHOS_MASK 0xFFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_CSA_YPHOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_CSA_YPHOS_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_CSA_YPHOS_BITWIDTH 21
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED_MASK 0xF0000000
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED_SHIFT 28 
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_YPHOS_BUF_RESERVED_BITWIDTH 4
// rpyramid_RSCALER_CS_YH1FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_OFS 0x0000148C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yh1fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_CSA_YH1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_CSA_YH1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_CSA_YH1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_CSA_YH1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH1FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H1OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_OFS 0x00001490
// csa_h1oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_h1oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_CSA_H1OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H1OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YVFILMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_OFS 0x000014A0
// csa_yvfil_mode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED2_BITWIDTH 1
// csa_yvfil_thmode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_CSA_YVFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILMODE_BUF_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_YVFILPSMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_OFS 0x000014A4
// csa_yvfil_szin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED2_BITWIDTH 5
// csa_yvfil_psact bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_CSA_YVFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_YVFILPSMODE_BUF_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_YPVOS_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_OFS 0x000014A8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED2_BITWIDTH 7
// csa_ypvos bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_CSA_YPVOS_MASK 0x7FFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_CSA_YPVOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_CSA_YPVOS_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_CSA_YPVOS_BITWIDTH 24
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED_MASK 0x80000000
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED_SHIFT 31 
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_YPVOS_BUF_RESERVED_BITWIDTH 1
// rpyramid_RSCALER_CS_YV1FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_OFS 0x000014AC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yv1fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_CSA_YV1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_CSA_YV1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_CSA_YV1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_CSA_YV1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV1FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V1OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_OFS 0x000014B0
// csa_v1oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_v1oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_CSA_V1OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V1OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CHFILMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_OFS 0x000014C0
// csa_chfil_mode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED2_BITWIDTH 1
// csa_chfil_thmode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_CSA_CHFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILMODE_BUF_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_CHFILPSMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_OFS 0x000014C4
// csa_chfil_szin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED2_BITWIDTH 5
// csa_chfil_psact bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_CSA_CHFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_CHFILPSMODE_BUF_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_CPHOS_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_OFS 0x000014C8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED2_BITWIDTH 7
// csa_cphos bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_CSA_CPHOS_MASK 0xFFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_CSA_CPHOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_CSA_CPHOS_BIT 0x1FFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_CSA_CPHOS_BITWIDTH 21
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED_MASK 0xF0000000
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED_SHIFT 28 
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED_BIT 0xF
#define IRECOG_RPYRAMID_RSCALER_CS_CPHOS_BUF_RESERVED_BITWIDTH 4
// rpyramid_RSCALER_CS_CH1FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_OFS 0x000014CC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_ch1fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_CSA_CH1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_CSA_CH1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_CSA_CH1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_CSA_CH1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH1FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CVFILMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_OFS 0x000014E0
// csa_cvfil_mode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_MODE_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_MODE_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_MODE_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_MODE_BITWIDTH 3
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED2_MASK 0x8
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED2_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED2_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED2_BITWIDTH 1
// csa_cvfil_thmode bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_THMODE_MASK 0x10
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_THMODE_SHIFT 4 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_THMODE_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_CSA_CVFIL_THMODE_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED_MASK 0xFFFFFFE0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED_SHIFT 5 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED_BIT 0x7FFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILMODE_BUF_RESERVED_BITWIDTH 27
// rpyramid_RSCALER_CS_CVFILPSMODE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_OFS 0x000014E4
// csa_cvfil_szin bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_SZIN_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_SZIN_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_SZIN_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_SZIN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED2_BITWIDTH 5
// csa_cvfil_psact bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_PSACT_MASK 0x10000
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_PSACT_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_PSACT_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_CSA_CVFIL_PSACT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED_MASK 0xFFFE0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED_SHIFT 17 
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED_BIT 0x7FFF
#define IRECOG_RPYRAMID_RSCALER_CS_CVFILPSMODE_BUF_RESERVED_BITWIDTH 15
// rpyramid_RSCALER_CS_CPVOS_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_OFS 0x000014E8
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED2_MASK 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED2_BIT 0x7F
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED2_BITWIDTH 7
// csa_cpvos bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_CSA_CPVOS_MASK 0x7FFFFF80
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_CSA_CPVOS_SHIFT 7 
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_CSA_CPVOS_BIT 0xFFFFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_CSA_CPVOS_BITWIDTH 24
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED_MASK 0x80000000
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED_SHIFT 31 
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED_BIT 0x1
#define IRECOG_RPYRAMID_RSCALER_CS_CPVOS_BUF_RESERVED_BITWIDTH 1
// rpyramid_RSCALER_CS_CV1FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_OFS 0x000014EC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_cv1fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_CSA_CV1FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_CSA_CV1FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_CSA_CV1FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_CSA_CV1FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV1FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_YH2FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_OFS 0x0000150C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yh2fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_CSA_YH2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_CSA_YH2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_CSA_YH2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_CSA_YH2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH2FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H2OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_OFS 0x00001510
// csa_h2oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_h2oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_CSA_H2OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H2OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YV2FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_OFS 0x0000152C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yv2fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_CSA_YV2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_CSA_YV2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_CSA_YV2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_CSA_YV2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV2FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V2OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_OFS 0x00001530
// csa_v2oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_v2oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_CSA_V2OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V2OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CH2FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_OFS 0x0000154C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_ch2fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_CSA_CH2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_CSA_CH2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_CSA_CH2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_CSA_CH2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH2FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CV2FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_OFS 0x0000156C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_cv2fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_CSA_CV2FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_CSA_CV2FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_CSA_CV2FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_CSA_CV2FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV2FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_YH3FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_OFS 0x0000158C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yh3fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_CSA_YH3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_CSA_YH3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_CSA_YH3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_CSA_YH3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH3FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H3OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_OFS 0x00001590
// csa_h3oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_h3oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_CSA_H3OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H3OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YV3FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_OFS 0x000015AC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yv3fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_CSA_YV3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_CSA_YV3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_CSA_YV3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_CSA_YV3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV3FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V3OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_OFS 0x000015B0
// csa_v3oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_v3oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_CSA_V3OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V3OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CH3FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_OFS 0x000015CC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_ch3fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_CSA_CH3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_CSA_CH3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_CSA_CH3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_CSA_CH3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH3FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CV3FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_OFS 0x000015EC
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_cv3fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_CSA_CV3FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_CSA_CV3FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_CSA_CV3FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_CSA_CV3FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV3FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_YH4FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_OFS 0x0000160C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yh4fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_CSA_YH4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_CSA_YH4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_CSA_YH4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_CSA_YH4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YH4FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_H4OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_OFS 0x00001610
// csa_h4oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_h4oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_CSA_H4OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_H4OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_YV4FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_OFS 0x0000162C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_yv4fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_CSA_YV4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_CSA_YV4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_CSA_YV4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_CSA_YV4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YV4FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_V4OAOUTSET_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_OFS 0x00001630
// csa_v4oaoutst bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTST_MASK 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTST_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTST_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTST_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED2_MASK 0xF800
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED2_SHIFT 11 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED2_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED2_BITWIDTH 5
// csa_v4oaoutw bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTW_MASK 0x7FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTW_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTW_BIT 0x7FF
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_CSA_V4OAOUTW_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED_MASK 0xF8000000
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED_SHIFT 27 
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED_BIT 0x1F
#define IRECOG_RPYRAMID_RSCALER_CS_V4OAOUTSET_BUF_RESERVED_BITWIDTH 5
// rpyramid_RSCALER_CS_CH4FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_OFS 0x0000164C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_ch4fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_CSA_CH4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_CSA_CH4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_CSA_CH4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_CSA_CH4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CH4FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_CV4FILBASE_BUF Register
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_OFS 0x0000166C
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED2_MASK 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED2_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED2_BIT 0x7
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED2_BITWIDTH 3
// csa_cv4fil_base bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_CSA_CV4FIL_BASE_MASK 0x3FFFF8
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_CSA_CV4FIL_BASE_SHIFT 3 
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_CSA_CV4FIL_BASE_BIT 0x7FFFF
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_CSA_CV4FIL_BASE_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED_MASK 0xFFC00000
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED_SHIFT 22 
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CV4FILBASE_BUF_RESERVED_BITWIDTH 10
// rpyramid_RSCALER_CS_YHTAP00 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_OFS   0x00001700
// csa_yhtap01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP01_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP01_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP01_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP01_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED2_BITWIDTH 6
// csa_yhtap00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP00_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP00_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP00_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_CSA_YHTAP00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP00_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP01 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_OFS   0x00001704
// csa_yhtap03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP03_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP03_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP03_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP03_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED2_BITWIDTH 6
// csa_yhtap02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP02_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP02_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP02_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_CSA_YHTAP02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP01_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP02 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_OFS   0x00001708
// csa_yhtap05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP05_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP05_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP05_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP05_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED2_BITWIDTH 6
// csa_yhtap04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP04_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP04_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP04_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_CSA_YHTAP04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP02_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP03 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_OFS   0x0000170C
// csa_yhtap07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP07_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP07_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP07_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP07_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED2_BITWIDTH 6
// csa_yhtap06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP06_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP06_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP06_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_CSA_YHTAP06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP03_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP04 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_OFS   0x00001710
// csa_yhtap09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP09_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP09_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP09_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP09_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED2_BITWIDTH 6
// csa_yhtap08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP08_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP08_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP08_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_CSA_YHTAP08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP04_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP05 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_OFS   0x00001714
// csa_yhtap11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP11_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP11_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP11_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP11_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED2_BITWIDTH 6
// csa_yhtap10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP10_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP10_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP10_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_CSA_YHTAP10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP05_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP06 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_OFS   0x00001718
// csa_yhtap13 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP13_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP13_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP13_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP13_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED2_BITWIDTH 6
// csa_yhtap12 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP12_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP12_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP12_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_CSA_YHTAP12_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP06_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP07 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_OFS   0x0000171C
// csa_yhtap15 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP15_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP15_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP15_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP15_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED2_BITWIDTH 6
// csa_yhtap14 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP14_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP14_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP14_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_CSA_YHTAP14_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP07_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP08 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_OFS   0x00001720
// csa_yhtap17 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP17_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP17_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP17_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP17_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED2_BITWIDTH 6
// csa_yhtap16 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP16_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP16_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP16_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_CSA_YHTAP16_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP08_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP09 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_OFS   0x00001724
// csa_yhtap19 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP19_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP19_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP19_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP19_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED2_BITWIDTH 6
// csa_yhtap18 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP18_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP18_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP18_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_CSA_YHTAP18_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP09_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP10 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_OFS   0x00001728
// csa_yhtap21 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP21_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP21_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP21_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP21_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED2_BITWIDTH 6
// csa_yhtap20 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP20_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP20_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP20_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_CSA_YHTAP20_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP10_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP11 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_OFS   0x0000172C
// csa_yhtap23 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP23_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP23_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP23_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP23_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED2_BITWIDTH 6
// csa_yhtap22 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP22_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP22_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP22_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_CSA_YHTAP22_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP11_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP12 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_OFS   0x00001730
// csa_yhtap25 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP25_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP25_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP25_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP25_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED2_BITWIDTH 6
// csa_yhtap24 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP24_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP24_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP24_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_CSA_YHTAP24_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP12_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP13 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_OFS   0x00001734
// csa_yhtap27 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP27_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP27_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP27_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP27_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED2_BITWIDTH 6
// csa_yhtap26 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP26_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP26_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP26_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_CSA_YHTAP26_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP13_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP14 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_OFS   0x00001738
// csa_yhtap29 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP29_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP29_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP29_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP29_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED2_BITWIDTH 6
// csa_yhtap28 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP28_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP28_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP28_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_CSA_YHTAP28_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP14_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YHTAP15 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_OFS   0x0000173C
// csa_yhtap31 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP31_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP31_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP31_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP31_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED2_BITWIDTH 6
// csa_yhtap30 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP30_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP30_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP30_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_CSA_YHTAP30_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YHTAP15_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP00 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_OFS   0x00001740
// csa_yvtap01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP01_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP01_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP01_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP01_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED2_BITWIDTH 6
// csa_yvtap00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP00_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP00_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP00_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_CSA_YVTAP00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP00_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP01 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_OFS   0x00001744
// csa_yvtap03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP03_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP03_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP03_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP03_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED2_BITWIDTH 6
// csa_yvtap02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP02_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP02_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP02_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_CSA_YVTAP02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP01_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP02 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_OFS   0x00001748
// csa_yvtap05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP05_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP05_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP05_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP05_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED2_BITWIDTH 6
// csa_yvtap04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP04_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP04_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP04_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_CSA_YVTAP04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP02_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP03 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_OFS   0x0000174C
// csa_yvtap07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP07_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP07_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP07_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP07_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED2_BITWIDTH 6
// csa_yvtap06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP06_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP06_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP06_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_CSA_YVTAP06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP03_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP04 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_OFS   0x00001750
// csa_yvtap09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP09_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP09_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP09_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP09_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED2_BITWIDTH 6
// csa_yvtap08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP08_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP08_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP08_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_CSA_YVTAP08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP04_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP05 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_OFS   0x00001754
// csa_yvtap11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP11_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP11_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP11_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP11_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED2_BITWIDTH 6
// csa_yvtap10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP10_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP10_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP10_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_CSA_YVTAP10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP05_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP06 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_OFS   0x00001758
// csa_yvtap13 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP13_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP13_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP13_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP13_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED2_BITWIDTH 6
// csa_yvtap12 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP12_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP12_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP12_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_CSA_YVTAP12_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP06_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP07 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_OFS   0x0000175C
// csa_yvtap15 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP15_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP15_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP15_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP15_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED2_BITWIDTH 6
// csa_yvtap14 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP14_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP14_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP14_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_CSA_YVTAP14_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP07_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP08 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_OFS   0x00001760
// csa_yvtap17 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP17_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP17_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP17_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP17_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED2_BITWIDTH 6
// csa_yvtap16 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP16_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP16_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP16_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_CSA_YVTAP16_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP08_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP09 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_OFS   0x00001764
// csa_yvtap19 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP19_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP19_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP19_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP19_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED2_BITWIDTH 6
// csa_yvtap18 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP18_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP18_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP18_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_CSA_YVTAP18_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP09_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP10 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_OFS   0x00001768
// csa_yvtap21 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP21_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP21_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP21_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP21_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED2_BITWIDTH 6
// csa_yvtap20 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP20_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP20_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP20_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_CSA_YVTAP20_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP10_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP11 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_OFS   0x0000176C
// csa_yvtap23 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP23_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP23_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP23_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP23_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED2_BITWIDTH 6
// csa_yvtap22 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP22_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP22_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP22_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_CSA_YVTAP22_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP11_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP12 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_OFS   0x00001770
// csa_yvtap25 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP25_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP25_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP25_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP25_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED2_BITWIDTH 6
// csa_yvtap24 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP24_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP24_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP24_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_CSA_YVTAP24_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP12_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP13 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_OFS   0x00001774
// csa_yvtap27 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP27_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP27_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP27_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP27_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED2_BITWIDTH 6
// csa_yvtap26 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP26_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP26_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP26_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_CSA_YVTAP26_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP13_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP14 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_OFS   0x00001778
// csa_yvtap29 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP29_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP29_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP29_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP29_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED2_BITWIDTH 6
// csa_yvtap28 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP28_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP28_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP28_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_CSA_YVTAP28_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP14_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_YVTAP15 Register
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_OFS   0x0000177C
// csa_yvtap31 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP31_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP31_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP31_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP31_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED2_BITWIDTH 6
// csa_yvtap30 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP30_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP30_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP30_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_CSA_YVTAP30_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_YVTAP15_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP00 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_OFS   0x00001780
// csa_chtap01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP01_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP01_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP01_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP01_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED2_BITWIDTH 6
// csa_chtap00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP00_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP00_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP00_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_CSA_CHTAP00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP00_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP01 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_OFS   0x00001784
// csa_chtap03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP03_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP03_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP03_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP03_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED2_BITWIDTH 6
// csa_chtap02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP02_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP02_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP02_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_CSA_CHTAP02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP01_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP02 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_OFS   0x00001788
// csa_chtap05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP05_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP05_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP05_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP05_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED2_BITWIDTH 6
// csa_chtap04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP04_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP04_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP04_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_CSA_CHTAP04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP02_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP03 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_OFS   0x0000178C
// csa_chtap07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP07_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP07_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP07_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP07_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED2_BITWIDTH 6
// csa_chtap06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP06_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP06_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP06_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_CSA_CHTAP06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP03_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP04 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_OFS   0x00001790
// csa_chtap09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP09_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP09_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP09_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP09_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED2_BITWIDTH 6
// csa_chtap08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP08_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP08_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP08_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_CSA_CHTAP08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP04_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP05 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_OFS   0x00001794
// csa_chtap11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP11_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP11_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP11_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP11_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED2_BITWIDTH 6
// csa_chtap10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP10_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP10_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP10_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_CSA_CHTAP10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP05_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP06 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_OFS   0x00001798
// csa_chtap13 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP13_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP13_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP13_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP13_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED2_BITWIDTH 6
// csa_chtap12 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP12_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP12_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP12_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_CSA_CHTAP12_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP06_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP07 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_OFS   0x0000179C
// csa_chtap15 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP15_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP15_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP15_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP15_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED2_BITWIDTH 6
// csa_chtap14 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP14_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP14_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP14_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_CSA_CHTAP14_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP07_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP08 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_OFS   0x000017A0
// csa_chtap17 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP17_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP17_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP17_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP17_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED2_BITWIDTH 6
// csa_chtap16 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP16_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP16_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP16_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_CSA_CHTAP16_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP08_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP09 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_OFS   0x000017A4
// csa_chtap19 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP19_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP19_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP19_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP19_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED2_BITWIDTH 6
// csa_chtap18 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP18_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP18_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP18_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_CSA_CHTAP18_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP09_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP10 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_OFS   0x000017A8
// csa_chtap21 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP21_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP21_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP21_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP21_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED2_BITWIDTH 6
// csa_chtap20 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP20_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP20_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP20_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_CSA_CHTAP20_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP10_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP11 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_OFS   0x000017AC
// csa_chtap23 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP23_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP23_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP23_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP23_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED2_BITWIDTH 6
// csa_chtap22 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP22_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP22_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP22_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_CSA_CHTAP22_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP11_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP12 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_OFS   0x000017B0
// csa_chtap25 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP25_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP25_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP25_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP25_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED2_BITWIDTH 6
// csa_chtap24 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP24_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP24_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP24_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_CSA_CHTAP24_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP12_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP13 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_OFS   0x000017B4
// csa_chtap27 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP27_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP27_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP27_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP27_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED2_BITWIDTH 6
// csa_chtap26 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP26_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP26_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP26_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_CSA_CHTAP26_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP13_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP14 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_OFS   0x000017B8
// csa_chtap29 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP29_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP29_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP29_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP29_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED2_BITWIDTH 6
// csa_chtap28 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP28_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP28_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP28_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_CSA_CHTAP28_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP14_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CHTAP15 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_OFS   0x000017BC
// csa_chtap31 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP31_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP31_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP31_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP31_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED2_BITWIDTH 6
// csa_chtap30 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP30_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP30_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP30_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_CSA_CHTAP30_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CHTAP15_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP00 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_OFS   0x000017C0
// csa_cvtap01 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP01_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP01_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP01_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP01_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED2_BITWIDTH 6
// csa_cvtap00 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP00_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP00_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP00_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_CSA_CVTAP00_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP00_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP01 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_OFS   0x000017C4
// csa_cvtap03 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP03_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP03_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP03_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP03_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED2_BITWIDTH 6
// csa_cvtap02 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP02_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP02_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP02_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_CSA_CVTAP02_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP01_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP02 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_OFS   0x000017C8
// csa_cvtap05 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP05_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP05_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP05_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP05_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED2_BITWIDTH 6
// csa_cvtap04 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP04_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP04_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP04_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_CSA_CVTAP04_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP02_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP03 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_OFS   0x000017CC
// csa_cvtap07 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP07_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP07_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP07_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP07_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED2_BITWIDTH 6
// csa_cvtap06 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP06_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP06_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP06_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_CSA_CVTAP06_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP03_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP04 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_OFS   0x000017D0
// csa_cvtap09 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP09_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP09_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP09_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP09_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED2_BITWIDTH 6
// csa_cvtap08 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP08_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP08_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP08_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_CSA_CVTAP08_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP04_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP05 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_OFS   0x000017D4
// csa_cvtap11 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP11_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP11_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP11_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP11_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED2_BITWIDTH 6
// csa_cvtap10 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP10_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP10_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP10_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_CSA_CVTAP10_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP05_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP06 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_OFS   0x000017D8
// csa_cvtap13 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP13_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP13_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP13_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP13_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED2_BITWIDTH 6
// csa_cvtap12 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP12_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP12_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP12_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_CSA_CVTAP12_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP06_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP07 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_OFS   0x000017DC
// csa_cvtap15 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP15_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP15_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP15_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP15_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED2_BITWIDTH 6
// csa_cvtap14 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP14_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP14_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP14_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_CSA_CVTAP14_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP07_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP08 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_OFS   0x000017E0
// csa_cvtap17 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP17_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP17_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP17_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP17_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED2_BITWIDTH 6
// csa_cvtap16 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP16_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP16_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP16_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_CSA_CVTAP16_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP08_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP09 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_OFS   0x000017E4
// csa_cvtap19 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP19_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP19_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP19_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP19_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED2_BITWIDTH 6
// csa_cvtap18 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP18_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP18_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP18_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_CSA_CVTAP18_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP09_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP10 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_OFS   0x000017E8
// csa_cvtap21 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP21_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP21_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP21_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP21_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED2_BITWIDTH 6
// csa_cvtap20 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP20_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP20_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP20_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_CSA_CVTAP20_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP10_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP11 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_OFS   0x000017EC
// csa_cvtap23 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP23_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP23_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP23_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP23_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED2_BITWIDTH 6
// csa_cvtap22 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP22_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP22_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP22_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_CSA_CVTAP22_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP11_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP12 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_OFS   0x000017F0
// csa_cvtap25 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP25_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP25_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP25_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP25_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED2_BITWIDTH 6
// csa_cvtap24 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP24_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP24_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP24_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_CSA_CVTAP24_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP12_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP13 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_OFS   0x000017F4
// csa_cvtap27 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP27_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP27_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP27_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP27_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED2_BITWIDTH 6
// csa_cvtap26 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP26_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP26_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP26_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_CSA_CVTAP26_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP13_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP14 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_OFS   0x000017F8
// csa_cvtap29 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP29_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP29_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP29_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP29_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED2_BITWIDTH 6
// csa_cvtap28 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP28_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP28_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP28_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_CSA_CVTAP28_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP14_RESERVED_BITWIDTH 6
// rpyramid_RSCALER_CS_CVTAP15 Register
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_OFS   0x000017FC
// csa_cvtap31 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP31_MASK 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP31_SHIFT 0 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP31_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP31_BITWIDTH 10
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED2_MASK 0xFC00
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED2_SHIFT 10 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED2_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED2_BITWIDTH 6
// csa_cvtap30 bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP30_MASK 0x3FF0000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP30_SHIFT 16 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP30_BIT 0x3FF
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_CSA_CVTAP30_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED_MASK 0xFC000000
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED_SHIFT 26 
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED_BIT 0x3F
#define IRECOG_RPYRAMID_RSCALER_CS_CVTAP15_RESERVED_BITWIDTH 6
// raffine_Control_Register Register
#define IRECOG_RAFFINE_CONTROL_REGISTER_OFS      0x00001800
// CMD bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_CMD_MASK 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_CMD_SHIFT 0 
#define IRECOG_RAFFINE_CONTROL_REGISTER_CMD_BIT  0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_CMD_BITWIDTH 1
// O_RST bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_O_RST_MASK 0x2
#define IRECOG_RAFFINE_CONTROL_REGISTER_O_RST_SHIFT 1 
#define IRECOG_RAFFINE_CONTROL_REGISTER_O_RST_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_O_RST_BITWIDTH 1
// C_RST bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_C_RST_MASK 0x4
#define IRECOG_RAFFINE_CONTROL_REGISTER_C_RST_SHIFT 2 
#define IRECOG_RAFFINE_CONTROL_REGISTER_C_RST_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_C_RST_BITWIDTH 1
// T_RST bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_T_RST_MASK 0x8
#define IRECOG_RAFFINE_CONTROL_REGISTER_T_RST_SHIFT 3 
#define IRECOG_RAFFINE_CONTROL_REGISTER_T_RST_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_T_RST_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED2_MASK 0xF0
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED2_SHIFT 4 
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED2_BIT 0xF
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED2_BITWIDTH 4
// YP_FLTL bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTL_MASK 0x100
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTL_SHIFT 8 
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTL_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTL_BITWIDTH 1
// YP_FLTU bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTU_MASK 0x200
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTU_SHIFT 9 
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTU_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_FLTU_BITWIDTH 1
// YP_INTL bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTL_MASK 0x400
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTL_SHIFT 10 
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTL_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTL_BITWIDTH 1
// YP_INTU bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTU_MASK 0x800
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTU_SHIFT 11 
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTU_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_YP_INTU_BITWIDTH 1
// XP_FLTL bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTL_MASK 0x1000
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTL_SHIFT 12 
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTL_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTL_BITWIDTH 1
// XP_FLTU bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTU_MASK 0x2000
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTU_SHIFT 13 
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTU_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_FLTU_BITWIDTH 1
// XP_INTL bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTL_MASK 0x4000
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTL_SHIFT 14 
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTL_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTL_BITWIDTH 1
// XP_INTU bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTU_MASK 0x8000
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTU_SHIFT 15 
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTU_BIT 0x1
#define IRECOG_RAFFINE_CONTROL_REGISTER_XP_INTU_BITWIDTH 1
// IL_NUM_r bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_R_MASK 0x1F0000
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_R_SHIFT 16 
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_R_BIT 0x1F
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_R_BITWIDTH 5
// IL_NUM_w bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_W_MASK 0x7E00000
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_W_SHIFT 21 
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_W_BIT 0x3F
#define IRECOG_RAFFINE_CONTROL_REGISTER_IL_NUM_W_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED_MASK 0xF8000000
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED_SHIFT 27 
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED_BIT 0x1F
#define IRECOG_RAFFINE_CONTROL_REGISTER_RESERVED_BITWIDTH 5
// raffine_Mode_Register Register
#define IRECOG_RAFFINE_MODE_REGISTER_OFS         0x00001810
// O_MODE bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_O_MODE_MASK 0x1
#define IRECOG_RAFFINE_MODE_REGISTER_O_MODE_SHIFT 0 
#define IRECOG_RAFFINE_MODE_REGISTER_O_MODE_BIT  0x1
#define IRECOG_RAFFINE_MODE_REGISTER_O_MODE_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED2_MASK 0x2
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED2_SHIFT 1 
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED2_BIT 0x1
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED2_BITWIDTH 1
// PX_MODE bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_PX_MODE_MASK 0x4
#define IRECOG_RAFFINE_MODE_REGISTER_PX_MODE_SHIFT 2 
#define IRECOG_RAFFINE_MODE_REGISTER_PX_MODE_BIT 0x1
#define IRECOG_RAFFINE_MODE_REGISTER_PX_MODE_BITWIDTH 1
// CNV_MODE bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_CNV_MODE_MASK 0x18
#define IRECOG_RAFFINE_MODE_REGISTER_CNV_MODE_SHIFT 3 
#define IRECOG_RAFFINE_MODE_REGISTER_CNV_MODE_BIT 0x3
#define IRECOG_RAFFINE_MODE_REGISTER_CNV_MODE_BITWIDTH 2
// PSZ bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_PSZ_MASK    0x20
#define IRECOG_RAFFINE_MODE_REGISTER_PSZ_SHIFT   5 
#define IRECOG_RAFFINE_MODE_REGISTER_PSZ_BIT     0x1
#define IRECOG_RAFFINE_MODE_REGISTER_PSZ_BITWIDTH 1
// PF_CBL bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_PF_CBL_MASK 0x40
#define IRECOG_RAFFINE_MODE_REGISTER_PF_CBL_SHIFT 6 
#define IRECOG_RAFFINE_MODE_REGISTER_PF_CBL_BIT  0x1
#define IRECOG_RAFFINE_MODE_REGISTER_PF_CBL_BITWIDTH 1
// B_DIR bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_B_DIR_MASK  0x80
#define IRECOG_RAFFINE_MODE_REGISTER_B_DIR_SHIFT 7 
#define IRECOG_RAFFINE_MODE_REGISTER_B_DIR_BIT   0x1
#define IRECOG_RAFFINE_MODE_REGISTER_B_DIR_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED_MASK 0x1F00
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED_SHIFT 8 
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED_BIT 0x1F
#define IRECOG_RAFFINE_MODE_REGISTER_RESERVED_BITWIDTH 5
// TB_T bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_TB_T_MASK   0xE000
#define IRECOG_RAFFINE_MODE_REGISTER_TB_T_SHIFT  13 
#define IRECOG_RAFFINE_MODE_REGISTER_TB_T_BIT    0x7
#define IRECOG_RAFFINE_MODE_REGISTER_TB_T_BITWIDTH 3
// FILL_P bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_MODE_REGISTER_FILL_P_MASK 0xFFFF0000
#define IRECOG_RAFFINE_MODE_REGISTER_FILL_P_SHIFT 16 
#define IRECOG_RAFFINE_MODE_REGISTER_FILL_P_BIT  0xFFFF
#define IRECOG_RAFFINE_MODE_REGISTER_FILL_P_BITWIDTH 16
// raffine_output_picture_correction Register
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_OFS 0x00001814
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_RESERVED_MASK 0xFF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_RESERVED_SHIFT 0 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_RESERVED_BIT 0xFF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_RESERVED_BITWIDTH 8
// AVE_ADJ bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_AVE_ADJ_MASK 0xFF00
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_AVE_ADJ_SHIFT 8 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_AVE_ADJ_BIT 0xFF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_AVE_ADJ_BITWIDTH 8
// MAX_P bitfiled (RW) Reset=1111111111111111
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_MAX_P_MASK 0xFFFF0000
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_MAX_P_SHIFT 16 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_MAX_P_BIT 0xFFFF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_CORRECTION_MAX_P_BITWIDTH 16
// raffine_interrupt_mask Register
#define IRECOG_RAFFINE_INTERRUPT_MASK_OFS        0x00001818
// END_MASK bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_INTERRUPT_MASK_END_MASK_MASK 0x1
#define IRECOG_RAFFINE_INTERRUPT_MASK_END_MASK_SHIFT 0 
#define IRECOG_RAFFINE_INTERRUPT_MASK_END_MASK_BIT 0x1
#define IRECOG_RAFFINE_INTERRUPT_MASK_END_MASK_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED4_MASK 0xFE
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED4_SHIFT 1 
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED4_BIT 0x7F
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED4_BITWIDTH 7
// LINE_OUT_MASK bitfiled (RW) Reset=1
#define IRECOG_RAFFINE_INTERRUPT_MASK_LINE_OUT_MASK_MASK 0x100
#define IRECOG_RAFFINE_INTERRUPT_MASK_LINE_OUT_MASK_SHIFT 8 
#define IRECOG_RAFFINE_INTERRUPT_MASK_LINE_OUT_MASK_BIT 0x1
#define IRECOG_RAFFINE_INTERRUPT_MASK_LINE_OUT_MASK_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED3_MASK 0x3E00
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED3_SHIFT 9 
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED3_BIT 0x1F
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED3_BITWIDTH 5
// reserved2 bitfiled (RW) Reset=1
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED2_MASK 0x4000
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED2_SHIFT 14 
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED2_BIT 0x1
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED_MASK 0xFFFF8000
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED_SHIFT 15 
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED_BIT 0x1FFFF
#define IRECOG_RAFFINE_INTERRUPT_MASK_RESERVED_BITWIDTH 17
// raffine_status_Register Register
#define IRECOG_RAFFINE_STATUS_REGISTER_OFS       0x0000181C
// END bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STATUS_REGISTER_END_MASK  0x1
#define IRECOG_RAFFINE_STATUS_REGISTER_END_SHIFT 0 
#define IRECOG_RAFFINE_STATUS_REGISTER_END_BIT   0x1
#define IRECOG_RAFFINE_STATUS_REGISTER_END_BITWIDTH 1
// reserved5 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED5_MASK 0xFE
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED5_SHIFT 1 
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED5_BIT 0x7F
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED5_BITWIDTH 7
// LINE_OUT bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STATUS_REGISTER_LINE_OUT_MASK 0x100
#define IRECOG_RAFFINE_STATUS_REGISTER_LINE_OUT_SHIFT 8 
#define IRECOG_RAFFINE_STATUS_REGISTER_LINE_OUT_BIT 0x1
#define IRECOG_RAFFINE_STATUS_REGISTER_LINE_OUT_BITWIDTH 1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED4_MASK 0x3E00
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED4_SHIFT 9 
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED4_BIT 0x1F
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED4_BITWIDTH 5
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED3_MASK 0x4000
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED3_SHIFT 14 
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED3_BIT 0x1
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED3_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED2_MASK 0x8000
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED2_SHIFT 15 
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED2_BIT 0x1
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED_MASK 0xFFFF0000
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED_SHIFT 16 
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED_BIT 0xFFFF
#define IRECOG_RAFFINE_STATUS_REGISTER_RESERVED_BITWIDTH 16
// raffine_coordinate_point_of_operation Register
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_OFS 0x00001820
// OUT_LPOS bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_OUT_LPOS_MASK 0x7FF
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_OUT_LPOS_SHIFT 0 
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_OUT_LPOS_BIT 0x7FF
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_OUT_LPOS_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_RESERVED_MASK 0xFFFFF800
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_RESERVED_SHIFT 11 
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_RESERVED_BIT 0x1FFFFF
#define IRECOG_RAFFINE_COORDINATE_POINT_OF_OPERATION_RESERVED_BITWIDTH 21
// raffine_input_picture_size Register
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_OFS    0x00001824
// SRC_HIGT bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_HIGT_MASK 0x7FF
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_HIGT_SHIFT 0 
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_HIGT_BIT 0x7FF
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_HIGT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED2_MASK 0xF800
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED2_SHIFT 11 
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED2_BIT 0x1F
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED2_BITWIDTH 5
// SRC_WDTH bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_WDTH_MASK 0x7FF0000
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_WDTH_SHIFT 16 
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_WDTH_BIT 0x7FF
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_SRC_WDTH_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED_MASK 0xF8000000
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED_SHIFT 27 
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED_BIT 0x1F
#define IRECOG_RAFFINE_INPUT_PICTURE_SIZE_RESERVED_BITWIDTH 5
// raffine_input_picture_address Register
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_OFS 0x00001828
// SRC_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_R_MASK 0x3F
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_R_SHIFT 0 
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_R_BIT 0x3F
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_R_BITWIDTH 6
// SRC_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_W_MASK 0xFFFFFFC0
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_W_SHIFT 6 
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_W_BIT 0x3FFFFFF
#define IRECOG_RAFFINE_INPUT_PICTURE_ADDRESS_SRC_ADDR_W_BITWIDTH 26
// raffine_output_coordinate_origin Register
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_OFS 0x0000182C
// DST_VBGN bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_VBGN_MASK 0x7FF
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_VBGN_SHIFT 0 
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_VBGN_BIT 0x7FF
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_VBGN_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED2_MASK 0xF800
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED2_SHIFT 11 
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED2_BIT 0x1F
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED2_BITWIDTH 5
// DST_HBGN bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_HBGN_MASK 0x7FF0000
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_HBGN_SHIFT 16 
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_HBGN_BIT 0x7FF
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_DST_HBGN_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED_MASK 0xF8000000
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED_SHIFT 27 
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED_BIT 0x1F
#define IRECOG_RAFFINE_OUTPUT_COORDINATE_ORIGIN_RESERVED_BITWIDTH 5
// raffine_output_picture_size Register
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_OFS   0x00001830
// DST_HIGT bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_HIGT_MASK 0x7FF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_HIGT_SHIFT 0 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_HIGT_BIT 0x7FF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_HIGT_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED2_MASK 0xF800
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED2_SHIFT 11 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED2_BIT 0x1F
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED2_BITWIDTH 5
// DST_WDTH bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_WDTH_MASK 0x7FF0000
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_WDTH_SHIFT 16 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_WDTH_BIT 0x7FF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_DST_WDTH_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED_MASK 0xF8000000
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED_SHIFT 27 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED_BIT 0x1F
#define IRECOG_RAFFINE_OUTPUT_PICTURE_SIZE_RESERVED_BITWIDTH 5
// raffine_output_picture_address Register
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_OFS 0x00001834
// DST_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_R_MASK 0x3F
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_R_SHIFT 0 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_R_BIT 0x3F
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_R_BITWIDTH 6
// DST_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_W_MASK 0xFFFFFFC0
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_W_SHIFT 6 
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_W_BIT 0x3FFFFFF
#define IRECOG_RAFFINE_OUTPUT_PICTURE_ADDRESS_DST_ADDR_W_BITWIDTH 26
// raffine_input_output_picture_pitch Register
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_OFS 0x00001838
// DST_L_PTCH bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_DST_L_PTCH_MASK 0x7FF
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_DST_L_PTCH_SHIFT 0 
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_DST_L_PTCH_BIT 0x7FF
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_DST_L_PTCH_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED2_MASK 0xF800
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED2_SHIFT 11 
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED2_BIT 0x1F
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED2_BITWIDTH 5
// SRC_L_PTCH bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_SRC_L_PTCH_MASK 0x7FF0000
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_SRC_L_PTCH_SHIFT 16 
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_SRC_L_PTCH_BIT 0x7FF
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_SRC_L_PTCH_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED_MASK 0xF8000000
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED_SHIFT 27 
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED_BIT 0x1F
#define IRECOG_RAFFINE_INPUT_OUTPUT_PICTURE_PITCH_RESERVED_BITWIDTH 5
// raffine_table_address Register
#define IRECOG_RAFFINE_TABLE_ADDRESS_OFS         0x0000183C
// TBL_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_R_MASK 0xFF
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_R_SHIFT 0 
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_R_BIT 0xFF
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_R_BITWIDTH 8
// TBL_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_W_MASK 0xFFFFFF00
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_W_SHIFT 8 
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_W_BIT 0xFFFFFF
#define IRECOG_RAFFINE_TABLE_ADDRESS_TBL_ADDR_W_BITWIDTH 24
// raffine_table_pitch Register
#define IRECOG_RAFFINE_TABLE_PITCH_OFS           0x00001840
// TBL_PTCH bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_TABLE_PITCH_TBL_PTCH_MASK 0x7FF
#define IRECOG_RAFFINE_TABLE_PITCH_TBL_PTCH_SHIFT 0 
#define IRECOG_RAFFINE_TABLE_PITCH_TBL_PTCH_BIT  0x7FF
#define IRECOG_RAFFINE_TABLE_PITCH_TBL_PTCH_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_TABLE_PITCH_RESERVED_MASK 0xFFFFF800
#define IRECOG_RAFFINE_TABLE_PITCH_RESERVED_SHIFT 11 
#define IRECOG_RAFFINE_TABLE_PITCH_RESERVED_BIT  0x1FFFFF
#define IRECOG_RAFFINE_TABLE_PITCH_RESERVED_BITWIDTH 21
// raffine_affine_parameter0 Register
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_OFS     0x00001844
// AFFN_P0 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_AFFN_P0_MASK 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_AFFN_P0_SHIFT 0 
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_AFFN_P0_BIT 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_AFFN_P0_BITWIDTH 28
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_RESERVED_MASK 0xF0000000
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_RESERVED_SHIFT 28 
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_AFFINE_PARAMETER0_RESERVED_BITWIDTH 4
// raffine_affine_parameter1 Register
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_OFS     0x00001848
// AFFN_P1 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_AFFN_P1_MASK 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_AFFN_P1_SHIFT 0 
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_AFFN_P1_BIT 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_AFFN_P1_BITWIDTH 28
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_RESERVED_MASK 0xF0000000
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_RESERVED_SHIFT 28 
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_AFFINE_PARAMETER1_RESERVED_BITWIDTH 4
// raffine_affine_parameter2 Register
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_OFS     0x0000184C
// AFFN_P2 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_AFFN_P2_MASK 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_AFFN_P2_SHIFT 0 
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_AFFN_P2_BIT 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_AFFN_P2_BITWIDTH 28
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_RESERVED_MASK 0xF0000000
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_RESERVED_SHIFT 28 
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_AFFINE_PARAMETER2_RESERVED_BITWIDTH 4
// raffine_affine_parameter3 Register
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_OFS     0x00001850
// AFFN_P3 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_AFFN_P3_MASK 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_AFFN_P3_SHIFT 0 
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_AFFN_P3_BIT 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_AFFN_P3_BITWIDTH 28
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_RESERVED_MASK 0xF0000000
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_RESERVED_SHIFT 28 
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_AFFINE_PARAMETER3_RESERVED_BITWIDTH 4
// raffine_affine_parameter4 Register
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_OFS     0x00001854
// AFFN_P4 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_AFFN_P4_MASK 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_AFFN_P4_SHIFT 0 
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_AFFN_P4_BIT 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_AFFN_P4_BITWIDTH 28
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_RESERVED_MASK 0xF0000000
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_RESERVED_SHIFT 28 
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_AFFINE_PARAMETER4_RESERVED_BITWIDTH 4
// raffine_affine_parameter5 Register
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_OFS     0x00001858
// AFFN_P5 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_AFFN_P5_MASK 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_AFFN_P5_SHIFT 0 
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_AFFN_P5_BIT 0xFFFFFFF
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_AFFN_P5_BITWIDTH 28
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_RESERVED_MASK 0xF0000000
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_RESERVED_SHIFT 28 
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_AFFINE_PARAMETER5_RESERVED_BITWIDTH 4
// raffine_strain_compensation_parameter0 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_OFS 0x0000185C
// DIST_P0 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_DIST_P0_MASK 0x3FFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_DIST_P0_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_DIST_P0_BIT 0x3FFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_DIST_P0_BITWIDTH 22
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_RESERVED_MASK 0xFFC00000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_RESERVED_SHIFT 22 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_RESERVED_BIT 0x3FF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER0_RESERVED_BITWIDTH 10
// raffine_strain_compensation_parameter1 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_OFS 0x00001860
// DIST_P1 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_DIST_P1_MASK 0x3FFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_DIST_P1_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_DIST_P1_BIT 0x3FFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_DIST_P1_BITWIDTH 22
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_RESERVED_MASK 0xFFC00000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_RESERVED_SHIFT 22 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_RESERVED_BIT 0x3FF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER1_RESERVED_BITWIDTH 10
// raffine_strain_compensation_parameter2 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_OFS 0x00001864
// DIST_P2 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_DIST_P2_MASK 0x3FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_DIST_P2_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_DIST_P2_BIT 0x3FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_DIST_P2_BITWIDTH 18
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_RESERVED_MASK 0xFFFC0000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_RESERVED_SHIFT 18 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_RESERVED_BIT 0x3FFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER2_RESERVED_BITWIDTH 14
// raffine_strain_compensation_parameter3 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_OFS 0x00001868
// DIST_P3 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_DIST_P3_MASK 0x3FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_DIST_P3_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_DIST_P3_BIT 0x3FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_DIST_P3_BITWIDTH 18
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_RESERVED_MASK 0xFFFC0000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_RESERVED_SHIFT 18 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_RESERVED_BIT 0x3FFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER3_RESERVED_BITWIDTH 14
// raffine_strain_compensation_parameter4 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_OFS 0x0000186C
// DIST_P4 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_DIST_P4_MASK 0x7FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_DIST_P4_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_DIST_P4_BIT 0x7FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_DIST_P4_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_RESERVED_MASK 0xFFF80000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_RESERVED_SHIFT 19 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_RESERVED_BIT 0x1FFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER4_RESERVED_BITWIDTH 13
// raffine_strain_compensation_parameter5 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_OFS 0x00001870
// DIST_P5 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_DIST_P5_MASK 0x7FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_DIST_P5_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_DIST_P5_BIT 0x7FFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_DIST_P5_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_RESERVED_MASK 0xFFF80000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_RESERVED_SHIFT 19 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_RESERVED_BIT 0x1FFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER5_RESERVED_BITWIDTH 13
// raffine_strain_compensation_parameter6 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_OFS 0x00001874
// DIST_P6 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_DIST_P6_MASK 0xFFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_DIST_P6_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_DIST_P6_BIT 0xFFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_DIST_P6_BITWIDTH 24
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_RESERVED_MASK 0xFF000000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_RESERVED_SHIFT 24 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_RESERVED_BIT 0xFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER6_RESERVED_BITWIDTH 8
// raffine_strain_compensation_parameter7 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_OFS 0x00001878
// DIST_P7 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_DIST_P7_MASK 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_DIST_P7_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_DIST_P7_BIT 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_DIST_P7_BITWIDTH 25
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_RESERVED_MASK 0xFE000000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_RESERVED_SHIFT 25 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_RESERVED_BIT 0x7F
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER7_RESERVED_BITWIDTH 7
// raffine_strain_compensation_parameter8 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_OFS 0x0000187C
// DIST_P8 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_DIST_P8_MASK 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_DIST_P8_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_DIST_P8_BIT 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_DIST_P8_BITWIDTH 25
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_RESERVED_MASK 0xFE000000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_RESERVED_SHIFT 25 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_RESERVED_BIT 0x7F
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER8_RESERVED_BITWIDTH 7
// raffine_strain_compensation_parameter9 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_OFS 0x00001880
// DIST_P9 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_DIST_P9_MASK 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_DIST_P9_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_DIST_P9_BIT 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_DIST_P9_BITWIDTH 25
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_RESERVED_MASK 0xFE000000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_RESERVED_SHIFT 25 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_RESERVED_BIT 0x7F
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER9_RESERVED_BITWIDTH 7
// raffine_strain_compensation_parameter10 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_OFS 0x00001884
// DIST_P10 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_DIST_P10_MASK 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_DIST_P10_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_DIST_P10_BIT 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_DIST_P10_BITWIDTH 25
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_RESERVED_MASK 0xFE000000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_RESERVED_SHIFT 25 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_RESERVED_BIT 0x7F
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER10_RESERVED_BITWIDTH 7
// raffine_strain_compensation_parameter11 Register
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_OFS 0x00001888
// DIST_P11 bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_DIST_P11_MASK 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_DIST_P11_SHIFT 0 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_DIST_P11_BIT 0x1FFFFFF
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_DIST_P11_BITWIDTH 25
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_RESERVED_MASK 0xFE000000
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_RESERVED_SHIFT 25 
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_RESERVED_BIT 0x7F
#define IRECOG_RAFFINE_STRAIN_COMPENSATION_PARAMETER11_RESERVED_BITWIDTH 7
// raffine_debug_break Register
#define IRECOG_RAFFINE_DEBUG_BREAK_OFS           0x00001900
// BRK_VPOS bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_VPOS_MASK 0x7FF
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_VPOS_SHIFT 0 
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_VPOS_BIT  0x7FF
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_VPOS_BITWIDTH 11
// BRK_HPOS bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_HPOS_MASK 0x3FF800
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_HPOS_SHIFT 11 
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_HPOS_BIT  0x7FF
#define IRECOG_RAFFINE_DEBUG_BREAK_BRK_HPOS_BITWIDTH 11
// POS_DBG bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_DEBUG_BREAK_POS_DBG_MASK  0x400000
#define IRECOG_RAFFINE_DEBUG_BREAK_POS_DBG_SHIFT 22 
#define IRECOG_RAFFINE_DEBUG_BREAK_POS_DBG_BIT   0x1
#define IRECOG_RAFFINE_DEBUG_BREAK_POS_DBG_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_DEBUG_BREAK_RESERVED_MASK 0xFF800000
#define IRECOG_RAFFINE_DEBUG_BREAK_RESERVED_SHIFT 23 
#define IRECOG_RAFFINE_DEBUG_BREAK_RESERVED_BIT  0x1FF
#define IRECOG_RAFFINE_DEBUG_BREAK_RESERVED_BITWIDTH 9
// raffine_write_buffer_coordinate_point Register
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_OFS 0x00001910
// WB_VPOS bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_VPOS_MASK 0x7FF
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_VPOS_SHIFT 0 
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_VPOS_BIT 0x7FF
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_VPOS_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED2_MASK 0xF800
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED2_SHIFT 11 
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED2_BIT 0x1F
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED2_BITWIDTH 5
// WB_HPOS bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_HPOS_MASK 0x7FF0000
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_HPOS_SHIFT 16 
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_HPOS_BIT 0x7FF
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_WB_HPOS_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED_MASK 0x78000000
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED_SHIFT 27 
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_RESERVED_BITWIDTH 4
// Valid bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_VALID_MASK 0x80000000
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_VALID_SHIFT 31 
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_VALID_BIT 0x1
#define IRECOG_RAFFINE_WRITE_BUFFER_COORDINATE_POINT_VALID_BITWIDTH 1
// raffine_write_buffer_data Register
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_OFS     0x00001914
// WB_DATA bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_WB_DATA_MASK 0xFFFF
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_WB_DATA_SHIFT 0 
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_WB_DATA_BIT 0xFFFF
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_WB_DATA_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_RESERVED_MASK 0xFFFF0000
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_RESERVED_SHIFT 16 
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_RESERVED_BIT 0xFFFF
#define IRECOG_RAFFINE_WRITE_BUFFER_DATA_RESERVED_BITWIDTH 16
// raffine_convert_coordinate_point Register
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_OFS 0x00001920
// CVT_VPOS bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_VPOS_MASK 0x7FF
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_VPOS_SHIFT 0 
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_VPOS_BIT 0x7FF
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_VPOS_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED2_MASK 0xF800
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED2_SHIFT 11 
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED2_BIT 0x1F
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED2_BITWIDTH 5
// CVT_HPOS bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_HPOS_MASK 0x7FF0000
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_HPOS_SHIFT 16 
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_HPOS_BIT 0x7FF
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_CVT_HPOS_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED_MASK 0x78000000
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED_SHIFT 27 
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED_BIT 0xF
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_RESERVED_BITWIDTH 4
// Valid bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_VALID_MASK 0x80000000
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_VALID_SHIFT 31 
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_VALID_BIT 0x1
#define IRECOG_RAFFINE_CONVERT_COORDINATE_POINT_VALID_BITWIDTH 1
// raffine_horizontal_coordinate_point_of_original Register
#define IRECOG_RAFFINE_HORIZONTAL_COORDINATE_POINT_OF_ORIGINAL_OFS 0x00001924
// CVT_SRC_HPOS bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_HORIZONTAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_HPOS_MASK 0xFFFFFFFF
#define IRECOG_RAFFINE_HORIZONTAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_HPOS_SHIFT 0 
#define IRECOG_RAFFINE_HORIZONTAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_HPOS_BIT 0xFFFFFFFF
#define IRECOG_RAFFINE_HORIZONTAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_HPOS_BITWIDTH 32
// raffine_vertical_coordinate_point_of_original Register
#define IRECOG_RAFFINE_VERTICAL_COORDINATE_POINT_OF_ORIGINAL_OFS 0x00001928
// CVT_SRC_VPOS bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_VERTICAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_VPOS_MASK 0xFFFFFFFF
#define IRECOG_RAFFINE_VERTICAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_VPOS_SHIFT 0 
#define IRECOG_RAFFINE_VERTICAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_VPOS_BIT 0xFFFFFFFF
#define IRECOG_RAFFINE_VERTICAL_COORDINATE_POINT_OF_ORIGINAL_CVT_SRC_VPOS_BITWIDTH 32
// raffine_upper_line_data Register
#define IRECOG_RAFFINE_UPPER_LINE_DATA_OFS       0x0000192C
// CVT_DATA1 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA1_MASK 0xFFFF
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA1_SHIFT 0 
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA1_BIT 0xFFFF
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA1_BITWIDTH 16
// CVT_DATA0 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA0_MASK 0xFFFF0000
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA0_SHIFT 16 
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA0_BIT 0xFFFF
#define IRECOG_RAFFINE_UPPER_LINE_DATA_CVT_DATA0_BITWIDTH 16
// raffine_under_line_data Register
#define IRECOG_RAFFINE_UNDER_LINE_DATA_OFS       0x00001930
// CVT_DATA3 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA3_MASK 0xFFFF
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA3_SHIFT 0 
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA3_BIT 0xFFFF
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA3_BITWIDTH 16
// CVT_DATA2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA2_MASK 0xFFFF0000
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA2_SHIFT 16 
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA2_BIT 0xFFFF
#define IRECOG_RAFFINE_UNDER_LINE_DATA_CVT_DATA2_BITWIDTH 16
// raffine_cache_write_command Register
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OFS   0x00001934
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED2_MASK 0x1F
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED2_SHIFT 0 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED2_BIT 0x1F
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED2_BITWIDTH 5
// Offset bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OFFSET_MASK 0x3E0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OFFSET_SHIFT 5 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OFFSET_BIT 0x1F
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OFFSET_BITWIDTH 5
// Index bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_INDEX_MASK 0x3FC00
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_INDEX_SHIFT 10 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_INDEX_BIT 0xFF
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_INDEX_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED_MASK 0x3FC0000
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED_SHIFT 18 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED_BIT 0xFF
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_RESERVED_BITWIDTH 8
// WEN bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_WEN_MASK 0x4000000
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_WEN_SHIFT 26 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_WEN_BIT 0x1
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_WEN_BITWIDTH 1
// OO bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OO_MASK 0x8000000
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OO_SHIFT 27 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OO_BIT 0x1
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OO_BITWIDTH 1
// OE bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OE_MASK 0x10000000
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OE_SHIFT 28 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OE_BIT 0x1
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_OE_BITWIDTH 1
// EO bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EO_MASK 0x20000000
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EO_SHIFT 29 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EO_BIT 0x1
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EO_BITWIDTH 1
// EE bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EE_MASK 0x40000000
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EE_SHIFT 30 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EE_BIT 0x1
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_EE_BITWIDTH 1
// P_C bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_P_C_MASK 0x80000000
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_P_C_SHIFT 31 
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_P_C_BIT 0x1
#define IRECOG_RAFFINE_CACHE_WRITE_COMMAND_P_C_BITWIDTH 1
// raffine_cache_write_data Register
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_OFS      0x00001938
// Data bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_DATA_MASK 0xFFFF
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_DATA_SHIFT 0 
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_DATA_BIT 0xFFFF
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_DATA_BITWIDTH 16
// Tag bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_TAG_MASK 0xFF0000
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_TAG_SHIFT 16 
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_TAG_BIT  0xFF
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_TAG_BITWIDTH 8
// reserved bitfiled (RO) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_RESERVED_MASK 0x3F000000
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_RESERVED_SHIFT 24 
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_RESERVED_BIT 0x3F
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_RESERVED_BITWIDTH 6
// Flag bitfiled (RW) Reset=0
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_FLAG_MASK 0xC0000000
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_FLAG_SHIFT 30 
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_FLAG_BIT 0x3
#define IRECOG_RAFFINE_CACHE_WRITE_DATA_FLAG_BITWIDTH 2
// rhist_Control_and_Status_Register Register
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_OFS 0x00001C00
// CMD bitfiled (RW) Reset=0
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_CMD_MASK 0x1
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_CMD_SHIFT 0 
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_CMD_BIT 0x1
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_CMD_BITWIDTH 1
// RST bitfiled (RW) Reset=0
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RST_MASK 0x2
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RST_SHIFT 1 
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RST_BIT 0x1
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RST_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RESERVED_MASK 0xFFFFFFFC
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RESERVED_SHIFT 2 
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RESERVED_BIT 0x3FFFFFFF
#define IRECOG_RHIST_CONTROL_AND_STATUS_REGISTER_RESERVED_BITWIDTH 30
// rhist_Mode_Register Register
#define IRECOG_RHIST_MODE_REGISTER_OFS           0x00001C04
// MODE bitfiled (RW) Reset=0
#define IRECOG_RHIST_MODE_REGISTER_MODE_MASK     0x1
#define IRECOG_RHIST_MODE_REGISTER_MODE_SHIFT    0 
#define IRECOG_RHIST_MODE_REGISTER_MODE_BIT      0x1
#define IRECOG_RHIST_MODE_REGISTER_MODE_BITWIDTH 1
// SHIFT bitfiled (RW) Reset=0
#define IRECOG_RHIST_MODE_REGISTER_SHIFT_MASK    0x1E
#define IRECOG_RHIST_MODE_REGISTER_SHIFT_SHIFT   1 
#define IRECOG_RHIST_MODE_REGISTER_SHIFT_BIT     0xF
#define IRECOG_RHIST_MODE_REGISTER_SHIFT_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_MODE_REGISTER_RESERVED_MASK 0xFFE0
#define IRECOG_RHIST_MODE_REGISTER_RESERVED_SHIFT 5 
#define IRECOG_RHIST_MODE_REGISTER_RESERVED_BIT  0x7FF
#define IRECOG_RHIST_MODE_REGISTER_RESERVED_BITWIDTH 11
// OFFSET bitfiled (RW) Reset=0
#define IRECOG_RHIST_MODE_REGISTER_OFFSET_MASK   0xFFFF0000
#define IRECOG_RHIST_MODE_REGISTER_OFFSET_SHIFT  16 
#define IRECOG_RHIST_MODE_REGISTER_OFFSET_BIT    0xFFFF
#define IRECOG_RHIST_MODE_REGISTER_OFFSET_BITWIDTH 16
// rhist_interrupt_status Register
#define IRECOG_RHIST_INTERRUPT_STATUS_OFS        0x00001C08
// END bitfiled (RW) Reset=0
#define IRECOG_RHIST_INTERRUPT_STATUS_END_MASK   0x1
#define IRECOG_RHIST_INTERRUPT_STATUS_END_SHIFT  0 
#define IRECOG_RHIST_INTERRUPT_STATUS_END_BIT    0x1
#define IRECOG_RHIST_INTERRUPT_STATUS_END_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_INTERRUPT_STATUS_RESERVED_MASK 0xFFFFFFFE
#define IRECOG_RHIST_INTERRUPT_STATUS_RESERVED_SHIFT 1 
#define IRECOG_RHIST_INTERRUPT_STATUS_RESERVED_BIT 0x7FFFFFFF
#define IRECOG_RHIST_INTERRUPT_STATUS_RESERVED_BITWIDTH 31
// rhist_interrupt_mask Register
#define IRECOG_RHIST_INTERRUPT_MASK_OFS          0x00001C0C
// END_MASK bitfiled (RW) Reset=0
#define IRECOG_RHIST_INTERRUPT_MASK_END_MASK_MASK 0x1
#define IRECOG_RHIST_INTERRUPT_MASK_END_MASK_SHIFT 0 
#define IRECOG_RHIST_INTERRUPT_MASK_END_MASK_BIT 0x1
#define IRECOG_RHIST_INTERRUPT_MASK_END_MASK_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_INTERRUPT_MASK_RESERVED_MASK 0xFFFFFFFE
#define IRECOG_RHIST_INTERRUPT_MASK_RESERVED_SHIFT 1 
#define IRECOG_RHIST_INTERRUPT_MASK_RESERVED_BIT 0x7FFFFFFF
#define IRECOG_RHIST_INTERRUPT_MASK_RESERVED_BITWIDTH 31
// rhist_Histogram_Function_Register Register
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OFS 0x00001C10
// HIST_MODE bitfiled (RW) Reset=0
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_HIST_MODE_MASK 0x1
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_HIST_MODE_SHIFT 0 
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_HIST_MODE_BIT 0x1
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_HIST_MODE_BITWIDTH 1
// BIN_NUM bitfiled (RW) Reset=0
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_NUM_MASK 0x6
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_NUM_SHIFT 1 
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_NUM_BIT 0x3
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_NUM_BITWIDTH 2
// BIN_CLR bitfiled (RW) Reset=0
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_CLR_MASK 0x8
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_CLR_SHIFT 3 
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_CLR_BIT 0x1
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_BIN_CLR_BITWIDTH 1
// OUTL bitfiled (RW) Reset=0
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OUTL_MASK 0x10
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OUTL_SHIFT 4 
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OUTL_BIT 0x1
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OUTL_BITWIDTH 1
// OEN bitfiled (RW) Reset=0
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OEN_MASK 0x20
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OEN_SHIFT 5 
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OEN_BIT 0x1
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_OEN_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_RESERVED_MASK 0xFFFFFFC0
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_RESERVED_SHIFT 6 
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_RESERVED_BIT 0x3FFFFFF
#define IRECOG_RHIST_HISTOGRAM_FUNCTION_REGISTER_RESERVED_BITWIDTH 26
// rhist_Table_Convertion_Function_Register Register
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_OFS 0x00001C14
// TBIN_SIZE bitfiled (RW) Reset=0
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TBIN_SIZE_MASK 0x3
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TBIN_SIZE_SHIFT 0 
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TBIN_SIZE_BIT 0x3
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TBIN_SIZE_BITWIDTH 2
// TB_LOAD bitfiled (RW) Reset=0
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TB_LOAD_MASK 0x4
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TB_LOAD_SHIFT 2 
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TB_LOAD_BIT 0x1
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_TB_LOAD_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_RESERVED_MASK 0xFFFFFFF8
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_RESERVED_SHIFT 3 
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_RESERVED_BIT 0x1FFFFFFF
#define IRECOG_RHIST_TABLE_CONVERTION_FUNCTION_REGISTER_RESERVED_BITWIDTH 29
// rhist_Statistics_Function_Register Register
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_OFS 0x00001C18
// STAT_TH bitfiled (RW) Reset=0
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_TH_MASK 0x1FFFF
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_TH_SHIFT 0 
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_TH_BIT 0x1FFFF
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_TH_BITWIDTH 17
// STAT_MODE bitfiled (RW) Reset=0
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_MODE_MASK 0x20000
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_MODE_SHIFT 17 
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_MODE_BIT 0x1
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_MODE_BITWIDTH 1
// STAT_CLR bitfiled (RW) Reset=0
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_CLR_MASK 0x40000
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_CLR_SHIFT 18 
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_CLR_BIT 0x1
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_STAT_CLR_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_RESERVED_MASK 0xFFF80000
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_RESERVED_SHIFT 19 
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_RESERVED_BIT 0x1FFF
#define IRECOG_RHIST_STATISTICS_FUNCTION_REGISTER_RESERVED_BITWIDTH 13
// rhist_Source_0_Address_Register Register
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_OFS 0x00001C1C
// SRC0_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_R_MASK 0xF
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_R_SHIFT 0 
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_R_BIT 0xF
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_R_BITWIDTH 4
// SRC0_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_W_MASK 0xFFFFFFF0
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_W_SHIFT 4 
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_W_BIT 0xFFFFFFF
#define IRECOG_RHIST_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_W_BITWIDTH 28
// rhist_Source_1_Address_Register Register
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_OFS 0x00001C20
// SRC1_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_R_MASK 0xF
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_R_SHIFT 0 
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_R_BIT 0xF
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_R_BITWIDTH 4
// SRC1_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_W_MASK 0xFFFFFFF0
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_W_SHIFT 4 
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_W_BIT 0xFFFFFFF
#define IRECOG_RHIST_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_W_BITWIDTH 28
// rhist_Source_0_Line_Pitch_Register Register
#define IRECOG_RHIST_SOURCE_0_LINE_PITCH_REGISTER_OFS 0x00001C24
// SRC0_LPTCH bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_MASK 0xFFFFFFFF
#define IRECOG_RHIST_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_SHIFT 0 
#define IRECOG_RHIST_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_BIT 0xFFFFFFFF
#define IRECOG_RHIST_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_BITWIDTH 32
// rhist_Source_1_Line_Pitch_Register Register
#define IRECOG_RHIST_SOURCE_1_LINE_PITCH_REGISTER_OFS 0x00001C28
// SRC1_LPTCH bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_MASK 0xFFFFFFFF
#define IRECOG_RHIST_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_SHIFT 0 
#define IRECOG_RHIST_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_BIT 0xFFFFFFFF
#define IRECOG_RHIST_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_BITWIDTH 32
// rhist_Source_0_Size_Register Register
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_OFS  0x00001C2C
// SRC0_WDTH bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_MASK 0xFFFF
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_SHIFT 0 
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_BIT 0xFFFF
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_BITWIDTH 16
// SRC0_HIGT bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_MASK 0x1FFF0000
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_SHIFT 16 
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_BIT 0x1FFF
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_BITWIDTH 13
// SRC0_ARY bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_ARY_MASK 0x20000000
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_ARY_SHIFT 29 
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_ARY_BIT 0x1
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_ARY_BITWIDTH 1
// SRC0_FMT bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_FMT_MASK 0xC0000000
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_FMT_SHIFT 30 
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_FMT_BIT 0x3
#define IRECOG_RHIST_SOURCE_0_SIZE_REGISTER_SRC0_FMT_BITWIDTH 2
// rhist_Source_1_Size_Register Register
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_OFS  0x00001C30
// SRC1_WDTH bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_MASK 0xFFFF
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_SHIFT 0 
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_BIT 0xFFFF
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_BITWIDTH 16
// SRC1_HIGT bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_MASK 0x1FFF0000
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_SHIFT 16 
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_BIT 0x1FFF
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_BITWIDTH 13
// SRC1_ARY bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_ARY_MASK 0x20000000
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_ARY_SHIFT 29 
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_ARY_BIT 0x1
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_ARY_BITWIDTH 1
// SRC1_FMT0 bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT0_MASK 0x40000000
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT0_SHIFT 30 
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT0_BIT 0x1
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT0_BITWIDTH 1
// SRC1_FMT1 bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT1_MASK 0x80000000
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT1_SHIFT 31 
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT1_BIT 0x1
#define IRECOG_RHIST_SOURCE_1_SIZE_REGISTER_SRC1_FMT1_BITWIDTH 1
// rhist_Source_0_Sampling_Register_0 Register
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_OFS 0x00001C34
// SRC0_SX bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SX_MASK 0xFF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SX_SHIFT 0 
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SX_BIT 0xFF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SX_BITWIDTH 8
// SRC0_SY bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SY_MASK 0xFF00
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SY_SHIFT 8 
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SY_BIT 0xFF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SY_BITWIDTH 8
// SRC0_SP_OFFSET bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SP_OFFSET_MASK 0xF0000
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SP_OFFSET_SHIFT 16 
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SP_OFFSET_BIT 0xF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_SRC0_SP_OFFSET_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_RESERVED_MASK 0xFFF00000
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_RESERVED_SHIFT 20 
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_RESERVED_BIT 0xFFF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_0_RESERVED_BITWIDTH 12
// rhist_Source_0_Sampling_Register_1 Register
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_OFS 0x00001C38
// SRC0_NX bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NX_MASK 0xFFFF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NX_SHIFT 0 
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NX_BIT 0xFFFF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NX_BITWIDTH 16
// SRC0_NY bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NY_MASK 0x1FFF0000
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NY_SHIFT 16 
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NY_BIT 0x1FFF
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_SRC0_NY_BITWIDTH 13
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_RESERVED_MASK 0xE0000000
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_RESERVED_SHIFT 29 
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_RESERVED_BIT 0x7
#define IRECOG_RHIST_SOURCE_0_SAMPLING_REGISTER_1_RESERVED_BITWIDTH 3
// rhist_Source_1_Sampling_Register_0 Register
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_OFS 0x00001C3C
// SRC1_SX bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SX_MASK 0xFF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SX_SHIFT 0 
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SX_BIT 0xFF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SX_BITWIDTH 8
// SRC1_SY bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SY_MASK 0xFF00
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SY_SHIFT 8 
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SY_BIT 0xFF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SY_BITWIDTH 8
// SRC1_SP_OFFSET bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SP_OFFSET_MASK 0xF0000
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SP_OFFSET_SHIFT 16 
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SP_OFFSET_BIT 0xF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_SRC1_SP_OFFSET_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_RESERVED_MASK 0xFFF00000
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_RESERVED_SHIFT 20 
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_RESERVED_BIT 0xFFF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_0_RESERVED_BITWIDTH 12
// rhist_Source_1_Sampling_Register_1 Register
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_OFS 0x00001C40
// SRC1_NX bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NX_MASK 0xFFFF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NX_SHIFT 0 
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NX_BIT 0xFFFF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NX_BITWIDTH 16
// SRC1_NY bitfiled (RW) Reset=0
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NY_MASK 0x1FFF0000
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NY_SHIFT 16 
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NY_BIT 0x1FFF
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_SRC1_NY_BITWIDTH 13
// reserved bitfiled (RO) Reset=0
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_RESERVED_MASK 0xE0000000
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_RESERVED_SHIFT 29 
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_RESERVED_BIT 0x7
#define IRECOG_RHIST_SOURCE_1_SAMPLING_REGISTER_1_RESERVED_BITWIDTH 3
// rhist_Destination_0_Address_Register Register
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_OFS 0x00001C44
// DST0_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_MASK 0xF
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_SHIFT 0 
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_BIT 0xF
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_BITWIDTH 4
// DST0_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_MASK 0xFFFFFFF0
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_SHIFT 4 
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_BIT 0xFFFFFFF
#define IRECOG_RHIST_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_BITWIDTH 28
// rhist_Destination_0_Line_Pitch_Register Register
#define IRECOG_RHIST_DESTINATION_0_LINE_PITCH_REGISTER_OFS 0x00001C48
// DST0_LPTCH bitfiled (RW) Reset=0
#define IRECOG_RHIST_DESTINATION_0_LINE_PITCH_REGISTER_DST0_LPTCH_MASK 0xFFFFFFFF
#define IRECOG_RHIST_DESTINATION_0_LINE_PITCH_REGISTER_DST0_LPTCH_SHIFT 0 
#define IRECOG_RHIST_DESTINATION_0_LINE_PITCH_REGISTER_DST0_LPTCH_BIT 0xFFFFFFFF
#define IRECOG_RHIST_DESTINATION_0_LINE_PITCH_REGISTER_DST0_LPTCH_BITWIDTH 32
// rhist_Destination_0_Format_Register Register
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_OFS 0x00001C4C
// DST0_WDTH bitfiled (RO) Reset=0
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_MASK 0xFFFF
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_SHIFT 0 
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_BIT 0xFFFF
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_BITWIDTH 16
// DST0_HIGT bitfiled (RO) Reset=0
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_HIGT_MASK 0x1FFF0000
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_HIGT_SHIFT 16 
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_HIGT_BIT 0x1FFF
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_HIGT_BITWIDTH 13
// DST0_ARY bitfiled (RO) Reset=0
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_ARY_MASK 0x20000000
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_ARY_SHIFT 29 
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_ARY_BIT 0x1
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_ARY_BITWIDTH 1
// DST0_FMT bitfiled (RO) Reset=0
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_FMT_MASK 0xC0000000
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_FMT_SHIFT 30 
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_FMT_BIT 0x3
#define IRECOG_RHIST_DESTINATION_0_FORMAT_REGISTER_DST0_FMT_BITWIDTH 2
// rhist_Statistics_Result_0_Register Register
#define IRECOG_RHIST_STATISTICS_RESULT_0_REGISTER_OFS 0x00001C50
// STAT_R0 bitfiled (RW) Reset=0
#define IRECOG_RHIST_STATISTICS_RESULT_0_REGISTER_STAT_R0_MASK 0xFFFFFFFF
#define IRECOG_RHIST_STATISTICS_RESULT_0_REGISTER_STAT_R0_SHIFT 0 
#define IRECOG_RHIST_STATISTICS_RESULT_0_REGISTER_STAT_R0_BIT 0xFFFFFFFF
#define IRECOG_RHIST_STATISTICS_RESULT_0_REGISTER_STAT_R0_BITWIDTH 32
// rhist_Statistics_Result_1_Register Register
#define IRECOG_RHIST_STATISTICS_RESULT_1_REGISTER_OFS 0x00001C54
// STAT_R1 bitfiled (RW) Reset=0
#define IRECOG_RHIST_STATISTICS_RESULT_1_REGISTER_STAT_R1_MASK 0xFFFFFFFF
#define IRECOG_RHIST_STATISTICS_RESULT_1_REGISTER_STAT_R1_SHIFT 0 
#define IRECOG_RHIST_STATISTICS_RESULT_1_REGISTER_STAT_R1_BIT 0xFFFFFFFF
#define IRECOG_RHIST_STATISTICS_RESULT_1_REGISTER_STAT_R1_BITWIDTH 32
// rhist_Statistics_Result_2_Register Register
#define IRECOG_RHIST_STATISTICS_RESULT_2_REGISTER_OFS 0x00001C58
// STAT_R2 bitfiled (RW) Reset=0
#define IRECOG_RHIST_STATISTICS_RESULT_2_REGISTER_STAT_R2_MASK 0xFFFFFFFF
#define IRECOG_RHIST_STATISTICS_RESULT_2_REGISTER_STAT_R2_SHIFT 0 
#define IRECOG_RHIST_STATISTICS_RESULT_2_REGISTER_STAT_R2_BIT 0xFFFFFFFF
#define IRECOG_RHIST_STATISTICS_RESULT_2_REGISTER_STAT_R2_BITWIDTH 32
// rmatch_Control_and_Status_Register Register
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_OFS 0x00002000
// CMD bitfiled (RW) Reset=0
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_CMD_MASK 0x1
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_CMD_SHIFT 0 
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_CMD_BIT 0x1
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_CMD_BITWIDTH 1
// RST bitfiled (RW) Reset=0
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RST_MASK 0x2
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RST_SHIFT 1 
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RST_BIT 0x1
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RST_BITWIDTH 1
// INT bitfiled (RW) Reset=0
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_INT_MASK 0x4
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_INT_SHIFT 2 
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_INT_BIT 0x1
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_INT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RESERVED_MASK 0xFFFFFFF8
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RESERVED_SHIFT 3 
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RESERVED_BIT 0x1FFFFFFF
#define IRECOG_RMATCH_CONTROL_AND_STATUS_REGISTER_RESERVED_BITWIDTH 29
// rmatch_Mode_Register Register
#define IRECOG_RMATCH_MODE_REGISTER_OFS          0x00002004
// Mode bitfiled (RW) Reset=0
#define IRECOG_RMATCH_MODE_REGISTER_MODE_MASK    0x3
#define IRECOG_RMATCH_MODE_REGISTER_MODE_SHIFT   0 
#define IRECOG_RMATCH_MODE_REGISTER_MODE_BIT     0x3
#define IRECOG_RMATCH_MODE_REGISTER_MODE_BITWIDTH 2
// CROSS_CHECK bitfiled (RW) Reset=0
#define IRECOG_RMATCH_MODE_REGISTER_CROSS_CHECK_MASK 0x4
#define IRECOG_RMATCH_MODE_REGISTER_CROSS_CHECK_SHIFT 2 
#define IRECOG_RMATCH_MODE_REGISTER_CROSS_CHECK_BIT 0x1
#define IRECOG_RMATCH_MODE_REGISTER_CROSS_CHECK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED2_MASK 0x8
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED2_SHIFT 3 
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED2_BIT 0x1
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED2_BITWIDTH 1
// CC_LIMIT bitfiled (RW) Reset=0
#define IRECOG_RMATCH_MODE_REGISTER_CC_LIMIT_MASK 0xF0
#define IRECOG_RMATCH_MODE_REGISTER_CC_LIMIT_SHIFT 4 
#define IRECOG_RMATCH_MODE_REGISTER_CC_LIMIT_BIT 0xF
#define IRECOG_RMATCH_MODE_REGISTER_CC_LIMIT_BITWIDTH 4
// OFF_Y bitfiled (RW) Reset=0
#define IRECOG_RMATCH_MODE_REGISTER_OFF_Y_MASK   0x3F00
#define IRECOG_RMATCH_MODE_REGISTER_OFF_Y_SHIFT  8 
#define IRECOG_RMATCH_MODE_REGISTER_OFF_Y_BIT    0x3F
#define IRECOG_RMATCH_MODE_REGISTER_OFF_Y_BITWIDTH 6
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED_MASK 0xFFFFC000
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED_SHIFT 14 
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED_BIT 0x3FFFF
#define IRECOG_RMATCH_MODE_REGISTER_RESERVED_BITWIDTH 18
// rmatch_Pitch_Size_Register Register
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_OFS    0x00002008
// CUR_P bitfiled (RW) Reset=0
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_CUR_P_MASK 0x7FF
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_CUR_P_SHIFT 0 
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_CUR_P_BIT 0x7FF
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_CUR_P_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED2_MASK 0xF800
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED2_SHIFT 11 
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED2_BIT 0x1F
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED2_BITWIDTH 5
// REF_P bitfiled (RW) Reset=0
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_REF_P_MASK 0x7FF0000
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_REF_P_SHIFT 16 
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_REF_P_BIT 0x7FF
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_REF_P_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED_MASK 0xF8000000
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED_SHIFT 27 
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED_BIT 0x1F
#define IRECOG_RMATCH_PITCH_SIZE_REGISTER_RESERVED_BITWIDTH 5
// rmatch_Reference_Image_Size_register Register
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_OFS 0x0000200C
// REF_H bitfiled (RW) Reset=0
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_H_MASK 0x7FF
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_H_SHIFT 0 
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_H_BIT 0x7FF
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_H_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED2_MASK 0xF800
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED2_SHIFT 11 
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED2_BIT 0x1F
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED2_BITWIDTH 5
// REF_W bitfiled (RW) Reset=0
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_W_MASK 0x7FF0000
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_W_SHIFT 16 
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_W_BIT 0x7FF
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_REF_W_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED_MASK 0xF8000000
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED_SHIFT 27 
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED_BIT 0x1F
#define IRECOG_RMATCH_REFERENCE_IMAGE_SIZE_REGISTER_RESERVED_BITWIDTH 5
// rmatch_Input_Image_Search_Area_Posion_Register Register
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_OFS 0x00002010
// CA_Y bitfiled (RW) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_Y_MASK 0x7FF
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_Y_SHIFT 0 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_Y_BIT 0x7FF
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_Y_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED2_MASK 0xF800
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED2_SHIFT 11 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED2_BIT 0x1F
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED2_BITWIDTH 5
// CA_X bitfiled (RW) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_X_MASK 0x7FF0000
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_X_SHIFT 16 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_X_BIT 0x7FF
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_CA_X_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED_MASK 0xF8000000
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED_SHIFT 27 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED_BIT 0x1F
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_POSION_REGISTER_RESERVED_BITWIDTH 5
// rmatch_Input_Image_Search_Area_Size_Register Register
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_OFS 0x00002014
// CA_H bitfiled (RW) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_H_MASK 0x7FF
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_H_SHIFT 0 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_H_BIT 0x7FF
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_H_BITWIDTH 11
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED2_MASK 0xF800
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED2_SHIFT 11 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED2_BIT 0x1F
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED2_BITWIDTH 5
// CA_W bitfiled (RW) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_W_MASK 0x7FF0000
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_W_SHIFT 16 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_W_BIT 0x7FF
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_CA_W_BITWIDTH 11
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED_MASK 0xF8000000
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED_SHIFT 27 
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED_BIT 0x1F
#define IRECOG_RMATCH_INPUT_IMAGE_SEARCH_AREA_SIZE_REGISTER_RESERVED_BITWIDTH 5
// rmatch_Block_Size_and_Disparity_Register Register
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_OFS 0x00002018
// D1 bitfiled (RW) Reset=0
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D1_MASK 0xFF
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D1_SHIFT 0 
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D1_BIT 0xFF
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D1_BITWIDTH 8
// D2 bitfiled (RW) Reset=0
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D2_MASK 0xFF00
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D2_SHIFT 8 
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D2_BIT 0xFF
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_D2_BITWIDTH 8
// BLK_H bitfiled (RW) Reset=0
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_H_MASK 0xF0000
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_H_SHIFT 16 
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_H_BIT 0xF
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_H_BITWIDTH 4
// BLK_W bitfiled (RW) Reset=0
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_W_MASK 0xF00000
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_W_SHIFT 20 
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_W_BIT 0xF
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_BLK_W_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_RESERVED_MASK 0xFF000000
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_RESERVED_SHIFT 24 
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_RESERVED_BIT 0xFF
#define IRECOG_RMATCH_BLOCK_SIZE_AND_DISPARITY_REGISTER_RESERVED_BITWIDTH 8
// rmatch_Input_Image_Address_Register Register
#define IRECOG_RMATCH_INPUT_IMAGE_ADDRESS_REGISTER_OFS 0x0000201C
// CUR_A bitfiled (RW) Reset=0
#define IRECOG_RMATCH_INPUT_IMAGE_ADDRESS_REGISTER_CUR_A_MASK 0xFFFFFFFF
#define IRECOG_RMATCH_INPUT_IMAGE_ADDRESS_REGISTER_CUR_A_SHIFT 0 
#define IRECOG_RMATCH_INPUT_IMAGE_ADDRESS_REGISTER_CUR_A_BIT 0xFFFFFFFF
#define IRECOG_RMATCH_INPUT_IMAGE_ADDRESS_REGISTER_CUR_A_BITWIDTH 32
// rmatch_Reference_Image_Address_Register Register
#define IRECOG_RMATCH_REFERENCE_IMAGE_ADDRESS_REGISTER_OFS 0x00002020
// REF_A bitfiled (RW) Reset=0
#define IRECOG_RMATCH_REFERENCE_IMAGE_ADDRESS_REGISTER_REF_A_MASK 0xFFFFFFFF
#define IRECOG_RMATCH_REFERENCE_IMAGE_ADDRESS_REGISTER_REF_A_SHIFT 0 
#define IRECOG_RMATCH_REFERENCE_IMAGE_ADDRESS_REGISTER_REF_A_BIT 0xFFFFFFFF
#define IRECOG_RMATCH_REFERENCE_IMAGE_ADDRESS_REGISTER_REF_A_BITWIDTH 32
// rmatch_Parameter_Set_Address_Register Register
#define IRECOG_RMATCH_PARAMETER_SET_ADDRESS_REGISTER_OFS 0x00002024
// PARAM_A bitfiled (RW) Reset=0
#define IRECOG_RMATCH_PARAMETER_SET_ADDRESS_REGISTER_PARAM_A_MASK 0xFFFFFFFF
#define IRECOG_RMATCH_PARAMETER_SET_ADDRESS_REGISTER_PARAM_A_SHIFT 0 
#define IRECOG_RMATCH_PARAMETER_SET_ADDRESS_REGISTER_PARAM_A_BIT 0xFFFFFFFF
#define IRECOG_RMATCH_PARAMETER_SET_ADDRESS_REGISTER_PARAM_A_BITWIDTH 32
// rmatch_Output_Set_1_Address_Register Register
#define IRECOG_RMATCH_OUTPUT_SET_1_ADDRESS_REGISTER_OFS 0x00002028
// OUT1_A bitfiled (RW) Reset=0
#define IRECOG_RMATCH_OUTPUT_SET_1_ADDRESS_REGISTER_OUT1_A_MASK 0xFFFFFFFF
#define IRECOG_RMATCH_OUTPUT_SET_1_ADDRESS_REGISTER_OUT1_A_SHIFT 0 
#define IRECOG_RMATCH_OUTPUT_SET_1_ADDRESS_REGISTER_OUT1_A_BIT 0xFFFFFFFF
#define IRECOG_RMATCH_OUTPUT_SET_1_ADDRESS_REGISTER_OUT1_A_BITWIDTH 32
// rmatch_Output_Set_2_Address_Register Register
#define IRECOG_RMATCH_OUTPUT_SET_2_ADDRESS_REGISTER_OFS 0x0000202C
// OUT2_A bitfiled (RW) Reset=0
#define IRECOG_RMATCH_OUTPUT_SET_2_ADDRESS_REGISTER_OUT2_A_MASK 0xFFFFFFFF
#define IRECOG_RMATCH_OUTPUT_SET_2_ADDRESS_REGISTER_OUT2_A_SHIFT 0 
#define IRECOG_RMATCH_OUTPUT_SET_2_ADDRESS_REGISTER_OUT2_A_BIT 0xFFFFFFFF
#define IRECOG_RMATCH_OUTPUT_SET_2_ADDRESS_REGISTER_OUT2_A_BITWIDTH 32
// rmatch_Progress_Register Register
#define IRECOG_RMATCH_PROGRESS_REGISTER_OFS      0x00002030
// TOTAL bitfiled (RO) Reset=0
#define IRECOG_RMATCH_PROGRESS_REGISTER_TOTAL_MASK 0x3FFF
#define IRECOG_RMATCH_PROGRESS_REGISTER_TOTAL_SHIFT 0 
#define IRECOG_RMATCH_PROGRESS_REGISTER_TOTAL_BIT 0x3FFF
#define IRECOG_RMATCH_PROGRESS_REGISTER_TOTAL_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED2_MASK 0xC000
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED2_SHIFT 14 
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED2_BIT 0x3
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED2_BITWIDTH 2
// PASS bitfiled (RO) Reset=0
#define IRECOG_RMATCH_PROGRESS_REGISTER_PASS_MASK 0x3FFF0000
#define IRECOG_RMATCH_PROGRESS_REGISTER_PASS_SHIFT 16 
#define IRECOG_RMATCH_PROGRESS_REGISTER_PASS_BIT 0x3FFF
#define IRECOG_RMATCH_PROGRESS_REGISTER_PASS_BITWIDTH 14
// reserved bitfiled (RO) Reset=0
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED_MASK 0xC0000000
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED_SHIFT 30 
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED_BIT 0x3
#define IRECOG_RMATCH_PROGRESS_REGISTER_RESERVED_BITWIDTH 2
// rfilter_RST Register
#define IRECOG_RFILTER_RST_OFS                   0x00002400
// RST bitfiled (RW) Reset=0
#define IRECOG_RFILTER_RST_RST_MASK              0x1
#define IRECOG_RFILTER_RST_RST_SHIFT             0 
#define IRECOG_RFILTER_RST_RST_BIT               0x1
#define IRECOG_RFILTER_RST_RST_BITWIDTH          1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_RST_RESERVED_MASK         0xFFFFFFFE
#define IRECOG_RFILTER_RST_RESERVED_SHIFT        1 
#define IRECOG_RFILTER_RST_RESERVED_BIT          0x7FFFFFFF
#define IRECOG_RFILTER_RST_RESERVED_BITWIDTH     31
// rfilter_CMD Register
#define IRECOG_RFILTER_CMD_OFS                   0x00002404
// CMD bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CMD_CMD_MASK              0x1
#define IRECOG_RFILTER_CMD_CMD_SHIFT             0 
#define IRECOG_RFILTER_CMD_CMD_BIT               0x1
#define IRECOG_RFILTER_CMD_CMD_BITWIDTH          1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CMD_RESERVED_MASK         0xFFFFFFFE
#define IRECOG_RFILTER_CMD_RESERVED_SHIFT        1 
#define IRECOG_RFILTER_CMD_RESERVED_BIT          0x7FFFFFFF
#define IRECOG_RFILTER_CMD_RESERVED_BITWIDTH     31
// rfilter_INTMASK Register
#define IRECOG_RFILTER_INTMASK_OFS               0x00002408
// INITSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_INITSET_MASK      0x1
#define IRECOG_RFILTER_INTMASK_INITSET_SHIFT     0 
#define IRECOG_RFILTER_INTMASK_INITSET_BIT       0x1
#define IRECOG_RFILTER_INTMASK_INITSET_BITWIDTH  1
// NLFOT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_NLFOT_MASK        0x2
#define IRECOG_RFILTER_INTMASK_NLFOT_SHIFT       1 
#define IRECOG_RFILTER_INTMASK_NLFOT_BIT         0x1
#define IRECOG_RFILTER_INTMASK_NLFOT_BITWIDTH    1
// LFOT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_LFOT_MASK         0x4
#define IRECOG_RFILTER_INTMASK_LFOT_SHIFT        2 
#define IRECOG_RFILTER_INTMASK_LFOT_BIT          0x1
#define IRECOG_RFILTER_INTMASK_LFOT_BITWIDTH     1
// NLPT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_NLPT_MASK         0x8
#define IRECOG_RFILTER_INTMASK_NLPT_SHIFT        3 
#define IRECOG_RFILTER_INTMASK_NLPT_BIT          0x1
#define IRECOG_RFILTER_INTMASK_NLPT_BITWIDTH     1
// LPT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_LPT_MASK          0x10
#define IRECOG_RFILTER_INTMASK_LPT_SHIFT         4 
#define IRECOG_RFILTER_INTMASK_LPT_BIT           0x1
#define IRECOG_RFILTER_INTMASK_LPT_BITWIDTH      1
// reserved5 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_RESERVED5_MASK    0x1E0
#define IRECOG_RFILTER_INTMASK_RESERVED5_SHIFT   5 
#define IRECOG_RFILTER_INTMASK_RESERVED5_BIT     0xF
#define IRECOG_RFILTER_INTMASK_RESERVED5_BITWIDTH 4
// LSC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_LSC_MASK          0x200
#define IRECOG_RFILTER_INTMASK_LSC_SHIFT         9 
#define IRECOG_RFILTER_INTMASK_LSC_BIT           0x1
#define IRECOG_RFILTER_INTMASK_LSC_BITWIDTH      1
// reserved4 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_RESERVED4_MASK    0x400
#define IRECOG_RFILTER_INTMASK_RESERVED4_SHIFT   10 
#define IRECOG_RFILTER_INTMASK_RESERVED4_BIT     0x1
#define IRECOG_RFILTER_INTMASK_RESERVED4_BITWIDTH 1
// QF bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_QF_MASK           0x800
#define IRECOG_RFILTER_INTMASK_QF_SHIFT          11 
#define IRECOG_RFILTER_INTMASK_QF_BIT            0x1
#define IRECOG_RFILTER_INTMASK_QF_BITWIDTH       1
// reserved3 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_RESERVED3_MASK    0x1000
#define IRECOG_RFILTER_INTMASK_RESERVED3_SHIFT   12 
#define IRECOG_RFILTER_INTMASK_RESERVED3_BIT     0x1
#define IRECOG_RFILTER_INTMASK_RESERVED3_BITWIDTH 1
// LME bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_LME_MASK          0x2000
#define IRECOG_RFILTER_INTMASK_LME_SHIFT         13 
#define IRECOG_RFILTER_INTMASK_LME_BIT           0x1
#define IRECOG_RFILTER_INTMASK_LME_BITWIDTH      1
// PSBAC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_PSBAC_MASK        0x4000
#define IRECOG_RFILTER_INTMASK_PSBAC_SHIFT       14 
#define IRECOG_RFILTER_INTMASK_PSBAC_BIT         0x1
#define IRECOG_RFILTER_INTMASK_PSBAC_BITWIDTH    1
// reserved2 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTMASK_RESERVED2_MASK    0x8000
#define IRECOG_RFILTER_INTMASK_RESERVED2_SHIFT   15 
#define IRECOG_RFILTER_INTMASK_RESERVED2_BIT     0x1
#define IRECOG_RFILTER_INTMASK_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTMASK_RESERVED_MASK     0xFFFF0000
#define IRECOG_RFILTER_INTMASK_RESERVED_SHIFT    16 
#define IRECOG_RFILTER_INTMASK_RESERVED_BIT      0xFFFF
#define IRECOG_RFILTER_INTMASK_RESERVED_BITWIDTH 16
// rfilter_INTCLR Register
#define IRECOG_RFILTER_INTCLR_OFS                0x0000240C
// INITSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_INITSET_MASK       0x1
#define IRECOG_RFILTER_INTCLR_INITSET_SHIFT      0 
#define IRECOG_RFILTER_INTCLR_INITSET_BIT        0x1
#define IRECOG_RFILTER_INTCLR_INITSET_BITWIDTH   1
// NLFOT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_NLFOT_MASK         0x2
#define IRECOG_RFILTER_INTCLR_NLFOT_SHIFT        1 
#define IRECOG_RFILTER_INTCLR_NLFOT_BIT          0x1
#define IRECOG_RFILTER_INTCLR_NLFOT_BITWIDTH     1
// LFOT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_LFOT_MASK          0x4
#define IRECOG_RFILTER_INTCLR_LFOT_SHIFT         2 
#define IRECOG_RFILTER_INTCLR_LFOT_BIT           0x1
#define IRECOG_RFILTER_INTCLR_LFOT_BITWIDTH      1
// NLPT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_NLPT_MASK          0x8
#define IRECOG_RFILTER_INTCLR_NLPT_SHIFT         3 
#define IRECOG_RFILTER_INTCLR_NLPT_BIT           0x1
#define IRECOG_RFILTER_INTCLR_NLPT_BITWIDTH      1
// LPT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_LPT_MASK           0x10
#define IRECOG_RFILTER_INTCLR_LPT_SHIFT          4 
#define IRECOG_RFILTER_INTCLR_LPT_BIT            0x1
#define IRECOG_RFILTER_INTCLR_LPT_BITWIDTH       1
// reserved6 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_RESERVED6_MASK     0xE0
#define IRECOG_RFILTER_INTCLR_RESERVED6_SHIFT    5 
#define IRECOG_RFILTER_INTCLR_RESERVED6_BIT      0x7
#define IRECOG_RFILTER_INTCLR_RESERVED6_BITWIDTH 3
// reserved5 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_RESERVED5_MASK     0x100
#define IRECOG_RFILTER_INTCLR_RESERVED5_SHIFT    8 
#define IRECOG_RFILTER_INTCLR_RESERVED5_BIT      0x1
#define IRECOG_RFILTER_INTCLR_RESERVED5_BITWIDTH 1
// LSC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_LSC_MASK           0x200
#define IRECOG_RFILTER_INTCLR_LSC_SHIFT          9 
#define IRECOG_RFILTER_INTCLR_LSC_BIT            0x1
#define IRECOG_RFILTER_INTCLR_LSC_BITWIDTH       1
// reserved4 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_RESERVED4_MASK     0x400
#define IRECOG_RFILTER_INTCLR_RESERVED4_SHIFT    10 
#define IRECOG_RFILTER_INTCLR_RESERVED4_BIT      0x1
#define IRECOG_RFILTER_INTCLR_RESERVED4_BITWIDTH 1
// QF bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_QF_MASK            0x800
#define IRECOG_RFILTER_INTCLR_QF_SHIFT           11 
#define IRECOG_RFILTER_INTCLR_QF_BIT             0x1
#define IRECOG_RFILTER_INTCLR_QF_BITWIDTH        1
// reserved3 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_RESERVED3_MASK     0x1000
#define IRECOG_RFILTER_INTCLR_RESERVED3_SHIFT    12 
#define IRECOG_RFILTER_INTCLR_RESERVED3_BIT      0x1
#define IRECOG_RFILTER_INTCLR_RESERVED3_BITWIDTH 1
// LME bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_LME_MASK           0x2000
#define IRECOG_RFILTER_INTCLR_LME_SHIFT          13 
#define IRECOG_RFILTER_INTCLR_LME_BIT            0x1
#define IRECOG_RFILTER_INTCLR_LME_BITWIDTH       1
// PSBAC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_PSBAC_MASK         0x4000
#define IRECOG_RFILTER_INTCLR_PSBAC_SHIFT        14 
#define IRECOG_RFILTER_INTCLR_PSBAC_BIT          0x1
#define IRECOG_RFILTER_INTCLR_PSBAC_BITWIDTH     1
// reserved2 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INTCLR_RESERVED2_MASK     0x8000
#define IRECOG_RFILTER_INTCLR_RESERVED2_SHIFT    15 
#define IRECOG_RFILTER_INTCLR_RESERVED2_BIT      0x1
#define IRECOG_RFILTER_INTCLR_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTCLR_RESERVED_MASK      0xFFFF0000
#define IRECOG_RFILTER_INTCLR_RESERVED_SHIFT     16 
#define IRECOG_RFILTER_INTCLR_RESERVED_BIT       0xFFFF
#define IRECOG_RFILTER_INTCLR_RESERVED_BITWIDTH  16
// rfilter_INTSTAT Register
#define IRECOG_RFILTER_INTSTAT_OFS               0x00002410
// INITSET bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_INITSET_MASK      0x1
#define IRECOG_RFILTER_INTSTAT_INITSET_SHIFT     0 
#define IRECOG_RFILTER_INTSTAT_INITSET_BIT       0x1
#define IRECOG_RFILTER_INTSTAT_INITSET_BITWIDTH  1
// NLFOT bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_NLFOT_MASK        0x2
#define IRECOG_RFILTER_INTSTAT_NLFOT_SHIFT       1 
#define IRECOG_RFILTER_INTSTAT_NLFOT_BIT         0x1
#define IRECOG_RFILTER_INTSTAT_NLFOT_BITWIDTH    1
// LFOT bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_LFOT_MASK         0x4
#define IRECOG_RFILTER_INTSTAT_LFOT_SHIFT        2 
#define IRECOG_RFILTER_INTSTAT_LFOT_BIT          0x1
#define IRECOG_RFILTER_INTSTAT_LFOT_BITWIDTH     1
// NLPT bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_NLPT_MASK         0x8
#define IRECOG_RFILTER_INTSTAT_NLPT_SHIFT        3 
#define IRECOG_RFILTER_INTSTAT_NLPT_BIT          0x1
#define IRECOG_RFILTER_INTSTAT_NLPT_BITWIDTH     1
// LPT bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_LPT_MASK          0x10
#define IRECOG_RFILTER_INTSTAT_LPT_SHIFT         4 
#define IRECOG_RFILTER_INTSTAT_LPT_BIT           0x1
#define IRECOG_RFILTER_INTSTAT_LPT_BITWIDTH      1
// reserved4 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_RESERVED4_MASK    0x1E0
#define IRECOG_RFILTER_INTSTAT_RESERVED4_SHIFT   5 
#define IRECOG_RFILTER_INTSTAT_RESERVED4_BIT     0xF
#define IRECOG_RFILTER_INTSTAT_RESERVED4_BITWIDTH 4
// LSC bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_LSC_MASK          0x200
#define IRECOG_RFILTER_INTSTAT_LSC_SHIFT         9 
#define IRECOG_RFILTER_INTSTAT_LSC_BIT           0x1
#define IRECOG_RFILTER_INTSTAT_LSC_BITWIDTH      1
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_RESERVED3_MASK    0x400
#define IRECOG_RFILTER_INTSTAT_RESERVED3_SHIFT   10 
#define IRECOG_RFILTER_INTSTAT_RESERVED3_BIT     0x1
#define IRECOG_RFILTER_INTSTAT_RESERVED3_BITWIDTH 1
// QF bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_QF_MASK           0x800
#define IRECOG_RFILTER_INTSTAT_QF_SHIFT          11 
#define IRECOG_RFILTER_INTSTAT_QF_BIT            0x1
#define IRECOG_RFILTER_INTSTAT_QF_BITWIDTH       1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_RESERVED2_MASK    0x1000
#define IRECOG_RFILTER_INTSTAT_RESERVED2_SHIFT   12 
#define IRECOG_RFILTER_INTSTAT_RESERVED2_BIT     0x1
#define IRECOG_RFILTER_INTSTAT_RESERVED2_BITWIDTH 1
// LME bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_LME_MASK          0x2000
#define IRECOG_RFILTER_INTSTAT_LME_SHIFT         13 
#define IRECOG_RFILTER_INTSTAT_LME_BIT           0x1
#define IRECOG_RFILTER_INTSTAT_LME_BITWIDTH      1
// PSBAC bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_PSBAC_MASK        0x4000
#define IRECOG_RFILTER_INTSTAT_PSBAC_SHIFT       14 
#define IRECOG_RFILTER_INTSTAT_PSBAC_BIT         0x1
#define IRECOG_RFILTER_INTSTAT_PSBAC_BITWIDTH    1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INTSTAT_RESERVED_MASK     0xFFFF8000
#define IRECOG_RFILTER_INTSTAT_RESERVED_SHIFT    15 
#define IRECOG_RFILTER_INTSTAT_RESERVED_BIT      0x1FFFF
#define IRECOG_RFILTER_INTSTAT_RESERVED_BITWIDTH 17
// rfilter_IFRMCNTV Register
#define IRECOG_RFILTER_IFRMCNTV_OFS              0x00002414
// IFRMCNTV bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IFRMCNTV_IFRMCNTV_MASK    0xFFFF
#define IRECOG_RFILTER_IFRMCNTV_IFRMCNTV_SHIFT   0 
#define IRECOG_RFILTER_IFRMCNTV_IFRMCNTV_BIT     0xFFFF
#define IRECOG_RFILTER_IFRMCNTV_IFRMCNTV_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IFRMCNTV_RESERVED_MASK    0xFFFF0000
#define IRECOG_RFILTER_IFRMCNTV_RESERVED_SHIFT   16 
#define IRECOG_RFILTER_IFRMCNTV_RESERVED_BIT     0xFFFF
#define IRECOG_RFILTER_IFRMCNTV_RESERVED_BITWIDTH 16
// rfilter_IADDR Register
#define IRECOG_RFILTER_IADDR_OFS                 0x00002418
// IADDR bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IADDR_IADDR_MASK          0xFFFFFFFF
#define IRECOG_RFILTER_IADDR_IADDR_SHIFT         0 
#define IRECOG_RFILTER_IADDR_IADDR_BIT           0xFFFFFFFF
#define IRECOG_RFILTER_IADDR_IADDR_BITWIDTH      32
// rfilter_OFRMCNTV Register
#define IRECOG_RFILTER_OFRMCNTV_OFS              0x0000241C
// OFRMCNTV bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OFRMCNTV_OFRMCNTV_MASK    0xFFFF
#define IRECOG_RFILTER_OFRMCNTV_OFRMCNTV_SHIFT   0 
#define IRECOG_RFILTER_OFRMCNTV_OFRMCNTV_BIT     0xFFFF
#define IRECOG_RFILTER_OFRMCNTV_OFRMCNTV_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OFRMCNTV_RESERVED_MASK    0xFFFF0000
#define IRECOG_RFILTER_OFRMCNTV_RESERVED_SHIFT   16 
#define IRECOG_RFILTER_OFRMCNTV_RESERVED_BIT     0xFFFF
#define IRECOG_RFILTER_OFRMCNTV_RESERVED_BITWIDTH 16
// rfilter_OADDR Register
#define IRECOG_RFILTER_OADDR_OFS                 0x00002420
// OADDR bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OADDR_OADDR_MASK          0xFFFFFFFF
#define IRECOG_RFILTER_OADDR_OADDR_SHIFT         0 
#define IRECOG_RFILTER_OADDR_OADDR_BIT           0xFFFFFFFF
#define IRECOG_RFILTER_OADDR_OADDR_BITWIDTH      32
// rfilter_TRNSSTAT Register
#define IRECOG_RFILTER_TRNSSTAT_OFS              0x00002424
// PT bitfiled (RO) Reset=0
#define IRECOG_RFILTER_TRNSSTAT_PT_MASK          0x1
#define IRECOG_RFILTER_TRNSSTAT_PT_SHIFT         0 
#define IRECOG_RFILTER_TRNSSTAT_PT_BIT           0x1
#define IRECOG_RFILTER_TRNSSTAT_PT_BITWIDTH      1
// OIT bitfiled (RO) Reset=0
#define IRECOG_RFILTER_TRNSSTAT_OIT_MASK         0x2
#define IRECOG_RFILTER_TRNSSTAT_OIT_SHIFT        1 
#define IRECOG_RFILTER_TRNSSTAT_OIT_BIT          0x1
#define IRECOG_RFILTER_TRNSSTAT_OIT_BITWIDTH     1
// IIT bitfiled (RO) Reset=0
#define IRECOG_RFILTER_TRNSSTAT_IIT_MASK         0x4
#define IRECOG_RFILTER_TRNSSTAT_IIT_SHIFT        2 
#define IRECOG_RFILTER_TRNSSTAT_IIT_BIT          0x1
#define IRECOG_RFILTER_TRNSSTAT_IIT_BITWIDTH     1
// IST bitfiled (RO) Reset=0
#define IRECOG_RFILTER_TRNSSTAT_IST_MASK         0x8
#define IRECOG_RFILTER_TRNSSTAT_IST_SHIFT        3 
#define IRECOG_RFILTER_TRNSSTAT_IST_BIT          0x1
#define IRECOG_RFILTER_TRNSSTAT_IST_BITWIDTH     1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_TRNSSTAT_RESERVED_MASK    0xFFFFFFF0
#define IRECOG_RFILTER_TRNSSTAT_RESERVED_SHIFT   4 
#define IRECOG_RFILTER_TRNSSTAT_RESERVED_BIT     0xFFFFFFF
#define IRECOG_RFILTER_TRNSSTAT_RESERVED_BITWIDTH 28
// rfilter_CRNTFRMNUM Register
#define IRECOG_RFILTER_CRNTFRMNUM_OFS            0x00002428
// CRNTFRMNUM bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CRNTFRMNUM_CRNTFRMNUM_MASK 0xFFFF
#define IRECOG_RFILTER_CRNTFRMNUM_CRNTFRMNUM_SHIFT 0 
#define IRECOG_RFILTER_CRNTFRMNUM_CRNTFRMNUM_BIT 0xFFFF
#define IRECOG_RFILTER_CRNTFRMNUM_CRNTFRMNUM_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CRNTFRMNUM_RESERVED_MASK  0xFFFF0000
#define IRECOG_RFILTER_CRNTFRMNUM_RESERVED_SHIFT 16 
#define IRECOG_RFILTER_CRNTFRMNUM_RESERVED_BIT   0xFFFF
#define IRECOG_RFILTER_CRNTFRMNUM_RESERVED_BITWIDTH 16
// rfilter_INITSTART Register
#define IRECOG_RFILTER_INITSTART_OFS             0x00002430
// INITSTART bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INITSTART_INITSTART_MASK  0x1
#define IRECOG_RFILTER_INITSTART_INITSTART_SHIFT 0 
#define IRECOG_RFILTER_INITSTART_INITSTART_BIT   0x1
#define IRECOG_RFILTER_INITSTART_INITSTART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INITSTART_RESERVED_MASK   0xFFFFFFFE
#define IRECOG_RFILTER_INITSTART_RESERVED_SHIFT  1 
#define IRECOG_RFILTER_INITSTART_RESERVED_BIT    0x7FFFFFFF
#define IRECOG_RFILTER_INITSTART_RESERVED_BITWIDTH 31
// rfilter_IMGSTART Register
#define IRECOG_RFILTER_IMGSTART_OFS              0x00002434
// IMGSTART bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IMGSTART_IMGSTART_MASK    0x1
#define IRECOG_RFILTER_IMGSTART_IMGSTART_SHIFT   0 
#define IRECOG_RFILTER_IMGSTART_IMGSTART_BIT     0x1
#define IRECOG_RFILTER_IMGSTART_IMGSTART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IMGSTART_RESERVED_MASK    0xFFFFFFFE
#define IRECOG_RFILTER_IMGSTART_RESERVED_SHIFT   1 
#define IRECOG_RFILTER_IMGSTART_RESERVED_BIT     0x7FFFFFFF
#define IRECOG_RFILTER_IMGSTART_RESERVED_BITWIDTH 31
// rfilter_INITTRNUM Register
#define IRECOG_RFILTER_INITTRNUM_OFS             0x00002440
// INITTRNUM bitfiled (RW) Reset=0
#define IRECOG_RFILTER_INITTRNUM_INITTRNUM_MASK  0xF
#define IRECOG_RFILTER_INITTRNUM_INITTRNUM_SHIFT 0 
#define IRECOG_RFILTER_INITTRNUM_INITTRNUM_BIT   0xF
#define IRECOG_RFILTER_INITTRNUM_INITTRNUM_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_INITTRNUM_RESERVED_MASK   0xFFFFFFF0
#define IRECOG_RFILTER_INITTRNUM_RESERVED_SHIFT  4 
#define IRECOG_RFILTER_INITTRNUM_RESERVED_BIT    0xFFFFFFF
#define IRECOG_RFILTER_INITTRNUM_RESERVED_BITWIDTH 28
// rfilter_IMGFRMCHNUM Register
#define IRECOG_RFILTER_IMGFRMCHNUM_OFS           0x00002444
// OCHNUM bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IMGFRMCHNUM_OCHNUM_MASK   0xF
#define IRECOG_RFILTER_IMGFRMCHNUM_OCHNUM_SHIFT  0 
#define IRECOG_RFILTER_IMGFRMCHNUM_OCHNUM_BIT    0xF
#define IRECOG_RFILTER_IMGFRMCHNUM_OCHNUM_BITWIDTH 4
// ICHNUM bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IMGFRMCHNUM_ICHNUM_MASK   0xF0
#define IRECOG_RFILTER_IMGFRMCHNUM_ICHNUM_SHIFT  4 
#define IRECOG_RFILTER_IMGFRMCHNUM_ICHNUM_BIT    0xF
#define IRECOG_RFILTER_IMGFRMCHNUM_ICHNUM_BITWIDTH 4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IMGFRMCHNUM_RESERVED_MASK 0xFF00
#define IRECOG_RFILTER_IMGFRMCHNUM_RESERVED_SHIFT 8 
#define IRECOG_RFILTER_IMGFRMCHNUM_RESERVED_BIT  0xFF
#define IRECOG_RFILTER_IMGFRMCHNUM_RESERVED_BITWIDTH 8
// FNUM bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IMGFRMCHNUM_FNUM_MASK     0xFFFF0000
#define IRECOG_RFILTER_IMGFRMCHNUM_FNUM_SHIFT    16 
#define IRECOG_RFILTER_IMGFRMCHNUM_FNUM_BIT      0xFFFF
#define IRECOG_RFILTER_IMGFRMCHNUM_FNUM_BITWIDTH 16
// rfilter_PRMTRNUM Register
#define IRECOG_RFILTER_PRMTRNUM_OFS              0x00002448
// M2CTRNUM bitfiled (RW) Reset=0
#define IRECOG_RFILTER_PRMTRNUM_M2CTRNUM_MASK    0x7
#define IRECOG_RFILTER_PRMTRNUM_M2CTRNUM_SHIFT   0 
#define IRECOG_RFILTER_PRMTRNUM_M2CTRNUM_BIT     0x7
#define IRECOG_RFILTER_PRMTRNUM_M2CTRNUM_BITWIDTH 3
// reserved4 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_PRMTRNUM_RESERVED4_MASK   0x8
#define IRECOG_RFILTER_PRMTRNUM_RESERVED4_SHIFT  3 
#define IRECOG_RFILTER_PRMTRNUM_RESERVED4_BIT    0x1
#define IRECOG_RFILTER_PRMTRNUM_RESERVED4_BITWIDTH 1
// reserved3 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_PRMTRNUM_RESERVED3_MASK   0xFFF0
#define IRECOG_RFILTER_PRMTRNUM_RESERVED3_SHIFT  4 
#define IRECOG_RFILTER_PRMTRNUM_RESERVED3_BIT    0xFFF
#define IRECOG_RFILTER_PRMTRNUM_RESERVED3_BITWIDTH 12
// C2MTRNUM bitfiled (RW) Reset=0
#define IRECOG_RFILTER_PRMTRNUM_C2MTRNUM_MASK    0x70000
#define IRECOG_RFILTER_PRMTRNUM_C2MTRNUM_SHIFT   16 
#define IRECOG_RFILTER_PRMTRNUM_C2MTRNUM_BIT     0x7
#define IRECOG_RFILTER_PRMTRNUM_C2MTRNUM_BITWIDTH 3
// reserved2 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_PRMTRNUM_RESERVED2_MASK   0x80000
#define IRECOG_RFILTER_PRMTRNUM_RESERVED2_SHIFT  19 
#define IRECOG_RFILTER_PRMTRNUM_RESERVED2_BIT    0x1
#define IRECOG_RFILTER_PRMTRNUM_RESERVED2_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_PRMTRNUM_RESERVED_MASK    0xFFF00000
#define IRECOG_RFILTER_PRMTRNUM_RESERVED_SHIFT   20 
#define IRECOG_RFILTER_PRMTRNUM_RESERVED_BIT     0xFFF
#define IRECOG_RFILTER_PRMTRNUM_RESERVED_BITWIDTH 12
// rfilter_DINITIADDR0 Register
#define IRECOG_RFILTER_DINITIADDR0_OFS           0x0000244C
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR0_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR0_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR0_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR0_RESERVED_BITWIDTH 4
// DINITIADDR0 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR0_DINITIADDR0_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR0_DINITIADDR0_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR0_DINITIADDR0_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR0_DINITIADDR0_BITWIDTH 28
// rfilter_CINITADDRSIZE0 Register
#define IRECOG_RFILTER_CINITADDRSIZE0_OFS        0x00002450
// CHIFADDR0 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE0_CHIFADDR0_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE0_CHIFADDR0_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE0_CHIFADDR0_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE0_CHIFADDR0_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED2_BITWIDTH 2
// CINITSIZE0 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE0_CINITSIZE0_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE0_CINITSIZE0_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE0_CINITSIZE0_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE0_CINITSIZE0_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE0_RESERVED_BITWIDTH 6
// rfilter_DINITIADDR1 Register
#define IRECOG_RFILTER_DINITIADDR1_OFS           0x00002454
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR1_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR1_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR1_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR1_RESERVED_BITWIDTH 4
// DINITIADDR1 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR1_DINITIADDR1_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR1_DINITIADDR1_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR1_DINITIADDR1_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR1_DINITIADDR1_BITWIDTH 28
// rfilter_CINITADDRSIZE1 Register
#define IRECOG_RFILTER_CINITADDRSIZE1_OFS        0x00002458
// CHIFADDR1 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE1_CHIFADDR1_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE1_CHIFADDR1_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE1_CHIFADDR1_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE1_CHIFADDR1_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED2_BITWIDTH 2
// CINITSIZE1 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE1_CINITSIZE1_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE1_CINITSIZE1_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE1_CINITSIZE1_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE1_CINITSIZE1_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE1_RESERVED_BITWIDTH 6
// rfilter_DINITIADDR2 Register
#define IRECOG_RFILTER_DINITIADDR2_OFS           0x0000245C
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR2_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR2_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR2_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR2_RESERVED_BITWIDTH 4
// DINITIADDR2 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR2_DINITIADDR2_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR2_DINITIADDR2_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR2_DINITIADDR2_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR2_DINITIADDR2_BITWIDTH 28
// rfilter_CINITADDRSIZE2 Register
#define IRECOG_RFILTER_CINITADDRSIZE2_OFS        0x00002460
// CHIFADDR2 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE2_CHIFADDR2_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE2_CHIFADDR2_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE2_CHIFADDR2_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE2_CHIFADDR2_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED2_BITWIDTH 2
// CINITSIZE2 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE2_CINITSIZE2_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE2_CINITSIZE2_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE2_CINITSIZE2_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE2_CINITSIZE2_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE2_RESERVED_BITWIDTH 6
// rfilter_DINITIADDR3 Register
#define IRECOG_RFILTER_DINITIADDR3_OFS           0x00002464
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR3_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR3_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR3_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR3_RESERVED_BITWIDTH 4
// DINITIADDR3 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR3_DINITIADDR3_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR3_DINITIADDR3_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR3_DINITIADDR3_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR3_DINITIADDR3_BITWIDTH 28
// rfilter_CINITADDRSIZE3 Register
#define IRECOG_RFILTER_CINITADDRSIZE3_OFS        0x00002468
// CHIFADDR3 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE3_CHIFADDR3_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE3_CHIFADDR3_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE3_CHIFADDR3_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE3_CHIFADDR3_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED2_BITWIDTH 2
// CINITSIZE3 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE3_CINITSIZE3_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE3_CINITSIZE3_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE3_CINITSIZE3_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE3_CINITSIZE3_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE3_RESERVED_BITWIDTH 6
// rfilter_DINITIADDR4 Register
#define IRECOG_RFILTER_DINITIADDR4_OFS           0x0000246C
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR4_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR4_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR4_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR4_RESERVED_BITWIDTH 4
// DINITIADDR4 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR4_DINITIADDR4_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR4_DINITIADDR4_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR4_DINITIADDR4_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR4_DINITIADDR4_BITWIDTH 28
// rfilter_CINITADDRSIZE4 Register
#define IRECOG_RFILTER_CINITADDRSIZE4_OFS        0x00002470
// CHIFADDR4 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE4_CHIFADDR4_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE4_CHIFADDR4_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE4_CHIFADDR4_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE4_CHIFADDR4_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED2_BITWIDTH 2
// CINITSIZE4 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE4_CINITSIZE4_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE4_CINITSIZE4_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE4_CINITSIZE4_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE4_CINITSIZE4_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE4_RESERVED_BITWIDTH 6
// rfilter_DINITIADDR5 Register
#define IRECOG_RFILTER_DINITIADDR5_OFS           0x00002474
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR5_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR5_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR5_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR5_RESERVED_BITWIDTH 4
// DINITIADDR5 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR5_DINITIADDR5_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR5_DINITIADDR5_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR5_DINITIADDR5_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR5_DINITIADDR5_BITWIDTH 28
// rfilter_CINITADDRSIZE5 Register
#define IRECOG_RFILTER_CINITADDRSIZE5_OFS        0x00002478
// CHIFADDR5 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE5_CHIFADDR5_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE5_CHIFADDR5_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE5_CHIFADDR5_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE5_CHIFADDR5_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED2_BITWIDTH 2
// CINITSIZE5 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE5_CINITSIZE5_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE5_CINITSIZE5_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE5_CINITSIZE5_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE5_CINITSIZE5_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE5_RESERVED_BITWIDTH 6
// rfilter_DINITIADDR6 Register
#define IRECOG_RFILTER_DINITIADDR6_OFS           0x0000247C
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR6_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR6_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR6_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR6_RESERVED_BITWIDTH 4
// DINITIADDR6 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR6_DINITIADDR6_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR6_DINITIADDR6_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR6_DINITIADDR6_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR6_DINITIADDR6_BITWIDTH 28
// rfilter_CINITADDRSIZE6 Register
#define IRECOG_RFILTER_CINITADDRSIZE6_OFS        0x00002480
// CHIFADDR6 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE6_CHIFADDR6_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE6_CHIFADDR6_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE6_CHIFADDR6_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE6_CHIFADDR6_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED2_BITWIDTH 2
// CINITSIZE6 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE6_CINITSIZE6_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE6_CINITSIZE6_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE6_CINITSIZE6_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE6_CINITSIZE6_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE6_RESERVED_BITWIDTH 6
// rfilter_DINITIADDR7 Register
#define IRECOG_RFILTER_DINITIADDR7_OFS           0x00002484
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DINITIADDR7_RESERVED_MASK 0xF
#define IRECOG_RFILTER_DINITIADDR7_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_DINITIADDR7_RESERVED_BIT  0xF
#define IRECOG_RFILTER_DINITIADDR7_RESERVED_BITWIDTH 4
// DINITIADDR7 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DINITIADDR7_DINITIADDR7_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_DINITIADDR7_DINITIADDR7_SHIFT 4 
#define IRECOG_RFILTER_DINITIADDR7_DINITIADDR7_BIT 0xFFFFFFF
#define IRECOG_RFILTER_DINITIADDR7_DINITIADDR7_BITWIDTH 28
// rfilter_CINITADDRSIZE7 Register
#define IRECOG_RFILTER_CINITADDRSIZE7_OFS        0x00002488
// CHIFADDR7 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE7_CHIFADDR7_MASK 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE7_CHIFADDR7_SHIFT 0 
#define IRECOG_RFILTER_CINITADDRSIZE7_CHIFADDR7_BIT 0x3FFF
#define IRECOG_RFILTER_CINITADDRSIZE7_CHIFADDR7_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED2_BITWIDTH 2
// CINITSIZE7 bitfiled (RW) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE7_CINITSIZE7_MASK 0x3FF0000
#define IRECOG_RFILTER_CINITADDRSIZE7_CINITSIZE7_SHIFT 16 
#define IRECOG_RFILTER_CINITADDRSIZE7_CINITSIZE7_BIT 0x3FF
#define IRECOG_RFILTER_CINITADDRSIZE7_CINITSIZE7_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_CINITADDRSIZE7_RESERVED_BITWIDTH 6
// rfilter_OIMG0INITADDR Register
#define IRECOG_RFILTER_OIMG0INITADDR_OFS         0x0000248C
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG0INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OIMG0INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OIMG0INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_OIMG0INITADDR_RESERVED_BITWIDTH 4
// OIMG0INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG0INITADDR_OIMG0INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OIMG0INITADDR_OIMG0INITADDR_SHIFT 4 
#define IRECOG_RFILTER_OIMG0INITADDR_OIMG0INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OIMG0INITADDR_OIMG0INITADDR_BITWIDTH 28
// rfilter_OIMG0RATIOOFFSET Register
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OFS      0x00002490
// OIMG0LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0LOFFSET_BITWIDTH 16
// OIMG0BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0BITPREC_MASK 0x30000
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0BITPREC_SHIFT 16 
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0BITPREC_BIT 0x3
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0BITPREC_BITWIDTH 2
// OIMG0VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0VRATIO_SHIFT 18 
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0VRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0VRATIO_BITWIDTH 2
// OIMG0HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0HRATIO_MASK 0x300000
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0HRATIO_SHIFT 20 
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0HRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_OIMG0HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_OIMG0RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_IIMG0INITADDR Register
#define IRECOG_RFILTER_IIMG0INITADDR_OFS         0x00002494
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IIMG0INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IIMG0INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IIMG0INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_IIMG0INITADDR_RESERVED_BITWIDTH 4
// IIMG0INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG0INITADDR_IIMG0INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IIMG0INITADDR_IIMG0INITADDR_SHIFT 4 
#define IRECOG_RFILTER_IIMG0INITADDR_IIMG0INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IIMG0INITADDR_IIMG0INITADDR_BITWIDTH 28
// rfilter_IIMG0RATIOOFFSET Register
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_OFS      0x00002498
// IIMG0LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0LOFFSET_BITWIDTH 16
// IIMG0BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0BITPREC_MASK 0x30000
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0BITPREC_SHIFT 16 
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0BITPREC_BIT 0x3
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0BITPREC_BITWIDTH 2
// IIMG0VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0VRATIO_SHIFT 18 
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0VRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0VRATIO_BITWIDTH 2
// IIMG0HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0HRATIO_MASK 0x300000
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0HRATIO_SHIFT 20 
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0HRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_IIMG0HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_IIMG0RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_OIMG1INITADDR Register
#define IRECOG_RFILTER_OIMG1INITADDR_OFS         0x0000249C
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG1INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OIMG1INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OIMG1INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_OIMG1INITADDR_RESERVED_BITWIDTH 4
// OIMG1INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG1INITADDR_OIMG1INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OIMG1INITADDR_OIMG1INITADDR_SHIFT 4 
#define IRECOG_RFILTER_OIMG1INITADDR_OIMG1INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OIMG1INITADDR_OIMG1INITADDR_BITWIDTH 28
// rfilter_OIMG1RATIOOFFSET Register
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OFS      0x000024A0
// OIMG1LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1LOFFSET_BITWIDTH 16
// OIMG1BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1BITPREC_MASK 0x30000
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1BITPREC_SHIFT 16 
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1BITPREC_BIT 0x3
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1BITPREC_BITWIDTH 2
// OIMG1VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1VRATIO_SHIFT 18 
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1VRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1VRATIO_BITWIDTH 2
// OIMG1HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1HRATIO_MASK 0x300000
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1HRATIO_SHIFT 20 
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1HRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_OIMG1HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_OIMG1RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_IIMG1INITADDR Register
#define IRECOG_RFILTER_IIMG1INITADDR_OFS         0x000024A4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IIMG1INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IIMG1INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IIMG1INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_IIMG1INITADDR_RESERVED_BITWIDTH 4
// IIMG1INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG1INITADDR_IIMG1INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IIMG1INITADDR_IIMG1INITADDR_SHIFT 4 
#define IRECOG_RFILTER_IIMG1INITADDR_IIMG1INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IIMG1INITADDR_IIMG1INITADDR_BITWIDTH 28
// rfilter_IIMG1RATIOOFFSET Register
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_OFS      0x000024A8
// IIMG1LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1LOFFSET_BITWIDTH 16
// IIMG1BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1BITPREC_MASK 0x30000
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1BITPREC_SHIFT 16 
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1BITPREC_BIT 0x3
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1BITPREC_BITWIDTH 2
// IIMG1VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1VRATIO_SHIFT 18 
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1VRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1VRATIO_BITWIDTH 2
// IIMG1HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1HRATIO_MASK 0x300000
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1HRATIO_SHIFT 20 
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1HRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_IIMG1HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_IIMG1RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_OIMG2INITADDR Register
#define IRECOG_RFILTER_OIMG2INITADDR_OFS         0x000024AC
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG2INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OIMG2INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OIMG2INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_OIMG2INITADDR_RESERVED_BITWIDTH 4
// OIMG2INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG2INITADDR_OIMG2INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OIMG2INITADDR_OIMG2INITADDR_SHIFT 4 
#define IRECOG_RFILTER_OIMG2INITADDR_OIMG2INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OIMG2INITADDR_OIMG2INITADDR_BITWIDTH 28
// rfilter_OIMG2RATIOOFFSET Register
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OFS      0x000024B0
// OIMG2LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2LOFFSET_BITWIDTH 16
// OIMG2BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2BITPREC_MASK 0x30000
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2BITPREC_SHIFT 16 
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2BITPREC_BIT 0x3
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2BITPREC_BITWIDTH 2
// OIMG2VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2VRATIO_SHIFT 18 
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2VRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2VRATIO_BITWIDTH 2
// OIMG2HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2HRATIO_MASK 0x300000
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2HRATIO_SHIFT 20 
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2HRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_OIMG2HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_OIMG2RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_IMG2INITADDR Register
#define IRECOG_RFILTER_IMG2INITADDR_OFS          0x000024B4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IMG2INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IMG2INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IMG2INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_IMG2INITADDR_RESERVED_BITWIDTH 4
// IIMG2INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IMG2INITADDR_IIMG2INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IMG2INITADDR_IIMG2INITADDR_SHIFT 4 
#define IRECOG_RFILTER_IMG2INITADDR_IIMG2INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IMG2INITADDR_IIMG2INITADDR_BITWIDTH 28
// rfilter_IIMG2RATIOOFFSET Register
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_OFS      0x000024B8
// IIMG2LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2LOFFSET_BITWIDTH 16
// IIMG2BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2BITPREC_MASK 0x30000
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2BITPREC_SHIFT 16 
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2BITPREC_BIT 0x3
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2BITPREC_BITWIDTH 2
// IIMG2VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2VRATIO_SHIFT 18 
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2VRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2VRATIO_BITWIDTH 2
// IIMG2HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2HRATIO_MASK 0x300000
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2HRATIO_SHIFT 20 
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2HRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_IIMG2HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_IIMG2RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_OIMG3INITADDR Register
#define IRECOG_RFILTER_OIMG3INITADDR_OFS         0x000024BC
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG3INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OIMG3INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OIMG3INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_OIMG3INITADDR_RESERVED_BITWIDTH 4
// OIMG3INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG3INITADDR_OIMG3INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OIMG3INITADDR_OIMG3INITADDR_SHIFT 4 
#define IRECOG_RFILTER_OIMG3INITADDR_OIMG3INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OIMG3INITADDR_OIMG3INITADDR_BITWIDTH 28
// rfilter_OIMG3RATIOOFFSET Register
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OFS      0x000024C0
// OIMG3LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3LOFFSET_BITWIDTH 16
// OIMG3BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3BITPREC_MASK 0x30000
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3BITPREC_SHIFT 16 
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3BITPREC_BIT 0x3
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3BITPREC_BITWIDTH 2
// OIMG3VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3VRATIO_SHIFT 18 
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3VRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3VRATIO_BITWIDTH 2
// OIMG3HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3HRATIO_MASK 0x300000
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3HRATIO_SHIFT 20 
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3HRATIO_BIT 0x3
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_OIMG3HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_OIMG3RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_IIMG3INITADDR Register
#define IRECOG_RFILTER_IIMG3INITADDR_OFS         0x000024C4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IIMG3INITADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IIMG3INITADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IIMG3INITADDR_RESERVED_BIT 0xF
#define IRECOG_RFILTER_IIMG3INITADDR_RESERVED_BITWIDTH 4
// IIMG3INITADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG3INITADDR_IIMG3INITADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IIMG3INITADDR_IIMG3INITADDR_SHIFT 4 
#define IRECOG_RFILTER_IIMG3INITADDR_IIMG3INITADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IIMG3INITADDR_IIMG3INITADDR_BITWIDTH 28
// rfilter_IIMG3RATIOOFFSET Register
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_OFS      0x000024C8
// IIMG3LOFFSET bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3LOFFSET_MASK 0xFFFF
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3LOFFSET_SHIFT 0 
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3LOFFSET_BIT 0xFFFF
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3LOFFSET_BITWIDTH 16
// IIMG3BITPREC bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3BITPREC_MASK 0x30000
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3BITPREC_SHIFT 16 
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3BITPREC_BIT 0x3
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3BITPREC_BITWIDTH 2
// IIMG3VRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3VRATIO_MASK 0xC0000
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3VRATIO_SHIFT 18 
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3VRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3VRATIO_BITWIDTH 2
// IIMG3HRATIO bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3HRATIO_MASK 0x300000
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3HRATIO_SHIFT 20 
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3HRATIO_BIT 0x3
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_IIMG3HRATIO_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_RESERVED_MASK 0xFFC00000
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_RESERVED_SHIFT 22 
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_RESERVED_BIT 0x3FF
#define IRECOG_RFILTER_IIMG3RATIOOFFSET_RESERVED_BITWIDTH 10
// rfilter_OPRM0MMADDR Register
#define IRECOG_RFILTER_OPRM0MMADDR_OFS           0x000024CC
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM0MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OPRM0MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OPRM0MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_OPRM0MMADDR_RESERVED_BITWIDTH 4
// OPRM0MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM0MMADDR_OPRM0MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OPRM0MMADDR_OPRM0MMADDR_SHIFT 4 
#define IRECOG_RFILTER_OPRM0MMADDR_OPRM0MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OPRM0MMADDR_OPRM0MMADDR_BITWIDTH 28
// rfilter_OPRM0SIZEHIFADDR Register
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OFS      0x000024D0
// OPRM0HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED2_BITWIDTH 2
// OPRM0SIZE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0SIZE_MASK 0x3FF0000
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0SIZE_SHIFT 16 
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0SIZE_BIT 0x3FF
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_OPRM0SIZE_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_OPRM0SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_IPRM0MMADDR Register
#define IRECOG_RFILTER_IPRM0MMADDR_OFS           0x000024D4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM0MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IPRM0MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IPRM0MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_IPRM0MMADDR_RESERVED_BITWIDTH 4
// IPRM0MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM0MMADDR_IPRM0MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IPRM0MMADDR_IPRM0MMADDR_SHIFT 4 
#define IRECOG_RFILTER_IPRM0MMADDR_IPRM0MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IPRM0MMADDR_IPRM0MMADDR_BITWIDTH 28
// rfilter_IPRM0SIZEHIFADDR Register
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_OFS      0x000024D8
// IPRM0HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED2_BITWIDTH 2
// IPRM0SIZEHIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0SIZEHIFADDR_MASK 0x3FF0000
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0SIZEHIFADDR_SHIFT 16 
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0SIZEHIFADDR_BIT 0x3FF
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_IPRM0SIZEHIFADDR_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_IPRM0SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_OPRM1MMADDR Register
#define IRECOG_RFILTER_OPRM1MMADDR_OFS           0x000024DC
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM1MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OPRM1MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OPRM1MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_OPRM1MMADDR_RESERVED_BITWIDTH 4
// OPRM1MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM1MMADDR_OPRM1MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OPRM1MMADDR_OPRM1MMADDR_SHIFT 4 
#define IRECOG_RFILTER_OPRM1MMADDR_OPRM1MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OPRM1MMADDR_OPRM1MMADDR_BITWIDTH 28
// rfilter_OPRM1SIZEHIFADDR Register
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OFS      0x000024E0
// OPRM1HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED2_BITWIDTH 2
// OPRM1SIZE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1SIZE_MASK 0x3FF0000
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1SIZE_SHIFT 16 
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1SIZE_BIT 0x3FF
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_OPRM1SIZE_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_OPRM1SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_IPRM1MMADDR Register
#define IRECOG_RFILTER_IPRM1MMADDR_OFS           0x000024E4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM1MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IPRM1MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IPRM1MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_IPRM1MMADDR_RESERVED_BITWIDTH 4
// IPRM1MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM1MMADDR_IPRM1MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IPRM1MMADDR_IPRM1MMADDR_SHIFT 4 
#define IRECOG_RFILTER_IPRM1MMADDR_IPRM1MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IPRM1MMADDR_IPRM1MMADDR_BITWIDTH 28
// rfilter_IPRM1SIZEHIFADDR Register
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_OFS      0x000024E8
// IPRM1HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED2_BITWIDTH 2
// IPRM1SIZE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1SIZE_MASK 0x3FF0000
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1SIZE_SHIFT 16 
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1SIZE_BIT 0x3FF
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_IPRM1SIZE_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_IPRM1SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_OPRM2MMADDR Register
#define IRECOG_RFILTER_OPRM2MMADDR_OFS           0x000024EC
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM2MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OPRM2MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OPRM2MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_OPRM2MMADDR_RESERVED_BITWIDTH 4
// OPRM2MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM2MMADDR_OPRM2MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OPRM2MMADDR_OPRM2MMADDR_SHIFT 4 
#define IRECOG_RFILTER_OPRM2MMADDR_OPRM2MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OPRM2MMADDR_OPRM2MMADDR_BITWIDTH 28
// rfilter_OPRM2SIZEHIFADDR Register
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OFS      0x000024F0
// OPRM2HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED2_BITWIDTH 2
// OPRM2SIZE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2SIZE_MASK 0x3FF0000
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2SIZE_SHIFT 16 
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2SIZE_BIT 0x3FF
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_OPRM2SIZE_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_OPRM2SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_IPRM2MMADDR Register
#define IRECOG_RFILTER_IPRM2MMADDR_OFS           0x000024F4
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM2MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IPRM2MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IPRM2MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_IPRM2MMADDR_RESERVED_BITWIDTH 4
// IPRM2MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM2MMADDR_IPRM2MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IPRM2MMADDR_IPRM2MMADDR_SHIFT 4 
#define IRECOG_RFILTER_IPRM2MMADDR_IPRM2MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IPRM2MMADDR_IPRM2MMADDR_BITWIDTH 28
// rfilter_IPRM2SIZEHIFADDR Register
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_OFS      0x000024F8
// IPRM2HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED2_BITWIDTH 2
// IPRM2SIZE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2SIZE_MASK 0x3FF0000
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2SIZE_SHIFT 16 
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2SIZE_BIT 0x3FF
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_IPRM2SIZE_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_IPRM2SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_OPRM3MMADDR Register
#define IRECOG_RFILTER_OPRM3MMADDR_OFS           0x000024FC
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM3MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_OPRM3MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_OPRM3MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_OPRM3MMADDR_RESERVED_BITWIDTH 4
// OPRM3MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM3MMADDR_OPRM3MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_OPRM3MMADDR_OPRM3MMADDR_SHIFT 4 
#define IRECOG_RFILTER_OPRM3MMADDR_OPRM3MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_OPRM3MMADDR_OPRM3MMADDR_BITWIDTH 28
// rfilter_OPRM3SIZEHIFADDR Register
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OFS      0x00002500
// OPRM3HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED2_BITWIDTH 2
// OPRM3SIZE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3SIZE_MASK 0x3FF0000
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3SIZE_SHIFT 16 
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3SIZE_BIT 0x3FF
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_OPRM3SIZE_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_OPRM3SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_IPRM3MMADDR Register
#define IRECOG_RFILTER_IPRM3MMADDR_OFS           0x00002504
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM3MMADDR_RESERVED_MASK 0xF
#define IRECOG_RFILTER_IPRM3MMADDR_RESERVED_SHIFT 0 
#define IRECOG_RFILTER_IPRM3MMADDR_RESERVED_BIT  0xF
#define IRECOG_RFILTER_IPRM3MMADDR_RESERVED_BITWIDTH 4
// IPRM3MMADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM3MMADDR_IPRM3MMADDR_MASK 0xFFFFFFF0
#define IRECOG_RFILTER_IPRM3MMADDR_IPRM3MMADDR_SHIFT 4 
#define IRECOG_RFILTER_IPRM3MMADDR_IPRM3MMADDR_BIT 0xFFFFFFF
#define IRECOG_RFILTER_IPRM3MMADDR_IPRM3MMADDR_BITWIDTH 28
// rfilter_IPRM3SIZEHIFADDR Register
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_OFS      0x00002508
// IPRM3HIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3HIFADDR_MASK 0x3FFF
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3HIFADDR_SHIFT 0 
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3HIFADDR_BIT 0x3FFF
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3HIFADDR_BITWIDTH 14
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED2_MASK 0xC000
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED2_SHIFT 14 
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED2_BIT 0x3
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED2_BITWIDTH 2
// IPRM3SIZE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3SIZE_MASK 0x3FF0000
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3SIZE_SHIFT 16 
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3SIZE_BIT 0x3FF
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_IPRM3SIZE_BITWIDTH 10
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED_MASK 0xFC000000
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED_SHIFT 26 
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED_BIT 0x3F
#define IRECOG_RFILTER_IPRM3SIZEHIFADDR_RESERVED_BITWIDTH 6
// rfilter_DBGMODE Register
#define IRECOG_RFILTER_DBGMODE_OFS               0x0000250C
// DBGMODE bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DBGMODE_DBGMODE_MASK      0x1
#define IRECOG_RFILTER_DBGMODE_DBGMODE_SHIFT     0 
#define IRECOG_RFILTER_DBGMODE_DBGMODE_BIT       0x1
#define IRECOG_RFILTER_DBGMODE_DBGMODE_BITWIDTH  1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DBGMODE_RESERVED_MASK     0xFFFFFFFE
#define IRECOG_RFILTER_DBGMODE_RESERVED_SHIFT    1 
#define IRECOG_RFILTER_DBGMODE_RESERVED_BIT      0x7FFFFFFF
#define IRECOG_RFILTER_DBGMODE_RESERVED_BITWIDTH 31
// rfilter_SSYNCSTAT Register
#define IRECOG_RFILTER_SSYNCSTAT_OFS             0x00002510
// SSYNCSTAT bitfiled (RW) Reset=0
#define IRECOG_RFILTER_SSYNCSTAT_SSYNCSTAT_MASK  0x1
#define IRECOG_RFILTER_SSYNCSTAT_SSYNCSTAT_SHIFT 0 
#define IRECOG_RFILTER_SSYNCSTAT_SSYNCSTAT_BIT   0x1
#define IRECOG_RFILTER_SSYNCSTAT_SSYNCSTAT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_SSYNCSTAT_RESERVED_MASK   0xFFFFFFFE
#define IRECOG_RFILTER_SSYNCSTAT_RESERVED_SHIFT  1 
#define IRECOG_RFILTER_SSYNCSTAT_RESERVED_BIT    0x7FFFFFFF
#define IRECOG_RFILTER_SSYNCSTAT_RESERVED_BITWIDTH 31
// rfilter_DUMPHIFADDR Register
#define IRECOG_RFILTER_DUMPHIFADDR_OFS           0x00002514
// DUMPHIFADDR bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DUMPHIFADDR_DUMPHIFADDR_MASK 0x7FFFF
#define IRECOG_RFILTER_DUMPHIFADDR_DUMPHIFADDR_SHIFT 0 
#define IRECOG_RFILTER_DUMPHIFADDR_DUMPHIFADDR_BIT 0x7FFFF
#define IRECOG_RFILTER_DUMPHIFADDR_DUMPHIFADDR_BITWIDTH 19
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DUMPHIFADDR_RESERVED_MASK 0xFFF80000
#define IRECOG_RFILTER_DUMPHIFADDR_RESERVED_SHIFT 19 
#define IRECOG_RFILTER_DUMPHIFADDR_RESERVED_BIT  0x1FFF
#define IRECOG_RFILTER_DUMPHIFADDR_RESERVED_BITWIDTH 13
// rfilter_DUMPSTART Register
#define IRECOG_RFILTER_DUMPSTART_OFS             0x00002518
// DUMPSTART bitfiled (RW) Reset=0
#define IRECOG_RFILTER_DUMPSTART_DUMPSTART_MASK  0x1
#define IRECOG_RFILTER_DUMPSTART_DUMPSTART_SHIFT 0 
#define IRECOG_RFILTER_DUMPSTART_DUMPSTART_BIT   0x1
#define IRECOG_RFILTER_DUMPSTART_DUMPSTART_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DUMPSTART_RESERVED_MASK   0xFFFFFFFE
#define IRECOG_RFILTER_DUMPSTART_RESERVED_SHIFT  1 
#define IRECOG_RFILTER_DUMPSTART_RESERVED_BIT    0x7FFFFFFF
#define IRECOG_RFILTER_DUMPSTART_RESERVED_BITWIDTH 31
// rfilter_DUMPHIFDATA Register
#define IRECOG_RFILTER_DUMPHIFDATA_OFS           0x0000251C
// DUMPHIFDATA bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DUMPHIFDATA_DUMPHIFDATA_MASK 0xFFFF
#define IRECOG_RFILTER_DUMPHIFDATA_DUMPHIFDATA_SHIFT 0 
#define IRECOG_RFILTER_DUMPHIFDATA_DUMPHIFDATA_BIT 0xFFFF
#define IRECOG_RFILTER_DUMPHIFDATA_DUMPHIFDATA_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define IRECOG_RFILTER_DUMPHIFDATA_RESERVED_MASK 0xFFFF0000
#define IRECOG_RFILTER_DUMPHIFDATA_RESERVED_SHIFT 16 
#define IRECOG_RFILTER_DUMPHIFDATA_RESERVED_BIT  0xFFFF
#define IRECOG_RFILTER_DUMPHIFDATA_RESERVED_BITWIDTH 16
// rcohog0_Control_Register Register
#define IRECOG_RCOHOG0_CONTROL_REGISTER_OFS      0x00002800
// CMD bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CONTROL_REGISTER_CMD_MASK 0x1
#define IRECOG_RCOHOG0_CONTROL_REGISTER_CMD_SHIFT 0 
#define IRECOG_RCOHOG0_CONTROL_REGISTER_CMD_BIT  0x1
#define IRECOG_RCOHOG0_CONTROL_REGISTER_CMD_BITWIDTH 1
// RST bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RST_MASK 0x2
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RST_SHIFT 1 
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RST_BIT  0x1
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RST_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED2_MASK 0x3FC
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED2_SHIFT 2 
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED2_BIT 0xFF
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED2_BITWIDTH 8
// IL_NUM bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_NUM_MASK 0x7C00
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_NUM_SHIFT 10 
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_NUM_BIT 0x1F
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_NUM_BITWIDTH 5
// IL_HALT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_HALT_MASK 0x8000
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_HALT_SHIFT 15 
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_HALT_BIT 0x1
#define IRECOG_RCOHOG0_CONTROL_REGISTER_IL_HALT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED_MASK 0xFFFF0000
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED_SHIFT 16 
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED_BIT 0xFFFF
#define IRECOG_RCOHOG0_CONTROL_REGISTER_RESERVED_BITWIDTH 16
// rcohog0_Function_Register Register
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_OFS     0x00002804
// FUNC_MODE bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_FUNC_MODE_MASK 0x3
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_FUNC_MODE_SHIFT 0 
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_FUNC_MODE_BIT 0x3
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_FUNC_MODE_BITWIDTH 2
// HOG_MODE bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_HOG_MODE_MASK 0x4
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_HOG_MODE_SHIFT 2 
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_HOG_MODE_BIT 0x1
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_HOG_MODE_BITWIDTH 1
// ROI_MODE bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_ROI_MODE_MASK 0x8
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_ROI_MODE_SHIFT 3 
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_ROI_MODE_BIT 0x1
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_ROI_MODE_BITWIDTH 1
// DICT_NUM bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_DICT_NUM_MASK 0x30
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_DICT_NUM_SHIFT 4 
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_DICT_NUM_BIT 0x3
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_DICT_NUM_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_RESERVED_MASK 0xFFFFFFC0
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_RESERVED_SHIFT 6 
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_RESERVED_BIT 0x3FFFFFF
#define IRECOG_RCOHOG0_FUNCTION_REGISTER_RESERVED_BITWIDTH 26
// rcohog0_Interrupt_Mask_Register Register
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_OFS 0x00002808
// END_MASK bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_END_MASK_MASK 0x1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_END_MASK_SHIFT 0 
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_END_MASK_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_END_MASK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED2_MASK 0xFE
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED2_SHIFT 1 
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED2_BIT 0x7F
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED2_BITWIDTH 7
// ROI_OUT_MASK bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_MASK 0x100
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_SHIFT 8 
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_BITWIDTH 1
// ROI_OUT_HALT_MASK bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_MASK 0x200
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_SHIFT 9 
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_BITWIDTH 1
// LH_OFL_MASK bitfiled (RW) Reset=1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_MASK 0x400
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_SHIFT 10 
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_BITWIDTH 1
// LH_OFU_MASK bitfiled (RW) Reset=1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_MASK 0x800
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_SHIFT 11 
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED_MASK 0xFFFFF000
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED_SHIFT 12 
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED_BIT 0xFFFFF
#define IRECOG_RCOHOG0_INTERRUPT_MASK_REGISTER_RESERVED_BITWIDTH 20
// rcohog0_Interrupt_Status_Register Register
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_OFS 0x0000280C
// END bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_END_MASK 0x1
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_END_SHIFT 0 
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_END_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_END_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED2_MASK 0xFE
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED2_SHIFT 1 
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED2_BIT 0x7F
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED2_BITWIDTH 7
// ROI_OUT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_MASK 0x100
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_SHIFT 8 
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_BITWIDTH 1
// ROI_OUT_HALT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_MASK 0x200
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_SHIFT 9 
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_BITWIDTH 1
// LH_OFL bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFL_MASK 0x400
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFL_SHIFT 10 
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFL_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFL_BITWIDTH 1
// LH_OFU bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFU_MASK 0x800
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFU_SHIFT 11 
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFU_BIT 0x1
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_LH_OFU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED_MASK 0xFFFFF000
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED_SHIFT 12 
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED_BIT 0xFFFFF
#define IRECOG_RCOHOG0_INTERRUPT_STATUS_REGISTER_RESERVED_BITWIDTH 20
// rcohog0_Cell_Format_Register Register
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_OFS  0x00002810
// CELL_NUM_W bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_W_MASK 0x7
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_W_SHIFT 0 
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_W_BIT 0x7
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_W_BITWIDTH 3
// CELL_NUM_H bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_H_MASK 0x38
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_H_SHIFT 3 
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_H_BIT 0x7
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_NUM_H_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_RESERVED_MASK 0xFFC0
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_RESERVED_SHIFT 6 
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_RESERVED_BIT 0x3FF
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_RESERVED_BITWIDTH 10
// CELL_SIZE_W bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_W_MASK 0xFF0000
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_W_SHIFT 16 
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_W_BIT 0xFF
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_W_BITWIDTH 8
// CELL_SIZE_H bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_H_MASK 0xFF000000
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_H_SHIFT 24 
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_H_BIT 0xFF
#define IRECOG_RCOHOG0_CELL_FORMAT_REGISTER_CELL_SIZE_H_BITWIDTH 8
// rcohog0_Region_Of_Interest_Size_Register Register
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_OFS 0x00002814
// ROI_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_MASK 0xFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_SHIFT 0 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_BIT 0xFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_BITWIDTH 12
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_MASK 0xF000
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_SHIFT 12 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_BIT 0xF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_BITWIDTH 4
// ROI_HIGT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_MASK 0xFFF0000
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_SHIFT 16 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_BIT 0xFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_BITWIDTH 12
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_MASK 0xF0000000
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_SHIFT 28 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_BIT 0xF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_BITWIDTH 4
// rcohog0_Region_Of_Interest_Stride_Register Register
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_OFS 0x00002818
// ROI_NUM bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_MASK 0xFFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_SHIFT 0 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_BIT 0xFFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_BITWIDTH 16
// ROI_STRIDE_W bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_MASK 0xFF0000
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_SHIFT 16 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_BIT 0xFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_BITWIDTH 8
// ROI_STRIDE_H bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_MASK 0xFF000000
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_SHIFT 24 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_BIT 0xFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_BITWIDTH 8
// rcohog0_Source_0_Address_Register Register
#define IRECOG_RCOHOG0_SOURCE_0_ADDRESS_REGISTER_OFS 0x0000281C
// SRC0_ADDR bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_MASK 0xFFFFFFFF
#define IRECOG_RCOHOG0_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_SHIFT 0 
#define IRECOG_RCOHOG0_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_BIT 0xFFFFFFFF
#define IRECOG_RCOHOG0_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_BITWIDTH 32
// rcohog0_Source_1_Address_Register Register
#define IRECOG_RCOHOG0_SOURCE_1_ADDRESS_REGISTER_OFS 0x00002820
// SRC1_ADDR bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_MASK 0xFFFFFFFF
#define IRECOG_RCOHOG0_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_SHIFT 0 
#define IRECOG_RCOHOG0_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_BIT 0xFFFFFFFF
#define IRECOG_RCOHOG0_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_BITWIDTH 32
// rcohog0_Source_0_Line_Pitch_Register Register
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_OFS 0x00002824
// SRC0_LPTCH_r bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_MASK 0xF
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_SHIFT 0 
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_BIT 0xF
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_BITWIDTH 4
// SRC0_LPTCH_w bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_MASK 0xFFFFFFF0
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_SHIFT 4 
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_BIT 0xFFFFFFF
#define IRECOG_RCOHOG0_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_BITWIDTH 28
// rcohog0_Source_1_Line_Pitch_Register Register
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_OFS 0x00002828
// SRC1_LPTCH_r bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_MASK 0xF
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_SHIFT 0 
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_BIT 0xF
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_BITWIDTH 4
// SRC1_LPTCH_w bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_MASK 0xFFFFFFF0
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_SHIFT 4 
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_BIT 0xFFFFFFF
#define IRECOG_RCOHOG0_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_BITWIDTH 28
// rcohog0_Source_0_Size_Register Register
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_OFS 0x0000282C
// SRC0_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_MASK 0xFFFF
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_SHIFT 0 
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_BIT 0xFFFF
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_BITWIDTH 16
// SRC0_HIGT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_MASK 0xFFF0000
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_SHIFT 16 
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_BIT 0xFFF
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_BITWIDTH 12
// SRC0_HBOFFSET bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_MASK 0x10000000
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_SHIFT 28 
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_BIT 0x1
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_BITWIDTH 1
// SRC0_FMT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_FMT_MASK 0xE0000000
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_FMT_SHIFT 29 
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_FMT_BIT 0x7
#define IRECOG_RCOHOG0_SOURCE_0_SIZE_REGISTER_SRC0_FMT_BITWIDTH 3
// rcohog0_Source_1_Size_Register Register
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_OFS 0x00002830
// SRC1_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_MASK 0xFFFF
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_SHIFT 0 
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_BIT 0xFFFF
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_BITWIDTH 16
// SRC1_HIGT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_MASK 0xFFF0000
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_SHIFT 16 
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_BIT 0xFFF
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_BITWIDTH 12
// SRC1_HBOFFSET bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_MASK 0x10000000
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_SHIFT 28 
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_BIT 0x1
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_BITWIDTH 1
// SRC1_FMT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_FMT_MASK 0xE0000000
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_FMT_SHIFT 29 
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_FMT_BIT 0x7
#define IRECOG_RCOHOG0_SOURCE_1_SIZE_REGISTER_SRC1_FMT_BITWIDTH 3
// rcohog0_Destination_0_Address_Register Register
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_OFS 0x00002834
// DST0_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_MASK 0xF
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_SHIFT 0 
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_BIT 0xF
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_BITWIDTH 4
// DST0_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_MASK 0xFFFFFFF0
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_SHIFT 4 
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_BIT 0xFFFFFFF
#define IRECOG_RCOHOG0_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_BITWIDTH 28
// rcohog0_Destination_0_Format_Register Register
#define IRECOG_RCOHOG0_DESTINATION_0_FORMAT_REGISTER_OFS 0x00002838
// DST0_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG0_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_MASK 0xFFFFFFFF
#define IRECOG_RCOHOG0_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_SHIFT 0 
#define IRECOG_RCOHOG0_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_BIT 0xFFFFFFFF
#define IRECOG_RCOHOG0_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_BITWIDTH 32
// rcohog0_Region_Of_Interest_Output_Number_Register Register
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OFS 0x0000283C
// OUT_ROI_NUM bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_MASK 0xFFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_SHIFT 0 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_BIT 0xFFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_MASK 0xFFFF0000
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_SHIFT 16 
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_BIT 0xFFFF
#define IRECOG_RCOHOG0_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_BITWIDTH 16
// reserved_rcohog0_0 Register
#define IRECOG_RESERVED_RCOHOG0_0_OFS            0x00002840
// reserved bitfiled (RW) Reset=0
#define IRECOG_RESERVED_RCOHOG0_0_RESERVED_MASK  0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG0_0_RESERVED_SHIFT 0 
#define IRECOG_RESERVED_RCOHOG0_0_RESERVED_BIT   0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG0_0_RESERVED_BITWIDTH 32
// reserved_rcohog0_1 Register
#define IRECOG_RESERVED_RCOHOG0_1_OFS            0x00002844
// reserved bitfiled (RW) Reset=0
#define IRECOG_RESERVED_RCOHOG0_1_RESERVED_MASK  0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG0_1_RESERVED_SHIFT 0 
#define IRECOG_RESERVED_RCOHOG0_1_RESERVED_BIT   0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG0_1_RESERVED_BITWIDTH 32
// rcohog1_Control_Register Register
#define IRECOG_RCOHOG1_CONTROL_REGISTER_OFS      0x00002C00
// CMD bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CONTROL_REGISTER_CMD_MASK 0x1
#define IRECOG_RCOHOG1_CONTROL_REGISTER_CMD_SHIFT 0 
#define IRECOG_RCOHOG1_CONTROL_REGISTER_CMD_BIT  0x1
#define IRECOG_RCOHOG1_CONTROL_REGISTER_CMD_BITWIDTH 1
// RST bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RST_MASK 0x2
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RST_SHIFT 1 
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RST_BIT  0x1
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RST_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED2_MASK 0x3FC
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED2_SHIFT 2 
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED2_BIT 0xFF
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED2_BITWIDTH 8
// IL_NUM bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_NUM_MASK 0x7C00
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_NUM_SHIFT 10 
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_NUM_BIT 0x1F
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_NUM_BITWIDTH 5
// IL_HALT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_HALT_MASK 0x8000
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_HALT_SHIFT 15 
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_HALT_BIT 0x1
#define IRECOG_RCOHOG1_CONTROL_REGISTER_IL_HALT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED_MASK 0xFFFF0000
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED_SHIFT 16 
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED_BIT 0xFFFF
#define IRECOG_RCOHOG1_CONTROL_REGISTER_RESERVED_BITWIDTH 16
// rcohog1_Function_Register Register
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_OFS     0x00002C04
// FUNC_MODE bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_FUNC_MODE_MASK 0x3
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_FUNC_MODE_SHIFT 0 
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_FUNC_MODE_BIT 0x3
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_FUNC_MODE_BITWIDTH 2
// HOG_MODE bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_HOG_MODE_MASK 0x4
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_HOG_MODE_SHIFT 2 
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_HOG_MODE_BIT 0x1
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_HOG_MODE_BITWIDTH 1
// ROI_MODE bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_ROI_MODE_MASK 0x8
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_ROI_MODE_SHIFT 3 
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_ROI_MODE_BIT 0x1
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_ROI_MODE_BITWIDTH 1
// DICT_NUM bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_DICT_NUM_MASK 0x30
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_DICT_NUM_SHIFT 4 
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_DICT_NUM_BIT 0x3
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_DICT_NUM_BITWIDTH 2
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_RESERVED_MASK 0xFFFFFFC0
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_RESERVED_SHIFT 6 
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_RESERVED_BIT 0x3FFFFFF
#define IRECOG_RCOHOG1_FUNCTION_REGISTER_RESERVED_BITWIDTH 26
// rcohog1_Interrupt_Mask_Register Register
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_OFS 0x00002C08
// END_MASK bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_END_MASK_MASK 0x1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_END_MASK_SHIFT 0 
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_END_MASK_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_END_MASK_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED2_MASK 0xFE
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED2_SHIFT 1 
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED2_BIT 0x7F
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED2_BITWIDTH 7
// ROI_OUT_MASK bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_MASK 0x100
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_SHIFT 8 
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_MASK_BITWIDTH 1
// ROI_OUT_HALT_MASK bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_MASK 0x200
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_SHIFT 9 
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_ROI_OUT_HALT_MASK_BITWIDTH 1
// LH_OFL_MASK bitfiled (RW) Reset=1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_MASK 0x400
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_SHIFT 10 
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFL_MASK_BITWIDTH 1
// LH_OFU_MASK bitfiled (RW) Reset=1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_MASK 0x800
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_SHIFT 11 
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_LH_OFU_MASK_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED_MASK 0xFFFFF000
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED_SHIFT 12 
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED_BIT 0xFFFFF
#define IRECOG_RCOHOG1_INTERRUPT_MASK_REGISTER_RESERVED_BITWIDTH 20
// rcohog1_Interrupt_Status_Register Register
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_OFS 0x00002C0C
// END bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_END_MASK 0x1
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_END_SHIFT 0 
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_END_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_END_BITWIDTH 1
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED2_MASK 0xFE
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED2_SHIFT 1 
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED2_BIT 0x7F
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED2_BITWIDTH 7
// ROI_OUT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_MASK 0x100
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_SHIFT 8 
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_BITWIDTH 1
// ROI_OUT_HALT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_MASK 0x200
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_SHIFT 9 
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_ROI_OUT_HALT_BITWIDTH 1
// LH_OFL bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFL_MASK 0x400
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFL_SHIFT 10 
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFL_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFL_BITWIDTH 1
// LH_OFU bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFU_MASK 0x800
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFU_SHIFT 11 
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFU_BIT 0x1
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_LH_OFU_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED_MASK 0xFFFFF000
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED_SHIFT 12 
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED_BIT 0xFFFFF
#define IRECOG_RCOHOG1_INTERRUPT_STATUS_REGISTER_RESERVED_BITWIDTH 20
// rcohog1_Cell_Format_Register Register
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_OFS  0x00002C10
// CELL_NUM_W bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_W_MASK 0x7
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_W_SHIFT 0 
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_W_BIT 0x7
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_W_BITWIDTH 3
// CELL_NUM_H bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_H_MASK 0x38
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_H_SHIFT 3 
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_H_BIT 0x7
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_NUM_H_BITWIDTH 3
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_RESERVED_MASK 0xFFC0
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_RESERVED_SHIFT 6 
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_RESERVED_BIT 0x3FF
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_RESERVED_BITWIDTH 10
// CELL_SIZE_W bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_W_MASK 0xFF0000
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_W_SHIFT 16 
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_W_BIT 0xFF
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_W_BITWIDTH 8
// CELL_SIZE_H bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_H_MASK 0xFF000000
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_H_SHIFT 24 
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_H_BIT 0xFF
#define IRECOG_RCOHOG1_CELL_FORMAT_REGISTER_CELL_SIZE_H_BITWIDTH 8
// rcohog1_Region_Of_Interest_Size_Register Register
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_OFS 0x00002C14
// ROI_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_MASK 0xFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_SHIFT 0 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_BIT 0xFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_WDTH_BITWIDTH 12
// reserved2 bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_MASK 0xF000
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_SHIFT 12 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_BIT 0xF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED2_BITWIDTH 4
// ROI_HIGT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_MASK 0xFFF0000
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_SHIFT 16 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_BIT 0xFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_ROI_HIGT_BITWIDTH 12
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_MASK 0xF0000000
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_SHIFT 28 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_BIT 0xF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_SIZE_REGISTER_RESERVED_BITWIDTH 4
// rcohog1_Region_Of_Interest_Stride_Register Register
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_OFS 0x00002C18
// ROI_NUM bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_MASK 0xFFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_SHIFT 0 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_BIT 0xFFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_NUM_BITWIDTH 16
// ROI_STRIDE_W bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_MASK 0xFF0000
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_SHIFT 16 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_BIT 0xFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_W_BITWIDTH 8
// ROI_STRIDE_H bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_MASK 0xFF000000
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_SHIFT 24 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_BIT 0xFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_STRIDE_REGISTER_ROI_STRIDE_H_BITWIDTH 8
// rcohog1_Source_0_Address_Register Register
#define IRECOG_RCOHOG1_SOURCE_0_ADDRESS_REGISTER_OFS 0x00002C1C
// SRC0_ADDR bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_MASK 0xFFFFFFFF
#define IRECOG_RCOHOG1_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_SHIFT 0 
#define IRECOG_RCOHOG1_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_BIT 0xFFFFFFFF
#define IRECOG_RCOHOG1_SOURCE_0_ADDRESS_REGISTER_SRC0_ADDR_BITWIDTH 32
// rcohog1_Source_1_Address_Register Register
#define IRECOG_RCOHOG1_SOURCE_1_ADDRESS_REGISTER_OFS 0x00002C20
// SRC1_ADDR bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_MASK 0xFFFFFFFF
#define IRECOG_RCOHOG1_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_SHIFT 0 
#define IRECOG_RCOHOG1_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_BIT 0xFFFFFFFF
#define IRECOG_RCOHOG1_SOURCE_1_ADDRESS_REGISTER_SRC1_ADDR_BITWIDTH 32
// rcohog1_Source_0_Line_Pitch_Register Register
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_OFS 0x00002C24
// SRC0_LPTCH_r bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_MASK 0xF
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_SHIFT 0 
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_BIT 0xF
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_R_BITWIDTH 4
// SRC0_LPTCH_w bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_MASK 0xFFFFFFF0
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_SHIFT 4 
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_BIT 0xFFFFFFF
#define IRECOG_RCOHOG1_SOURCE_0_LINE_PITCH_REGISTER_SRC0_LPTCH_W_BITWIDTH 28
// rcohog1_Source_1_Line_Pitch_Register Register
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_OFS 0x00002C28
// SRC1_LPTCH_r bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_MASK 0xF
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_SHIFT 0 
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_BIT 0xF
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_R_BITWIDTH 4
// SRC1_LPTCH_w bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_MASK 0xFFFFFFF0
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_SHIFT 4 
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_BIT 0xFFFFFFF
#define IRECOG_RCOHOG1_SOURCE_1_LINE_PITCH_REGISTER_SRC1_LPTCH_W_BITWIDTH 28
// rcohog1_Source_0_Size_Register Register
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_OFS 0x00002C2C
// SRC0_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_MASK 0xFFFF
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_SHIFT 0 
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_BIT 0xFFFF
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_WDTH_BITWIDTH 16
// SRC0_HIGT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_MASK 0xFFF0000
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_SHIFT 16 
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_BIT 0xFFF
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HIGT_BITWIDTH 12
// SRC0_HBOFFSET bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_MASK 0x10000000
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_SHIFT 28 
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_BIT 0x1
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_HBOFFSET_BITWIDTH 1
// SRC0_FMT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_FMT_MASK 0xE0000000
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_FMT_SHIFT 29 
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_FMT_BIT 0x7
#define IRECOG_RCOHOG1_SOURCE_0_SIZE_REGISTER_SRC0_FMT_BITWIDTH 3
// rcohog1_Source_1_Size_Register Register
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_OFS 0x00002C30
// SRC1_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_MASK 0xFFFF
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_SHIFT 0 
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_BIT 0xFFFF
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_WDTH_BITWIDTH 16
// SRC1_HIGT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_MASK 0xFFF0000
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_SHIFT 16 
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_BIT 0xFFF
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HIGT_BITWIDTH 12
// SRC1_HBOFFSET bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_MASK 0x10000000
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_SHIFT 28 
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_BIT 0x1
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_HBOFFSET_BITWIDTH 1
// SRC1_FMT bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_FMT_MASK 0xE0000000
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_FMT_SHIFT 29 
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_FMT_BIT 0x7
#define IRECOG_RCOHOG1_SOURCE_1_SIZE_REGISTER_SRC1_FMT_BITWIDTH 3
// rcohog1_Destination_0_Address_Register Register
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_OFS 0x00002C34
// DST0_ADDR_r bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_MASK 0xF
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_SHIFT 0 
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_BIT 0xF
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_R_BITWIDTH 4
// DST0_ADDR_w bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_MASK 0xFFFFFFF0
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_SHIFT 4 
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_BIT 0xFFFFFFF
#define IRECOG_RCOHOG1_DESTINATION_0_ADDRESS_REGISTER_DST0_ADDR_W_BITWIDTH 28
// rcohog1_Destination_0_Format_Register Register
#define IRECOG_RCOHOG1_DESTINATION_0_FORMAT_REGISTER_OFS 0x00002C38
// DST0_WDTH bitfiled (RW) Reset=0
#define IRECOG_RCOHOG1_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_MASK 0xFFFFFFFF
#define IRECOG_RCOHOG1_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_SHIFT 0 
#define IRECOG_RCOHOG1_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_BIT 0xFFFFFFFF
#define IRECOG_RCOHOG1_DESTINATION_0_FORMAT_REGISTER_DST0_WDTH_BITWIDTH 32
// rcohog1_Region_Of_Interest_Output_Number_Register Register
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OFS 0x00002C3C
// OUT_ROI_NUM bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_MASK 0xFFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_SHIFT 0 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_BIT 0xFFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_OUT_ROI_NUM_BITWIDTH 16
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_MASK 0xFFFF0000
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_SHIFT 16 
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_BIT 0xFFFF
#define IRECOG_RCOHOG1_REGION_OF_INTEREST_OUTPUT_NUMBER_REGISTER_RESERVED_BITWIDTH 16
// reserved_rcohog1_0 Register
#define IRECOG_RESERVED_RCOHOG1_0_OFS            0x00002C40
// reserved bitfiled (RW) Reset=0
#define IRECOG_RESERVED_RCOHOG1_0_RESERVED_MASK  0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG1_0_RESERVED_SHIFT 0 
#define IRECOG_RESERVED_RCOHOG1_0_RESERVED_BIT   0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG1_0_RESERVED_BITWIDTH 32
// reserved_rcohog1_1 Register
#define IRECOG_RESERVED_RCOHOG1_1_OFS            0x00002C44
// reserved bitfiled (RW) Reset=0
#define IRECOG_RESERVED_RCOHOG1_1_RESERVED_MASK  0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG1_1_RESERVED_SHIFT 0 
#define IRECOG_RESERVED_RCOHOG1_1_RESERVED_BIT   0xFFFFFFFF
#define IRECOG_RESERVED_RCOHOG1_1_RESERVED_BITWIDTH 32
// rcohog_Control_Register Register
#define IRECOG_RCOHOG_CONTROL_REGISTER_OFS       0x00003000
// cohog_select bitfiled (RW) Reset=0
#define IRECOG_RCOHOG_CONTROL_REGISTER_COHOG_SELECT_MASK 0x1
#define IRECOG_RCOHOG_CONTROL_REGISTER_COHOG_SELECT_SHIFT 0 
#define IRECOG_RCOHOG_CONTROL_REGISTER_COHOG_SELECT_BIT 0x1
#define IRECOG_RCOHOG_CONTROL_REGISTER_COHOG_SELECT_BITWIDTH 1
// reserved bitfiled (RO) Reset=0
#define IRECOG_RCOHOG_CONTROL_REGISTER_RESERVED_MASK 0xFFFFFFFE
#define IRECOG_RCOHOG_CONTROL_REGISTER_RESERVED_SHIFT 1 
#define IRECOG_RCOHOG_CONTROL_REGISTER_RESERVED_BIT 0x7FFFFFFF
#define IRECOG_RCOHOG_CONTROL_REGISTER_RESERVED_BITWIDTH 31

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _IRECOG_REG_DEF_H */
