0.7
2020.2
Oct 13 2023
20:47:58
C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/dff/dff.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/dff/dff.srcs/sim_1/new/DFF_testbench.sv,1706613286,systemVerilog,,,,DFF_testbench,,uvm,,,,,,
C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/dff/dff.srcs/sources_1/new/DFF_Test.sv,1706613380,systemVerilog,,C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/dff/dff.srcs/sim_1/new/DFF_testbench.sv,,DFF_Test,,uvm,,,,,,
