/*
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 * Author: Naveen Krishna Ch <naveenkrishna.ch@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef _DT_BINDINGS_CLOCK_EXYNOS7_H
#define _DT_BINDINGS_CLOCK_EXYNOS7_H

/* TOPC */
#define DOUT_ACLK_PERIS			(1)
#define DOUT_SCLK_BUS0_PLL		(2)
#define DOUT_SCLK_BUS1_PLL		(3)
#define DOUT_SCLK_CC_PLL		(4)
#define DOUT_SCLK_MFC_PLL		(5)
#define DOUT_ACLK_CCORE_133		(6)
#define DOUT_ACLK_MSCL_532		(7)
#define ACLK_MSCL_532			(8)
#define DOUT_SCLK_AUD_PLL		(9)
#define FOUT_AUD_PLL			(10)
#define SCLK_AUD_PLL			(11)
#define SCLK_MFC_PLL_B			(12)
#define SCLK_MFC_PLL_A			(13)
#define SCLK_BUS1_PLL_B			(14)
#define SCLK_BUS1_PLL_A			(15)
#define SCLK_BUS0_PLL_B			(16)
#define SCLK_BUS0_PLL_A			(17)
#define SCLK_CC_PLL_B			(18)
#define SCLK_CC_PLL_A			(19)
#define ACLK_CCORE_133			(20)
#define ACLK_PERIS_66			(21)
#define TOPC_LAST_CLK			(ACLK_PERIS_66)

/* TOP0 */
#define DOUT_ACLK_PERIC1		(TOPC_LAST_CLK + 1)
#define DOUT_ACLK_PERIC0		(TOPC_LAST_CLK + 2)
#define CLK_SCLK_UART0			(TOPC_LAST_CLK + 3)
#define CLK_SCLK_UART1			(TOPC_LAST_CLK + 4)
#define CLK_SCLK_UART2			(TOPC_LAST_CLK + 5)
#define CLK_SCLK_UART3			(TOPC_LAST_CLK + 6)
#define CLK_SCLK_SPI0			(TOPC_LAST_CLK + 7)
#define CLK_SCLK_SPI1			(TOPC_LAST_CLK + 8)
#define CLK_SCLK_SPI2			(TOPC_LAST_CLK + 9)
#define CLK_SCLK_SPI3			(TOPC_LAST_CLK + 10)
#define CLK_SCLK_SPI4			(TOPC_LAST_CLK + 11)
#define CLK_SCLK_SPDIF			(TOPC_LAST_CLK + 12)
#define CLK_SCLK_PCM1			(TOPC_LAST_CLK + 13)
#define CLK_SCLK_I2S1			(TOPC_LAST_CLK + 14)
#define CLK_ACLK_PERIC0_66		(TOPC_LAST_CLK + 15)
#define CLK_ACLK_PERIC1_66		(TOPC_LAST_CLK + 16)
#define TOP0_LAST_CLK			(CLK_ACLK_PERIC1_66)

/* TOP1 */
#define DOUT_ACLK_FSYS1_200		(TOP0_LAST_CLK + 1)
#define DOUT_ACLK_FSYS0_200		(TOP0_LAST_CLK + 2)
#define DOUT_SCLK_MMC2			(TOP0_LAST_CLK + 3)
#define DOUT_SCLK_MMC1			(TOP0_LAST_CLK + 4)
#define DOUT_SCLK_MMC0			(TOP0_LAST_CLK + 5)
#define CLK_SCLK_MMC2			(TOP0_LAST_CLK + 6)
#define CLK_SCLK_MMC1			(TOP0_LAST_CLK + 7)
#define CLK_SCLK_MMC0			(TOP0_LAST_CLK + 8)
#define CLK_ACLK_FSYS0_200		(TOP0_LAST_CLK + 9)
#define CLK_ACLK_FSYS1_200		(TOP0_LAST_CLK + 10)
#define CLK_SCLK_PHY_FSYS1		(TOP0_LAST_CLK + 11)
#define CLK_SCLK_PHY_FSYS1_26M		(TOP0_LAST_CLK + 12)
#define MOUT_SCLK_UFSUNIPRO20		(TOP0_LAST_CLK + 13)
#define DOUT_SCLK_UFSUNIPRO20		(TOP0_LAST_CLK + 14)
#define CLK_SCLK_UFSUNIPRO20		(TOP0_LAST_CLK + 15)
#define DOUT_SCLK_PHY_FSYS1		(TOP0_LAST_CLK + 16)
#define DOUT_SCLK_PHY_FSYS1_26M		(TOP0_LAST_CLK + 17)
#define TOP1_LAST_CLK			(DOUT_SCLK_PHY_FSYS1_26M)

/* CCORE */
#define PCLK_RTC			(TOP1_LAST_CLK + 1)
#define CCORE_LAST_CLK			(PCLK_RTC)

/* PERIC0 */
#define PCLK_UART0			(CCORE_LAST_CLK + 1)
#define SCLK_UART0			(CCORE_LAST_CLK + 2)
#define PCLK_HSI2C0			(CCORE_LAST_CLK + 3)
#define PCLK_HSI2C1			(CCORE_LAST_CLK + 4)
#define PCLK_HSI2C4			(CCORE_LAST_CLK + 5)
#define PCLK_HSI2C5			(CCORE_LAST_CLK + 6)
#define PCLK_HSI2C9			(CCORE_LAST_CLK + 7)
#define PCLK_HSI2C10			(CCORE_LAST_CLK + 8)
#define PCLK_HSI2C11			(CCORE_LAST_CLK + 9)
#define PCLK_PWM			(CCORE_LAST_CLK + 10)
#define SCLK_PWM			(CCORE_LAST_CLK + 11)
#define PCLK_ADCIF			(CCORE_LAST_CLK + 12)
#define PERIC0_LAST_CLK			(PCLK_ADCIF)

/* PERIC1 */
#define PCLK_UART1			(PERIC0_LAST_CLK + 1)
#define PCLK_UART2			(PERIC0_LAST_CLK + 2)
#define PCLK_UART3			(PERIC0_LAST_CLK + 3)
#define SCLK_UART1			(PERIC0_LAST_CLK + 4)
#define SCLK_UART2			(PERIC0_LAST_CLK + 5)
#define SCLK_UART3			(PERIC0_LAST_CLK + 6)
#define PCLK_HSI2C2			(PERIC0_LAST_CLK + 7)
#define PCLK_HSI2C3			(PERIC0_LAST_CLK + 8)
#define PCLK_HSI2C6			(PERIC0_LAST_CLK + 9)
#define PCLK_HSI2C7			(PERIC0_LAST_CLK + 10)
#define PCLK_HSI2C8			(PERIC0_LAST_CLK + 11)
#define PCLK_SPI0			(PERIC0_LAST_CLK + 12)
#define PCLK_SPI1			(PERIC0_LAST_CLK + 13)
#define PCLK_SPI2			(PERIC0_LAST_CLK + 14)
#define PCLK_SPI3			(PERIC0_LAST_CLK + 15)
#define PCLK_SPI4			(PERIC0_LAST_CLK + 16)
#define SCLK_SPI0			(PERIC0_LAST_CLK + 17)
#define SCLK_SPI1			(PERIC0_LAST_CLK + 18)
#define SCLK_SPI2			(PERIC0_LAST_CLK + 19)
#define SCLK_SPI3			(PERIC0_LAST_CLK + 20)
#define SCLK_SPI4			(PERIC0_LAST_CLK + 21)
#define PCLK_I2S1			(PERIC0_LAST_CLK + 22)
#define PCLK_PCM1			(PERIC0_LAST_CLK + 23)
#define PCLK_SPDIF			(PERIC0_LAST_CLK + 24)
#define SCLK_I2S1			(PERIC0_LAST_CLK + 25)
#define SCLK_PCM1			(PERIC0_LAST_CLK + 26)
#define SCLK_SPDIF			(PERIC0_LAST_CLK + 27)
#define PERIC1_LAST_CLK			(SCLK_SPDIF)

/* PERIS */
#define PCLK_CHIPID			(PERIC1_LAST_CLK + 1)
#define SCLK_CHIPID			(PERIC1_LAST_CLK + 2)
#define PCLK_WDT			(PERIC1_LAST_CLK + 3)
#define PCLK_TMU			(PERIC1_LAST_CLK + 4)
#define SCLK_TMU			(PERIC1_LAST_CLK + 5)
#define PCLK_MCT			(PERIC1_LAST_CLK + 6)
#define PERIS_LAST_CLK			(PCLK_MCT)

/* FSYS0 */
#define ACLK_MMC2	                    (PERIS_LAST_CLK + 1)
#define ACLK_AXIUS_USBDRD30X_FSYS0X	    (PERIS_LAST_CLK + 2)
#define ACLK_USBDRD300			        (PERIS_LAST_CLK + 3)
#define SCLK_USBDRD300_SUSPENDCLK	    (PERIS_LAST_CLK + 4)
#define SCLK_USBDRD300_REFCLK		    (PERIS_LAST_CLK + 5)
#define PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER		(PERIS_LAST_CLK + 6)
#define PHYCLK_USBDRD300_UDRD30_PHYCLK_USER		(PERIS_LAST_CLK + 7)
#define OSCCLK_PHY_CLKOUT_USB30_PHY		(PERIS_LAST_CLK + 8)
#define ACLK_PDMA0			(PERIS_LAST_CLK + 9)
#define ACLK_PDMA1			(PERIS_LAST_CLK + 10)
#define FSYS0_LAST_CLK			(ACLK_PDMA1)

/* FSYS1 */
#define ACLK_MMC1			(FSYS0_LAST_CLK + 1)
#define ACLK_MMC0			(FSYS0_LAST_CLK + 2)
#define PHYCLK_UFS20_TX0_SYMBOL		(FSYS0_LAST_CLK + 3)
#define PHYCLK_UFS20_RX0_SYMBOL		(FSYS0_LAST_CLK + 4)
#define PHYCLK_UFS20_RX1_SYMBOL		(FSYS0_LAST_CLK + 5)
#define ACLK_UFS20_LINK			(FSYS0_LAST_CLK + 6)
#define SCLK_UFSUNIPRO20_USER		(FSYS0_LAST_CLK + 7)
#define PHYCLK_UFS20_RX1_SYMBOL_USER	(FSYS0_LAST_CLK + 8)
#define PHYCLK_UFS20_RX0_SYMBOL_USER	(FSYS0_LAST_CLK + 9)
#define PHYCLK_UFS20_TX0_SYMBOL_USER	(FSYS0_LAST_CLK + 10)
#define OSCCLK_PHY_CLKOUT_EMBEDDED_COMBO_PHY	(FSYS0_LAST_CLK + 11)
#define SCLK_COMBO_PHY_EMBEDDED_26M     (FSYS0_LAST_CLK + 12)
#define DOUT_PCLK_FSYS1			(FSYS0_LAST_CLK + 13)
#define PCLK_GPIO_FSYS1			(FSYS0_LAST_CLK + 14)
#define MOUT_FSYS1_PHYCLK_SEL1		(FSYS0_LAST_CLK + 15)
#define FSYS1_LAST_CLK			(MOUT_FSYS1_PHYCLK_SEL1)

/* MSCL */
#define USERMUX_ACLK_MSCL_532		(FSYS1_LAST_CLK + 1)
#define DOUT_PCLK_MSCL			(FSYS1_LAST_CLK + 2)
#define ACLK_MSCL_0			(FSYS1_LAST_CLK + 3)
#define ACLK_MSCL_1			(FSYS1_LAST_CLK + 4)
#define ACLK_JPEG			(FSYS1_LAST_CLK + 5)
#define ACLK_G2D			(FSYS1_LAST_CLK + 6)
#define ACLK_LH_ASYNC_SI_MSCL_0		(FSYS1_LAST_CLK + 7)
#define ACLK_LH_ASYNC_SI_MSCL_1		(FSYS1_LAST_CLK + 8)
#define ACLK_AXI2ACEL_BRIDGE		(FSYS1_LAST_CLK + 9)
#define ACLK_XIU_MSCLX_0		(FSYS1_LAST_CLK + 10)
#define ACLK_XIU_MSCLX_1		(FSYS1_LAST_CLK + 11)
#define ACLK_QE_MSCL_0			(FSYS1_LAST_CLK + 12)
#define ACLK_QE_MSCL_1			(FSYS1_LAST_CLK + 13)
#define ACLK_QE_JPEG			(FSYS1_LAST_CLK + 14)
#define ACLK_QE_G2D			(FSYS1_LAST_CLK + 15)
#define ACLK_PPMU_MSCL_0		(FSYS1_LAST_CLK + 16)
#define ACLK_PPMU_MSCL_1		(FSYS1_LAST_CLK + 17)
#define ACLK_MSCLNP_133			(FSYS1_LAST_CLK + 18)
#define ACLK_AHB2APB_MSCL0P		(FSYS1_LAST_CLK + 19)
#define ACLK_AHB2APB_MSCL1P		(FSYS1_LAST_CLK + 20)

#define PCLK_MSCL_0			(FSYS1_LAST_CLK + 21)
#define PCLK_MSCL_1			(FSYS1_LAST_CLK + 22)
#define PCLK_JPEG			(FSYS1_LAST_CLK + 23)
#define PCLK_G2D			(FSYS1_LAST_CLK + 24)
#define PCLK_QE_MSCL_0			(FSYS1_LAST_CLK + 25)
#define PCLK_QE_MSCL_1			(FSYS1_LAST_CLK + 26)
#define PCLK_QE_JPEG			(FSYS1_LAST_CLK + 27)
#define PCLK_QE_G2D			(FSYS1_LAST_CLK + 28)
#define PCLK_PPMU_MSCL_0		(FSYS1_LAST_CLK + 29)
#define PCLK_PPMU_MSCL_1		(FSYS1_LAST_CLK + 30)
#define PCLK_AXI2ACEL_BRIDGE		(FSYS1_LAST_CLK + 31)
#define PCLK_PMU_MSCL			(FSYS1_LAST_CLK + 32)
#define MSCL_LAST_CLK			(PCLK_PMU_MSCL)

/* AUD */
#define SCLK_I2S			(MSCL_LAST_CLK + 1)
#define SCLK_PCM			(MSCL_LAST_CLK + 2)
#define PCLK_I2S			(MSCL_LAST_CLK + 3)
#define PCLK_PCM			(MSCL_LAST_CLK + 4)
#define ACLK_ADMA			(MSCL_LAST_CLK + 5)
#define AUD_NR_CLK			(ACLK_ADMA)
#endif /* _DT_BINDINGS_CLOCK_EXYNOS7_H */
