Saurabh N. Adya , Shubhyant Chaturvedi , Jarrod A. Roy , David A. Papa , Igor L. Markov, Unification of partitioning, placement and floorplanning, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.550-557, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382639]
Saurabh N. Adya , Mehmet C. Yildiz , Igor L. Markov , Paul G. Villarrubia , Phiroze N. Parakh , Patrick H. Madden, Benchmarking for large-scale placement and beyond, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640022]
Saurabh N. Adya , Igor L. Markov, Consistent placement of macro-blocks using floorplanning and standard-cell placement, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA[doi>10.1145/505388.505392]
Ameya Agnihotri , Mehmet Can YILDIZ , Ateen Khatkhate , Ajita Mathur , Satoshi Ono , Patrick H. Madden, Fractional Cut: Improved Recursive Bisection Placement, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.307, November 09-13, 2003[doi>10.1109/ICCAD.2003.72]
Charles J. Alpert, The ISPD98 circuit benchmark suite, Proceedings of the 1998 international symposium on Physical design, p.80-85, April 06-08, 1998, Monterey, California, USA[doi>10.1145/274535.274546]
Arrow, K., Huriwicz, L., and Uzawa, H. 1958. Studies in Nonlinear Programming. Stanford University Press, Stanford, Calif.
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Achi Brandt, Algebraic multigrid theory: The symmetric case, Applied Mathematics and Computation, v.19 n.1-4, p.23-56, July 1986[doi>10.1016/0096-3003(86)90095-0]
Brandt, A. and Ron, D. 2002. Multigrid solvers and multilevel optimization strategies. Multilevel Optimization and VLSICAD. Kluwer Academic Publishers, Boston, Mass., Chap. 1.
Ulrich Brenner , Anna Pauli , Jens Vygen, Almost optimum placement legalization by minimum cost flow and dynamic programming, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981069]
U. Brenner , A. Rohe, An effective congestion-driven placement framework, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.387-394, November 2006[doi>10.1109/TCAD.2003.809662]
Ulrich Brenner , AndrÃ© Rohe, An effective congestion driven placement framework, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA[doi>10.1145/505388.505391]
Breuer, M. 1977. Min-Cut Placement. J. Design Automat. Fault Tolerant Comput. 1, 4 (Oct.), 343--362.
William L. Briggs , Van Emden Henson , Steve F. McCormick, A multigrid tutorial (2nd ed.), Society for Industrial and Applied Mathematics, Philadelphia, PA, 2000
Michael Burstein , Mary N. Youssef, Timing influenced layout design, Proceedings of the 22nd ACM/IEEE Design Automation Conference, p.124-130, June 1985, Las Vegas, Nevada, USA
Cadence Design Systems, Inc. 1999. QPlace version 5.1.55, compiled on 10/25/1999. Envisia ultra placer reference.
Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Improved algorithms for hypergraph bipartitioning, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.661-666, January 2000, Yokohama, Japan[doi>10.1145/368434.368864]
Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Can recursive bisection alone produce routable placements?, Proceedings of the 37th Annual Design Automation Conference, p.477-482, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337549]
Caldwell, A., Kahng, A., and Markov, I. 2000c. Iterative partitioning with varying node weights. VLSI Design II, 3, 249--258.
A. E. Caldwell , A. B. Kahng , I. L. Markov, Optimal partitioners and end-case placers for standard-cell layout, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.11, p.1304-1313, November 2006[doi>10.1109/43.892854]
Chan, T., Cong, J., Kong, T., and Shinnerl, J. 2003a. Multilevel circuit placement. Multilevel Optimization in VLSICAD. Kluwer, Boston, Mass., Chap. 4.
Tony F. Chan , Jason Cong , Tianming Kong , Joseph R. Shinnerl, Multilevel optimization for large-scale circuit placement, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Tony F. Chan , Jason Cong , Tim Kong , Joseph R. Shinnerl , Kenton Sze, An Enhanced Multilevel Algorithm for Circuit Placement, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.299, November 09-13, 2003[doi>10.1109/ICCAD.2003.30]
Tony Chan , Jason Cong , Kenton Sze, Multilevel generalized force-directed method for circuit placement, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055177]
Chin-Chih Chang , J. Cong , Zhigang Pan , Xin Yuan, Multilevel global placement with congestion control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.395-409, November 2006[doi>10.1109/TCAD.2003.809661]
Chin-Chih Chang , Jason Cong , Min Xie, Optimality and scalability study of existing placement algorithms, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119914]
Chang, C.-C., Lee, J., Stabenfeldt, M., and Tsay, R. S. 1994. A practical all-path timing-driven place and route design system. In Proceedings of the Asia-Pacific Conference on Circuits and Systems. 560--563.
Chunhong Chen , Xiaojian Yang , Majid Sarrafzadeh, Potential slack: an effective metric of combinational circuit performance, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Hongyu Chen , Chung-Kuan Cheng , Nan-Chi Chou , Andrew B. Kahng , John F. MacDonald , Peter Suaris , Bo Yao , Zhengyong Zhu, An algebraic multigrid solver for analytical placement with layout based clustering, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776034]
Cheng, C. and Kuh, E. 1984. Module placement based on resistive network optimization. IEEE Trans. CAD. CAD-3, 3.
Chih-Liang Eric Cheng, RISA: accurate and efficient placement routability modeling, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.690-695, November 06-10, 1994, San Jose, California, USA
Natarajan Viswanathan , Chris Chong-Nuen Chu, FastPlace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981072]
Cong, J. 2001. An interconnect-centric design flow for nanometer technologies. Proc. IEEE 89, 4 (Apr.), 505--527.
Jason Cong , Sung Kyu Lim, Edge separability based circuit clustering with application to circuit partitioning, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.429-434, January 2000, Yokohama, Japan[doi>10.1145/368434.368728]
Jason Cong , Michail Romesis , Joseph R. Shinnerl, Fast floorplanning by look-ahead enabled recursive bipartitioning, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120838]
Cong, J., Romesis, M., and Shinnerl, J. 2005b. Robust mixed-size placement by recursive legalized bipartitioning. Report 040057, Computer Science Dept., University of California, Los Angeles, Calif., ftp://ftp.cs.ucla.edu/tech-report/2005-reports/040057.pdf.
Jason Cong , Michail Romesis , Min Xie, Optimality and Stability Study of Timing-Driven Placement Algorithms, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.472, November 09-13, 2003[doi>10.1109/ICCAD.2003.108]
Jason Cong , Michail Romesis , Min Xie, Optimality, scalability and stability study of partitioning and placement algorithms, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640021]
Cong, J., Romesis, M., and Xie, M. 2004. UCLA Optimality Study Project. http://cadlab.cs.ucla.edu/~pubbench.
Dunlop, A. and Kernighan, B. 1985. A procedure for placement of standard-cell VLSI circuits. IEEE Trans. CAD. CAD-4, 1 (Jan.).
A. E. Dunlop , V. D. Agrawal , D. N. Deutsch , M. F. Jukl , P. Kozak , M. Wiesel, Chip layout optimization using critical path weighting, Proceedings of the 21st Design Automation Conference, p.133-136, June 25-27, 1984, Albuquerque, New Mexico, USA
Hans Eisenmann , Frank M. Johannes, Generic global placement and floorplanning, Proceedings of the 35th annual Design Automation Conference, p.269-274, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277119]
Evans, L. C. 2002. Partial Diferential Equations. American Mathematical Society, Providence, R. I.
C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th Design Automation Conference, p.175-181, January 1982
Gao, T., Vaidya, P. M., and Liu, C. L. 1991. A new performance driven placement algorithm. In IEEE/ACM International Conference on Computer-Aided Design. ACM, New York, 44--47.
Gene H. Golub , Charles F. Van Loan, Matrix computations (3rd ed.), Johns Hopkins University Press, Baltimore, MD, 1996
Goto, S. 1981. An efficient algorithm for the two-dimensional placement problem in electrical circuit layout. IEEE Trans. Circuits and Systems 28, 1 (Jan.), 12--18.
L. W. Hagen , D. J.-H. Huang , A. B. Kahng, On implementation choices for iterative improvement partitioning algorithms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.10, p.1199-1205, November 2006[doi>10.1109/43.662682]
Lars W. Hagen , Dennis J. H. Huang , Andrew B. Kahng, Quantified suboptimality of VLSI layout heuristics, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.216-221, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217532]
Bill Halpin , C. Y. Roger Chen , Naresh Sehgal, Timing driven placement using physical net constraints, Proceedings of the 38th annual Design Automation Conference, p.780-783, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379065]
Takeo Hamada , Chung-Kuan Cheng , Paul M. Chau,Prime: a timing-driven placement tool using a piecewise linear resistive network approach, Proceedings of the 30th international Design Automation Conference, p.531-536, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165015]
Hauge, P. S., Nair, R., and Yoffa, E. J. 1987. Circuit placement for predictable performance. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, ACM, New York, 88--91.
Bo Hu , Malgorzata Marek-Sadowska, Congestion minimization during placement without estimation, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.739-745, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774681]
Bo Hu , Malgorzata Marek-Sadowska, Wire length prediction based clustering and its application in placement, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776035]
Bo Hu , M. Marek-Sadowska, Fine granularity clustering-based placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.4, p.527-536, November 2006[doi>10.1109/TCAD.2004.825868]
Sung Woo Hur , John Lillis, Mongrel: hybrid techniques for standard cell placement, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
M. A. B. Jackson , E. S. Kuh, Performance-driven placement of cell based IC's, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.370-375, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74444]
Andrew B. Kahng , Sherief Reda, Placement feedback: a concept and method for better min-cut placements, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996670]
Andrew B. Kahng , Qinke Wang, Implementation and extensibility of an analytic placer, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981071]
Karypis, G. 1999. Multilevel algorithms for multi-constraint hypergraph partitioning. Tech. Rep. 99-034, Department of Computer Science, University of Minnesota, Minneapolis, Minn.
Karypis, G. 2003. Multilevel hypergraph partitioning. Multilevel Optimization and VLSICAD. Kluwer Academic Publishers, Boston, Mass., Chap. 3.
Ateen Khatkhate , Chen Li , Ameya R. Agnihotri , Mehmet C. Yildiz , Satoshi Ono , Cheng-Kok Koh , Patrick H. Madden, Recursive bisection based mixed block placement, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981084]
Kleinhans, J., Sigl, G., Johannes, F., and Antreich, K. 1991. Gordian: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. CAD CAD-10, 356--365.
Tim (Tianming) Kong, A novel net weighting algorithm for timing-driven placement, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.172-176, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774597]
Li, C. and Koh, C.-K. 2003. On improving recursive bipartitioning-based placement. Tech. Rep. TR-ECE 03-14, Purdue University.
Chen Li , Min Xie , Cheng-Kok Koh , J. Cong , P. H. Madden, Routability-driven placement and white space allocation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.394-401, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382607]
Jinan Lou , S. Thakur , S. Krishnamoorthy , H. S. Sheng, Estimating routing congestion using probabilistic analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.1, p.32-41, November 2006[doi>10.1109/43.974135]
W. K. Luk, A fast physical constraint generator for timing driven layout, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.626-631, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.114161]
Marek-Sadowska, M. and Lin, S. P. 1989. Timing driven placement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. ACM, New York 94--97.
Alexander Marquardt , Vaughn Betz , Jonathan Rose, Timing-driven placement for FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.203-213, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329208]
Mayrhofer, S. and Lauther, U. 1990. Congestion-driven placement using a new multi-partitioning heuristic. In Proceedings of the International Conference on Computer-Aided Design. 332--335.
K. W. Morton , D. F. Mayers, Numerical solution of partial differential equations, Cambridge University Press, New York, NY, 1995
Nair, R., Berman, C. L., Hauge, P., and Yoffa, E. J. 1989. Generation of performance constraints for layout. IEEE Trans. CAD Integ. Circ. Syst. 8, 8, 860--874.
Naylor, W. C., Donelly, R., and Sha, L. 2001. Nonlinear optimization system and method for wire length and delay optimization for an automatic electric circuit placer.
Satoshi Ono , Patrick H. Madden, On structure and suboptimality in placement, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120864]
Phiroze N. Parakh , Richard B. Brown , Karem A. Sakallah, Congestion driven quadratic placement, Proceedings of the 35th annual Design Automation Conference, p.275-278, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277121]
Quinn, N. and Breuer, M. 1979. A force-directed component placement procedure for printed circuit boards. IEEE Trans. Circ Syst CAS CAS-26, 377--388.
Pradeep Ramachandaran , Ameya R. Agnihotri , Satoshi Ono , Purushothaman Damodaran , Krishnaswami Srihari , Patrick H. Madden, Optimal placement by branch-and-price, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120865]
Haoxing Ren , David Z. Pan , David S. Kung, Sensitivity guided net weighting for placement driven synthesis, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981070]
Y. Saad, Iterative Methods for Sparse Linear Systems, Society for Industrial and Applied Mathematics, Philadelphia, PA, 2003
Yaska Sankar , Jonathan Rose, Trading quality for compile time: ultra-fast placement for FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.157-166, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296449]
M. Sarrafzadeh , D. A. Knol , G. E. Tellez, A delay budgeting algorithm ensuring maximum flexibility in placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.11, p.1332-1341, November 2006[doi>10.1109/43.663823]
Majid Sarrafzadeh , David Knol , Gustavo Tellez, Unification of budgeting and placement, Proceedings of the 34th annual Design Automation Conference, p.758-761, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266364]
Sarrafzadeh, M., Wang, M., and Yang, X. 2002. Modern Placement Techniques. Kluwer, Boston, Mass.
Senn, M., Seidl, U., and Johannes, F. 2002. High quality deterministic timing driven FPGA placement. In Proceedings of the ACM Symposium on FPGAs. ACM, New York.
Georg Sigl , Konrad Doll , Frank M. Johannes, Analytical placement: A linear or a quadratic objective function?, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.427-432, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127707]
Srinivasan, A., Chaudhary, K., and Kuh, E. S. 1991. RITUAL: A performance driven placement for small-cell ICs. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. ACM, New York, 48--51.
William Swartz , Carl Sechen, Timing driven placement for large standard cell circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.211-215, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217531]
Tellez, G. E., Knol, D. A., and Sarrafzadeh, M. 1996. A performance-driven placement technique based on a new net budgeting criterion. In Proceedings of the International Symposium on Circuits and Systems. 504--507.
Ren-Song Tsay , Ernest S. Kuh , Chi-Ping Hsu, PROUD: A Sea-Of-Gates Placement Algorithm, IEEE Design & Test, v.5 n.6, p.44-56, November 1988[doi>10.1109/54.9271]
Ren-Song Tsay , Juergen Koehl, An analytic net weighting approach for performance optimization in circuit placement, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.620-625, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.122882]
K. Vorwerk , A. Kennings , A. Vannelli, Engineering details of a stable force-directed placer, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.573-580, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382642]
Jens Vygen, Algorithms for large-scale flat placement, Proceedings of the 34th annual Design Automation Conference, p.746-751, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266360]
Vygen, J. 2000. Four-way partitioning of two-dimensional sets. Report 00900-OR, Research Institute for Discrete Mathematics, University of Bonn, Bonn, Germany.
Qingzhou (Ben) Wang , Devang Jariwala , John Lillis, A study of tighter lower bounds in LP relaxation based placement, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057780]
Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Jurjen Westra , Chris Bartels , Patrick Groeneveld, Probabilistic congestion prediction, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981110]
Zhong Xiu , James D. Ma , Suzanne M. Fowler , Rob A. Rutenbar, Large-scale placement by grid-warping, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996669]
Xiaojian Yang , Bo-Kyung Choi , Majid Sarrafzadeh, Timing-driven placement using design hierarchy guided constraint generation, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.177-180, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774598]
Xiaojian Yang , Bo-Kyung Choi , M. Sarrafzadeh, Routability-driven white space allocation for fixed-die standard-cell placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.410-419, November 2006[doi>10.1109/TCAD.2003.809660]
Xiaojian Yang , R. Kastner , M. Sarrafzadeh, Congestion estimation during top-down placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.1, p.72-80, November 2006[doi>10.1109/43.974139]
Mehmet Can Yildiz , Patrick H. Madden, Global objectives for standard cell placement, Proceedings of the 11th Great Lakes symposium on VLSI, p.68-72, March 2001, West Lafayette, Indiana, USA[doi>10.1145/368122.368801]
Mehmet Can Yildiz , Patrick H. Madden, Improved cut sequences for partitioning based placement, Proceedings of the 38th annual Design Automation Conference, p.776-779, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379064]
Youssef, H., Lin, R. B., and Shragowitz, S. 1992. Bounds on net delays. IEEE Trans. Circ. Syst. 39, 11, 815--824.
Youssef, H. and Shragowitz, E. 1990. Timing constraints for correct performance. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. ACM, New York, 24--27.
