
f103radio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003548  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  08003654  08003654  00013654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003804  08003804  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003804  08003804  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003804  08003804  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003804  08003804  00013804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003808  08003808  00013808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800380c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  20000070  0800387c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  0800387c  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000adf6  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000198f  00000000  00000000  0002ae8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000910  00000000  00000000  0002c820  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000860  00000000  00000000  0002d130  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017aad  00000000  00000000  0002d990  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000829f  00000000  00000000  0004543d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00084b36  00000000  00000000  0004d6dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d2212  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000278c  00000000  00000000  000d2290  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800363c 	.word	0x0800363c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800363c 	.word	0x0800363c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b0c8      	sub	sp, #288	; 0x120
 8000160:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fc8d 	bl	8000a80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f8fd 	bl	8000364 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f999 	bl	80004a0 <MX_GPIO_Init>
  MX_I2C2_Init();
 800016e:	f000 f93f 	bl	80003f0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000172:	f000 f96b 	bl	800044c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uart_dbg_init(&huart1);
 8000176:	486b      	ldr	r0, [pc, #428]	; (8000324 <main+0x1c8>)
 8000178:	f000 fbf8 	bl	800096c <uart_dbg_init>
  clear_console();
 800017c:	f000 fc46 	bl	8000a0c <clear_console>
  dbg("Start!\n\r");
 8000180:	4869      	ldr	r0, [pc, #420]	; (8000328 <main+0x1cc>)
 8000182:	f000 fc31 	bl	80009e8 <dbg>
  rda5807_init(&hi2c2)
 8000186:	4869      	ldr	r0, [pc, #420]	; (800032c <main+0x1d0>)
 8000188:	f000 f9da 	bl	8000540 <rda5807_init>
;

  uint8_t data[256];
  memset(data,0,256);
 800018c:	f107 0308 	add.w	r3, r7, #8
 8000190:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000194:	2100      	movs	r1, #0
 8000196:	4618      	mov	r0, r3
 8000198:	f002 fe3f 	bl	8002e1a <memset>
  HAL_I2C_Master_Receive(&hi2c2, 0x10<<1, data, 16, 10);
 800019c:	f107 0208 	add.w	r2, r7, #8
 80001a0:	230a      	movs	r3, #10
 80001a2:	9300      	str	r3, [sp, #0]
 80001a4:	2310      	movs	r3, #16
 80001a6:	2120      	movs	r1, #32
 80001a8:	4860      	ldr	r0, [pc, #384]	; (800032c <main+0x1d0>)
 80001aa:	f001 f979 	bl	80014a0 <HAL_I2C_Master_Receive>

  for(int i = 0;i<8;i++){
 80001ae:	2300      	movs	r3, #0
 80001b0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80001b4:	e019      	b.n	80001ea <main+0x8e>
    dbg("reg %d = %x\n\r",i,((data[i*2]<<8)+data[i*2+1]));
 80001b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80001ba:	005b      	lsls	r3, r3, #1
 80001bc:	f107 0208 	add.w	r2, r7, #8
 80001c0:	5cd3      	ldrb	r3, [r2, r3]
 80001c2:	021b      	lsls	r3, r3, #8
 80001c4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80001c8:	0052      	lsls	r2, r2, #1
 80001ca:	3201      	adds	r2, #1
 80001cc:	f107 0108 	add.w	r1, r7, #8
 80001d0:	5c8a      	ldrb	r2, [r1, r2]
 80001d2:	4413      	add	r3, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 80001da:	4855      	ldr	r0, [pc, #340]	; (8000330 <main+0x1d4>)
 80001dc:	f000 fc04 	bl	80009e8 <dbg>
  for(int i = 0;i<8;i++){
 80001e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80001e4:	3301      	adds	r3, #1
 80001e6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80001ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80001ee:	2b07      	cmp	r3, #7
 80001f0:	dde1      	ble.n	80001b6 <main+0x5a>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    uint8_t word[2];
    HAL_I2C_Master_Receive(&hi2c2, 0x10<<1, word, 2, 10);
 80001f2:	1d3a      	adds	r2, r7, #4
 80001f4:	230a      	movs	r3, #10
 80001f6:	9300      	str	r3, [sp, #0]
 80001f8:	2302      	movs	r3, #2
 80001fa:	2120      	movs	r1, #32
 80001fc:	484b      	ldr	r0, [pc, #300]	; (800032c <main+0x1d0>)
 80001fe:	f001 f94f 	bl	80014a0 <HAL_I2C_Master_Receive>
    dbg("read reg val = %x %x\n\r",word[0], word[1]);
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	4619      	mov	r1, r3
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	785b      	ldrb	r3, [r3, #1]
 800020c:	461a      	mov	r2, r3
 800020e:	4849      	ldr	r0, [pc, #292]	; (8000334 <main+0x1d8>)
 8000210:	f000 fbea 	bl	80009e8 <dbg>

    rda_reg0a r;
    uint8_t *w1=(uint8_t*)word;
 8000214:	1d3b      	adds	r3, r7, #4
 8000216:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    uint8_t *w2=(uint8_t*)&r;
 800021a:	463b      	mov	r3, r7
 800021c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    *w2=*(w1+1);
 8000220:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000224:	785a      	ldrb	r2, [r3, #1]
 8000226:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800022a:	701a      	strb	r2, [r3, #0]
    *(w2+1)=*w1;
 800022c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000230:	3301      	adds	r3, #1
 8000232:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000236:	7812      	ldrb	r2, [r2, #0]
 8000238:	701a      	strb	r2, [r3, #0]



    dbg("raw = %x\n\r",r.raw);
 800023a:	463b      	mov	r3, r7
 800023c:	881b      	ldrh	r3, [r3, #0]
 800023e:	4619      	mov	r1, r3
 8000240:	483d      	ldr	r0, [pc, #244]	; (8000338 <main+0x1dc>)
 8000242:	f000 fbd1 	bl	80009e8 <dbg>
    dbg("RDSR = %x\n\r",r.refined.RDSR);
 8000246:	463b      	mov	r3, r7
 8000248:	785b      	ldrb	r3, [r3, #1]
 800024a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800024e:	b2db      	uxtb	r3, r3
 8000250:	4619      	mov	r1, r3
 8000252:	483a      	ldr	r0, [pc, #232]	; (800033c <main+0x1e0>)
 8000254:	f000 fbc8 	bl	80009e8 <dbg>
    dbg("STC = %x\n\r",r.refined.STC);
 8000258:	463b      	mov	r3, r7
 800025a:	785b      	ldrb	r3, [r3, #1]
 800025c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4619      	mov	r1, r3
 8000264:	4836      	ldr	r0, [pc, #216]	; (8000340 <main+0x1e4>)
 8000266:	f000 fbbf 	bl	80009e8 <dbg>
    dbg("CHAN = %x\n\r",r.refined.READCHAN);
 800026a:	463b      	mov	r3, r7
 800026c:	881b      	ldrh	r3, [r3, #0]
 800026e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	4833      	ldr	r0, [pc, #204]	; (8000344 <main+0x1e8>)
 8000278:	f000 fbb6 	bl	80009e8 <dbg>
    dbg("ST = %x\n\r",r.refined.ST);
 800027c:	463b      	mov	r3, r7
 800027e:	785b      	ldrb	r3, [r3, #1]
 8000280:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000284:	b2db      	uxtb	r3, r3
 8000286:	4619      	mov	r1, r3
 8000288:	482f      	ldr	r0, [pc, #188]	; (8000348 <main+0x1ec>)
 800028a:	f000 fbad 	bl	80009e8 <dbg>
    dbg("BLK_E = %x\n\r",r.refined.BLK_E);
 800028e:	463b      	mov	r3, r7
 8000290:	785b      	ldrb	r3, [r3, #1]
 8000292:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000296:	b2db      	uxtb	r3, r3
 8000298:	4619      	mov	r1, r3
 800029a:	482c      	ldr	r0, [pc, #176]	; (800034c <main+0x1f0>)
 800029c:	f000 fba4 	bl	80009e8 <dbg>
    dbg("RDSS = %x\n\r",r.refined.RDSS);
 80002a0:	463b      	mov	r3, r7
 80002a2:	785b      	ldrb	r3, [r3, #1]
 80002a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	4619      	mov	r1, r3
 80002ac:	4828      	ldr	r0, [pc, #160]	; (8000350 <main+0x1f4>)
 80002ae:	f000 fb9b 	bl	80009e8 <dbg>
    dbg("SF = %x\n\r",r.refined.SF);
 80002b2:	463b      	mov	r3, r7
 80002b4:	785b      	ldrb	r3, [r3, #1]
 80002b6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	4619      	mov	r1, r3
 80002be:	4825      	ldr	r0, [pc, #148]	; (8000354 <main+0x1f8>)
 80002c0:	f000 fb92 	bl	80009e8 <dbg>
    dbg("%x\n\r",r);
 80002c4:	463b      	mov	r3, r7
 80002c6:	8819      	ldrh	r1, [r3, #0]
 80002c8:	4823      	ldr	r0, [pc, #140]	; (8000358 <main+0x1fc>)
 80002ca:	f000 fb8d 	bl	80009e8 <dbg>

    HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_RESET);
 80002ce:	2200      	movs	r2, #0
 80002d0:	2102      	movs	r1, #2
 80002d2:	4822      	ldr	r0, [pc, #136]	; (800035c <main+0x200>)
 80002d4:	f000 fe96 	bl	8001004 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80002d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002dc:	f000 fc32 	bl	8000b44 <HAL_Delay>
    HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2102      	movs	r1, #2
 80002e4:	481d      	ldr	r0, [pc, #116]	; (800035c <main+0x200>)
 80002e6:	f000 fe8d 	bl	8001004 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80002ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002ee:	f000 fc29 	bl	8000b44 <HAL_Delay>

    uint8_t res=0;
 80002f2:	2300      	movs	r3, #0
 80002f4:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
    res = rda5807_write_register(0x02, 1);
 80002f8:	2101      	movs	r1, #1
 80002fa:	2002      	movs	r0, #2
 80002fc:	f000 f9bc 	bl	8000678 <rda5807_write_register>
 8000300:	4603      	mov	r3, r0
 8000302:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
    res = rda5807_write_register(0x03, 255<<6);
 8000306:	f44f 517f 	mov.w	r1, #16320	; 0x3fc0
 800030a:	2003      	movs	r0, #3
 800030c:	f000 f9b4 	bl	8000678 <rda5807_write_register>
 8000310:	4603      	mov	r3, r0
 8000312:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
    dbg("write result %d\n\r",res);
 8000316:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 800031a:	4619      	mov	r1, r3
 800031c:	4810      	ldr	r0, [pc, #64]	; (8000360 <main+0x204>)
 800031e:	f000 fb63 	bl	80009e8 <dbg>
  {
 8000322:	e766      	b.n	80001f2 <main+0x96>
 8000324:	200000ec 	.word	0x200000ec
 8000328:	08003654 	.word	0x08003654
 800032c:	20000098 	.word	0x20000098
 8000330:	08003660 	.word	0x08003660
 8000334:	08003670 	.word	0x08003670
 8000338:	08003688 	.word	0x08003688
 800033c:	08003694 	.word	0x08003694
 8000340:	080036a0 	.word	0x080036a0
 8000344:	080036ac 	.word	0x080036ac
 8000348:	080036b8 	.word	0x080036b8
 800034c:	080036c4 	.word	0x080036c4
 8000350:	080036d4 	.word	0x080036d4
 8000354:	080036e0 	.word	0x080036e0
 8000358:	080036ec 	.word	0x080036ec
 800035c:	40010800 	.word	0x40010800
 8000360:	080036f4 	.word	0x080036f4

08000364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b090      	sub	sp, #64	; 0x40
 8000368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800036a:	f107 0318 	add.w	r3, r7, #24
 800036e:	2228      	movs	r2, #40	; 0x28
 8000370:	2100      	movs	r1, #0
 8000372:	4618      	mov	r0, r3
 8000374:	f002 fd51 	bl	8002e1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	2200      	movs	r2, #0
 800037c:	601a      	str	r2, [r3, #0]
 800037e:	605a      	str	r2, [r3, #4]
 8000380:	609a      	str	r2, [r3, #8]
 8000382:	60da      	str	r2, [r3, #12]
 8000384:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000386:	2301      	movs	r3, #1
 8000388:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800038a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800038e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000390:	2300      	movs	r3, #0
 8000392:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000394:	2301      	movs	r3, #1
 8000396:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000398:	2302      	movs	r3, #2
 800039a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800039c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a8:	f107 0318 	add.w	r3, r7, #24
 80003ac:	4618      	mov	r0, r3
 80003ae:	f001 ff2b 	bl	8002208 <HAL_RCC_OscConfig>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d001      	beq.n	80003bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003b8:	f000 f8bc 	bl	8000534 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003bc:	230f      	movs	r3, #15
 80003be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c0:	2302      	movs	r3, #2
 80003c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c4:	2300      	movs	r3, #0
 80003c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ce:	2300      	movs	r3, #0
 80003d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	2102      	movs	r1, #2
 80003d6:	4618      	mov	r0, r3
 80003d8:	f002 f996 	bl	8002708 <HAL_RCC_ClockConfig>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003e2:	f000 f8a7 	bl	8000534 <Error_Handler>
  }
}
 80003e6:	bf00      	nop
 80003e8:	3740      	adds	r7, #64	; 0x40
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
	...

080003f0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <MX_I2C2_Init+0x50>)
 80003f6:	4a13      	ldr	r2, [pc, #76]	; (8000444 <MX_I2C2_Init+0x54>)
 80003f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80003fa:	4b11      	ldr	r3, [pc, #68]	; (8000440 <MX_I2C2_Init+0x50>)
 80003fc:	4a12      	ldr	r2, [pc, #72]	; (8000448 <MX_I2C2_Init+0x58>)
 80003fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000400:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <MX_I2C2_Init+0x50>)
 8000402:	2200      	movs	r2, #0
 8000404:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <MX_I2C2_Init+0x50>)
 8000408:	2200      	movs	r2, #0
 800040a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800040c:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <MX_I2C2_Init+0x50>)
 800040e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000412:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000414:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <MX_I2C2_Init+0x50>)
 8000416:	2200      	movs	r2, #0
 8000418:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800041a:	4b09      	ldr	r3, [pc, #36]	; (8000440 <MX_I2C2_Init+0x50>)
 800041c:	2200      	movs	r2, #0
 800041e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000420:	4b07      	ldr	r3, [pc, #28]	; (8000440 <MX_I2C2_Init+0x50>)
 8000422:	2200      	movs	r2, #0
 8000424:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000426:	4b06      	ldr	r3, [pc, #24]	; (8000440 <MX_I2C2_Init+0x50>)
 8000428:	2200      	movs	r2, #0
 800042a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800042c:	4804      	ldr	r0, [pc, #16]	; (8000440 <MX_I2C2_Init+0x50>)
 800042e:	f000 fe01 	bl	8001034 <HAL_I2C_Init>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000438:	f000 f87c 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000098 	.word	0x20000098
 8000444:	40005800 	.word	0x40005800
 8000448:	000186a0 	.word	0x000186a0

0800044c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000450:	4b11      	ldr	r3, [pc, #68]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000452:	4a12      	ldr	r2, [pc, #72]	; (800049c <MX_USART1_UART_Init+0x50>)
 8000454:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000456:	4b10      	ldr	r3, [pc, #64]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000458:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800045c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800045e:	4b0e      	ldr	r3, [pc, #56]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000460:	2200      	movs	r2, #0
 8000462:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000464:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000466:	2200      	movs	r2, #0
 8000468:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800046a:	4b0b      	ldr	r3, [pc, #44]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 800046c:	2200      	movs	r2, #0
 800046e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000470:	4b09      	ldr	r3, [pc, #36]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000472:	220c      	movs	r2, #12
 8000474:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000476:	4b08      	ldr	r3, [pc, #32]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000478:	2200      	movs	r2, #0
 800047a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800047c:	4b06      	ldr	r3, [pc, #24]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 800047e:	2200      	movs	r2, #0
 8000480:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000482:	4805      	ldr	r0, [pc, #20]	; (8000498 <MX_USART1_UART_Init+0x4c>)
 8000484:	f002 fadc 	bl	8002a40 <HAL_UART_Init>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d001      	beq.n	8000492 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800048e:	f000 f851 	bl	8000534 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	200000ec 	.word	0x200000ec
 800049c:	40013800 	.word	0x40013800

080004a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b088      	sub	sp, #32
 80004a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a6:	f107 0310 	add.w	r3, r7, #16
 80004aa:	2200      	movs	r2, #0
 80004ac:	601a      	str	r2, [r3, #0]
 80004ae:	605a      	str	r2, [r3, #4]
 80004b0:	609a      	str	r2, [r3, #8]
 80004b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004b4:	4b1d      	ldr	r3, [pc, #116]	; (800052c <MX_GPIO_Init+0x8c>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	4a1c      	ldr	r2, [pc, #112]	; (800052c <MX_GPIO_Init+0x8c>)
 80004ba:	f043 0320 	orr.w	r3, r3, #32
 80004be:	6193      	str	r3, [r2, #24]
 80004c0:	4b1a      	ldr	r3, [pc, #104]	; (800052c <MX_GPIO_Init+0x8c>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	f003 0320 	and.w	r3, r3, #32
 80004c8:	60fb      	str	r3, [r7, #12]
 80004ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004cc:	4b17      	ldr	r3, [pc, #92]	; (800052c <MX_GPIO_Init+0x8c>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	4a16      	ldr	r2, [pc, #88]	; (800052c <MX_GPIO_Init+0x8c>)
 80004d2:	f043 0304 	orr.w	r3, r3, #4
 80004d6:	6193      	str	r3, [r2, #24]
 80004d8:	4b14      	ldr	r3, [pc, #80]	; (800052c <MX_GPIO_Init+0x8c>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f003 0304 	and.w	r3, r3, #4
 80004e0:	60bb      	str	r3, [r7, #8]
 80004e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e4:	4b11      	ldr	r3, [pc, #68]	; (800052c <MX_GPIO_Init+0x8c>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	4a10      	ldr	r2, [pc, #64]	; (800052c <MX_GPIO_Init+0x8c>)
 80004ea:	f043 0308 	orr.w	r3, r3, #8
 80004ee:	6193      	str	r3, [r2, #24]
 80004f0:	4b0e      	ldr	r3, [pc, #56]	; (800052c <MX_GPIO_Init+0x8c>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	f003 0308 	and.w	r3, r3, #8
 80004f8:	607b      	str	r3, [r7, #4]
 80004fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2102      	movs	r1, #2
 8000500:	480b      	ldr	r0, [pc, #44]	; (8000530 <MX_GPIO_Init+0x90>)
 8000502:	f000 fd7f 	bl	8001004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_BOARD_Pin;
 8000506:	2302      	movs	r3, #2
 8000508:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050a:	2301      	movs	r3, #1
 800050c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050e:	2300      	movs	r3, #0
 8000510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000512:	2302      	movs	r3, #2
 8000514:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BOARD_GPIO_Port, &GPIO_InitStruct);
 8000516:	f107 0310 	add.w	r3, r7, #16
 800051a:	4619      	mov	r1, r3
 800051c:	4804      	ldr	r0, [pc, #16]	; (8000530 <MX_GPIO_Init+0x90>)
 800051e:	f000 fc17 	bl	8000d50 <HAL_GPIO_Init>

}
 8000522:	bf00      	nop
 8000524:	3720      	adds	r7, #32
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	40021000 	.word	0x40021000
 8000530:	40010800 	.word	0x40010800

08000534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <rda5807_init>:
rda5807_config_t rda5807_config;
rda5807_status_t rda5807_status;



int8_t rda5807_init(I2C_HandleTypeDef *i2c_h) {
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  // check is RDA I2C working
  if (rda5807_check_is_connected(i2c_h) == RDA5807_NOT_FOUND) {
 8000548:	6878      	ldr	r0, [r7, #4]
 800054a:	f000 f87b 	bl	8000644 <rda5807_check_is_connected>
 800054e:	4603      	mov	r3, r0
 8000550:	f113 0f02 	cmn.w	r3, #2
 8000554:	d102      	bne.n	800055c <rda5807_init+0x1c>
    return RDA5807_NOT_FOUND;
 8000556:	f06f 0301 	mvn.w	r3, #1
 800055a:	e060      	b.n	800061e <rda5807_init+0xde>
  }
  rdahi2c = *i2c_h;
 800055c:	4a32      	ldr	r2, [pc, #200]	; (8000628 <rda5807_init+0xe8>)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4610      	mov	r0, r2
 8000562:	4619      	mov	r1, r3
 8000564:	2354      	movs	r3, #84	; 0x54
 8000566:	461a      	mov	r2, r3
 8000568:	f002 fc4c 	bl	8002e04 <memcpy>
  dbg("1 = %x\n\r",rda5807_config.reg00.raw);
 800056c:	4b2f      	ldr	r3, [pc, #188]	; (800062c <rda5807_init+0xec>)
 800056e:	881b      	ldrh	r3, [r3, #0]
 8000570:	4619      	mov	r1, r3
 8000572:	482f      	ldr	r0, [pc, #188]	; (8000630 <rda5807_init+0xf0>)
 8000574:	f000 fa38 	bl	80009e8 <dbg>
  dbg("2 = %x\n\r",rda5807_config.reg01.raw);
 8000578:	4b2c      	ldr	r3, [pc, #176]	; (800062c <rda5807_init+0xec>)
 800057a:	881b      	ldrh	r3, [r3, #0]
 800057c:	4619      	mov	r1, r3
 800057e:	482d      	ldr	r0, [pc, #180]	; (8000634 <rda5807_init+0xf4>)
 8000580:	f000 fa32 	bl	80009e8 <dbg>
  dbg("3 = %x\n\r",rda5807_config.reg02.raw);
 8000584:	4b29      	ldr	r3, [pc, #164]	; (800062c <rda5807_init+0xec>)
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	4619      	mov	r1, r3
 800058a:	482b      	ldr	r0, [pc, #172]	; (8000638 <rda5807_init+0xf8>)
 800058c:	f000 fa2c 	bl	80009e8 <dbg>
  dbg("4 = %x\n\r",rda5807_config.reg03.raw);
 8000590:	4b26      	ldr	r3, [pc, #152]	; (800062c <rda5807_init+0xec>)
 8000592:	881b      	ldrh	r3, [r3, #0]
 8000594:	4619      	mov	r1, r3
 8000596:	4829      	ldr	r0, [pc, #164]	; (800063c <rda5807_init+0xfc>)
 8000598:	f000 fa26 	bl	80009e8 <dbg>
  dbg("5 = %x\n\r",rda5807_config.reg04.raw);
 800059c:	4b23      	ldr	r3, [pc, #140]	; (800062c <rda5807_init+0xec>)
 800059e:	881b      	ldrh	r3, [r3, #0]
 80005a0:	4619      	mov	r1, r3
 80005a2:	4827      	ldr	r0, [pc, #156]	; (8000640 <rda5807_init+0x100>)
 80005a4:	f000 fa20 	bl	80009e8 <dbg>

  // set init values of registers
  rda5807_config.reg02.refined.MONO = 1;
 80005a8:	4a20      	ldr	r2, [pc, #128]	; (800062c <rda5807_init+0xec>)
 80005aa:	7853      	ldrb	r3, [r2, #1]
 80005ac:	f043 0320 	orr.w	r3, r3, #32
 80005b0:	7053      	strb	r3, [r2, #1]
  rda5807_config.reg02.refined.DMUTE = 1;
 80005b2:	4a1e      	ldr	r2, [pc, #120]	; (800062c <rda5807_init+0xec>)
 80005b4:	7853      	ldrb	r3, [r2, #1]
 80005b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005ba:	7053      	strb	r3, [r2, #1]
  rda5807_config.reg02.refined.DHIZ = 1;
 80005bc:	4a1b      	ldr	r2, [pc, #108]	; (800062c <rda5807_init+0xec>)
 80005be:	7853      	ldrb	r3, [r2, #1]
 80005c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005c4:	7053      	strb	r3, [r2, #1]
  rda5807_config.reg02.refined.ENABLE = 1;
 80005c6:	4a19      	ldr	r2, [pc, #100]	; (800062c <rda5807_init+0xec>)
 80005c8:	7813      	ldrb	r3, [r2, #0]
 80005ca:	f043 0301 	orr.w	r3, r3, #1
 80005ce:	7013      	strb	r3, [r2, #0]

  rda5807_config.reg05.refined.INT_MODE = 0;
 80005d0:	4a16      	ldr	r2, [pc, #88]	; (800062c <rda5807_init+0xec>)
 80005d2:	7853      	ldrb	r3, [r2, #1]
 80005d4:	f36f 13c7 	bfc	r3, #7, #1
 80005d8:	7053      	strb	r3, [r2, #1]
  rda5807_config.reg05.refined.LNA_PORT_SEL = 2;
 80005da:	4a14      	ldr	r2, [pc, #80]	; (800062c <rda5807_init+0xec>)
 80005dc:	7813      	ldrb	r3, [r2, #0]
 80005de:	2102      	movs	r1, #2
 80005e0:	f361 1387 	bfi	r3, r1, #6, #2
 80005e4:	7013      	strb	r3, [r2, #0]
  rda5807_config.reg05.refined.LNA_ICSEL_BIT = 0;
 80005e6:	4a11      	ldr	r2, [pc, #68]	; (800062c <rda5807_init+0xec>)
 80005e8:	7813      	ldrb	r3, [r2, #0]
 80005ea:	f36f 1305 	bfc	r3, #4, #2
 80005ee:	7013      	strb	r3, [r2, #0]
  rda5807_config.reg05.refined.SEEKTH = 8;
 80005f0:	4a0e      	ldr	r2, [pc, #56]	; (800062c <rda5807_init+0xec>)
 80005f2:	7853      	ldrb	r3, [r2, #1]
 80005f4:	2108      	movs	r1, #8
 80005f6:	f361 0303 	bfi	r3, r1, #0, #4
 80005fa:	7053      	strb	r3, [r2, #1]
  rda5807_config.reg05.refined.VOLUME = 0b1011;
 80005fc:	4a0b      	ldr	r2, [pc, #44]	; (800062c <rda5807_init+0xec>)
 80005fe:	7813      	ldrb	r3, [r2, #0]
 8000600:	210b      	movs	r1, #11
 8000602:	f361 0303 	bfi	r3, r1, #0, #4
 8000606:	7013      	strb	r3, [r2, #0]
  //rda5807_config.reg00.refined.CHIPID = 0x04;
  // TODO:
  //rda5807_write_register(0x02, rda5807_config.reg02.raw);
  //rda5807_write_register(0x02, rda5807_config.reg05.raw);

  rda5807_write_register(0x02, 0b1111000000000001);
 8000608:	f24f 0101 	movw	r1, #61441	; 0xf001
 800060c:	2002      	movs	r0, #2
 800060e:	f000 f833 	bl	8000678 <rda5807_write_register>
  rda5807_write_register(0x05, 0b0000100010111111);
 8000612:	f640 01bf 	movw	r1, #2239	; 0x8bf
 8000616:	2005      	movs	r0, #5
 8000618:	f000 f82e 	bl	8000678 <rda5807_write_register>

  return RDA5807_OK;
 800061c:	2300      	movs	r3, #0
}
 800061e:	4618      	mov	r0, r3
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	2000012c 	.word	0x2000012c
 800062c:	20000184 	.word	0x20000184
 8000630:	08003708 	.word	0x08003708
 8000634:	08003714 	.word	0x08003714
 8000638:	08003720 	.word	0x08003720
 800063c:	0800372c 	.word	0x0800372c
 8000640:	08003738 	.word	0x08003738

08000644 <rda5807_check_is_connected>:

int8_t rda5807_check_is_connected(I2C_HandleTypeDef *i2c) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  uint8_t err = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	73fb      	strb	r3, [r7, #15]
  err = HAL_I2C_IsDeviceReady(i2c, 0x10 << 1, 2, 50);
 8000650:	2332      	movs	r3, #50	; 0x32
 8000652:	2202      	movs	r2, #2
 8000654:	2120      	movs	r1, #32
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f001 f97c 	bl	8001954 <HAL_I2C_IsDeviceReady>
 800065c:	4603      	mov	r3, r0
 800065e:	73fb      	strb	r3, [r7, #15]
  return err ? RDA5807_NOT_FOUND : RDA5807_OK;
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d002      	beq.n	800066c <rda5807_check_is_connected+0x28>
 8000666:	f06f 0301 	mvn.w	r3, #1
 800066a:	e000      	b.n	800066e <rda5807_check_is_connected+0x2a>
 800066c:	2300      	movs	r3, #0
}
 800066e:	4618      	mov	r0, r3
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
	...

08000678 <rda5807_write_register>:

int8_t rda5807_write_register(uint8_t reg, uint16_t val) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af02      	add	r7, sp, #8
 800067e:	4603      	mov	r3, r0
 8000680:	460a      	mov	r2, r1
 8000682:	71fb      	strb	r3, [r7, #7]
 8000684:	4613      	mov	r3, r2
 8000686:	80bb      	strh	r3, [r7, #4]
  // check register addres is valid
  if (reg < 0x02 || reg > 0x08)
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	2b01      	cmp	r3, #1
 800068c:	d902      	bls.n	8000694 <rda5807_write_register+0x1c>
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	2b08      	cmp	r3, #8
 8000692:	d902      	bls.n	800069a <rda5807_write_register+0x22>
    return RDA5807_WRITE_ERROR;
 8000694:	f06f 0302 	mvn.w	r3, #2
 8000698:	e033      	b.n	8000702 <rda5807_write_register+0x8a>
  // prepare send buffer
  uint8_t data[3];
  data[0] = reg;
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	733b      	strb	r3, [r7, #12]
  data[1] = val >> 8;
 800069e:	88bb      	ldrh	r3, [r7, #4]
 80006a0:	0a1b      	lsrs	r3, r3, #8
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	737b      	strb	r3, [r7, #13]
  data[2] = (uint8_t)val & 0xFF;
 80006a8:	88bb      	ldrh	r3, [r7, #4]
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	73bb      	strb	r3, [r7, #14]


  dbg("chip id = %x\n\r",rda5807_config.reg00.raw);
 80006ae:	4b17      	ldr	r3, [pc, #92]	; (800070c <rda5807_write_register+0x94>)
 80006b0:	881b      	ldrh	r3, [r3, #0]
 80006b2:	4619      	mov	r1, r3
 80006b4:	4816      	ldr	r0, [pc, #88]	; (8000710 <rda5807_write_register+0x98>)
 80006b6:	f000 f997 	bl	80009e8 <dbg>
  dbg("sizeof s truct = %d\n\r",sizeof(rda5807_config.reg02));
 80006ba:	2102      	movs	r1, #2
 80006bc:	4815      	ldr	r0, [pc, #84]	; (8000714 <rda5807_write_register+0x9c>)
 80006be:	f000 f993 	bl	80009e8 <dbg>
  dbg("r = %x\n\r", val);
 80006c2:	88bb      	ldrh	r3, [r7, #4]
 80006c4:	4619      	mov	r1, r3
 80006c6:	4814      	ldr	r0, [pc, #80]	; (8000718 <rda5807_write_register+0xa0>)
 80006c8:	f000 f98e 	bl	80009e8 <dbg>
  dbg("1=%x 2=%x=3%x\n\r", data[0],data[1],data[2]);
 80006cc:	7b3b      	ldrb	r3, [r7, #12]
 80006ce:	4619      	mov	r1, r3
 80006d0:	7b7b      	ldrb	r3, [r7, #13]
 80006d2:	461a      	mov	r2, r3
 80006d4:	7bbb      	ldrb	r3, [r7, #14]
 80006d6:	4811      	ldr	r0, [pc, #68]	; (800071c <rda5807_write_register+0xa4>)
 80006d8:	f000 f986 	bl	80009e8 <dbg>
  //while(1);
  // send data to rda5807
  HAL_StatusTypeDef err;
  err = HAL_I2C_Master_Transmit(&rdahi2c, RDA5807_DIRECT_WRITE_REGISTER << 1,
 80006dc:	f107 020c 	add.w	r2, r7, #12
 80006e0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80006e4:	9300      	str	r3, [sp, #0]
 80006e6:	2303      	movs	r3, #3
 80006e8:	2120      	movs	r1, #32
 80006ea:	480d      	ldr	r0, [pc, #52]	; (8000720 <rda5807_write_register+0xa8>)
 80006ec:	f000 fdda 	bl	80012a4 <HAL_I2C_Master_Transmit>
 80006f0:	4603      	mov	r3, r0
 80006f2:	73fb      	strb	r3, [r7, #15]
                                 data, 3, 300);
  if(err!=HAL_OK)
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d002      	beq.n	8000700 <rda5807_write_register+0x88>
    return RDA5807_WRITE_ERROR;
 80006fa:	f06f 0302 	mvn.w	r3, #2
 80006fe:	e000      	b.n	8000702 <rda5807_write_register+0x8a>
  return RDA5807_OK;
 8000700:	2300      	movs	r3, #0

}
 8000702:	4618      	mov	r0, r3
 8000704:	3710      	adds	r7, #16
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000184 	.word	0x20000184
 8000710:	08003744 	.word	0x08003744
 8000714:	08003754 	.word	0x08003754
 8000718:	0800376c 	.word	0x0800376c
 800071c:	08003778 	.word	0x08003778
 8000720:	2000012c 	.word	0x2000012c

08000724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800072a:	4b15      	ldr	r3, [pc, #84]	; (8000780 <HAL_MspInit+0x5c>)
 800072c:	699b      	ldr	r3, [r3, #24]
 800072e:	4a14      	ldr	r2, [pc, #80]	; (8000780 <HAL_MspInit+0x5c>)
 8000730:	f043 0301 	orr.w	r3, r3, #1
 8000734:	6193      	str	r3, [r2, #24]
 8000736:	4b12      	ldr	r3, [pc, #72]	; (8000780 <HAL_MspInit+0x5c>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	f003 0301 	and.w	r3, r3, #1
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000742:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <HAL_MspInit+0x5c>)
 8000744:	69db      	ldr	r3, [r3, #28]
 8000746:	4a0e      	ldr	r2, [pc, #56]	; (8000780 <HAL_MspInit+0x5c>)
 8000748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800074c:	61d3      	str	r3, [r2, #28]
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <HAL_MspInit+0x5c>)
 8000750:	69db      	ldr	r3, [r3, #28]
 8000752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <HAL_MspInit+0x60>)
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	4a04      	ldr	r2, [pc, #16]	; (8000784 <HAL_MspInit+0x60>)
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000776:	bf00      	nop
 8000778:	3714      	adds	r7, #20
 800077a:	46bd      	mov	sp, r7
 800077c:	bc80      	pop	{r7}
 800077e:	4770      	bx	lr
 8000780:	40021000 	.word	0x40021000
 8000784:	40010000 	.word	0x40010000

08000788 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b088      	sub	sp, #32
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a16      	ldr	r2, [pc, #88]	; (80007fc <HAL_I2C_MspInit+0x74>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d124      	bne.n	80007f2 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a8:	4b15      	ldr	r3, [pc, #84]	; (8000800 <HAL_I2C_MspInit+0x78>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	4a14      	ldr	r2, [pc, #80]	; (8000800 <HAL_I2C_MspInit+0x78>)
 80007ae:	f043 0308 	orr.w	r3, r3, #8
 80007b2:	6193      	str	r3, [r2, #24]
 80007b4:	4b12      	ldr	r3, [pc, #72]	; (8000800 <HAL_I2C_MspInit+0x78>)
 80007b6:	699b      	ldr	r3, [r3, #24]
 80007b8:	f003 0308 	and.w	r3, r3, #8
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80007c0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007c6:	2312      	movs	r3, #18
 80007c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ca:	2303      	movs	r3, #3
 80007cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ce:	f107 0310 	add.w	r3, r7, #16
 80007d2:	4619      	mov	r1, r3
 80007d4:	480b      	ldr	r0, [pc, #44]	; (8000804 <HAL_I2C_MspInit+0x7c>)
 80007d6:	f000 fabb 	bl	8000d50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <HAL_I2C_MspInit+0x78>)
 80007dc:	69db      	ldr	r3, [r3, #28]
 80007de:	4a08      	ldr	r2, [pc, #32]	; (8000800 <HAL_I2C_MspInit+0x78>)
 80007e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007e4:	61d3      	str	r3, [r2, #28]
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <HAL_I2C_MspInit+0x78>)
 80007e8:	69db      	ldr	r3, [r3, #28]
 80007ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80007f2:	bf00      	nop
 80007f4:	3720      	adds	r7, #32
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40005800 	.word	0x40005800
 8000800:	40021000 	.word	0x40021000
 8000804:	40010c00 	.word	0x40010c00

08000808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	f107 0310 	add.w	r3, r7, #16
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a1c      	ldr	r2, [pc, #112]	; (8000894 <HAL_UART_MspInit+0x8c>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d131      	bne.n	800088c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000828:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <HAL_UART_MspInit+0x90>)
 800082a:	699b      	ldr	r3, [r3, #24]
 800082c:	4a1a      	ldr	r2, [pc, #104]	; (8000898 <HAL_UART_MspInit+0x90>)
 800082e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000832:	6193      	str	r3, [r2, #24]
 8000834:	4b18      	ldr	r3, [pc, #96]	; (8000898 <HAL_UART_MspInit+0x90>)
 8000836:	699b      	ldr	r3, [r3, #24]
 8000838:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000840:	4b15      	ldr	r3, [pc, #84]	; (8000898 <HAL_UART_MspInit+0x90>)
 8000842:	699b      	ldr	r3, [r3, #24]
 8000844:	4a14      	ldr	r2, [pc, #80]	; (8000898 <HAL_UART_MspInit+0x90>)
 8000846:	f043 0304 	orr.w	r3, r3, #4
 800084a:	6193      	str	r3, [r2, #24]
 800084c:	4b12      	ldr	r3, [pc, #72]	; (8000898 <HAL_UART_MspInit+0x90>)
 800084e:	699b      	ldr	r3, [r3, #24]
 8000850:	f003 0304 	and.w	r3, r3, #4
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000858:	f44f 7300 	mov.w	r3, #512	; 0x200
 800085c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085e:	2302      	movs	r3, #2
 8000860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000862:	2303      	movs	r3, #3
 8000864:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000866:	f107 0310 	add.w	r3, r7, #16
 800086a:	4619      	mov	r1, r3
 800086c:	480b      	ldr	r0, [pc, #44]	; (800089c <HAL_UART_MspInit+0x94>)
 800086e:	f000 fa6f 	bl	8000d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000872:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000880:	f107 0310 	add.w	r3, r7, #16
 8000884:	4619      	mov	r1, r3
 8000886:	4805      	ldr	r0, [pc, #20]	; (800089c <HAL_UART_MspInit+0x94>)
 8000888:	f000 fa62 	bl	8000d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800088c:	bf00      	nop
 800088e:	3720      	adds	r7, #32
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	40013800 	.word	0x40013800
 8000898:	40021000 	.word	0x40021000
 800089c:	40010800 	.word	0x40010800

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <HardFault_Handler+0x4>

080008b2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b2:	b480      	push	{r7}
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <MemManage_Handler+0x4>

080008b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <BusFault_Handler+0x4>

080008be <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <UsageFault_Handler+0x4>

080008c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ec:	f000 f90e 	bl	8000b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b086      	sub	sp, #24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008fc:	4a14      	ldr	r2, [pc, #80]	; (8000950 <_sbrk+0x5c>)
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <_sbrk+0x60>)
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000908:	4b13      	ldr	r3, [pc, #76]	; (8000958 <_sbrk+0x64>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d102      	bne.n	8000916 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000910:	4b11      	ldr	r3, [pc, #68]	; (8000958 <_sbrk+0x64>)
 8000912:	4a12      	ldr	r2, [pc, #72]	; (800095c <_sbrk+0x68>)
 8000914:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000916:	4b10      	ldr	r3, [pc, #64]	; (8000958 <_sbrk+0x64>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4413      	add	r3, r2
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	429a      	cmp	r2, r3
 8000922:	d207      	bcs.n	8000934 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000924:	f002 fa44 	bl	8002db0 <__errno>
 8000928:	4602      	mov	r2, r0
 800092a:	230c      	movs	r3, #12
 800092c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800092e:	f04f 33ff 	mov.w	r3, #4294967295
 8000932:	e009      	b.n	8000948 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <_sbrk+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800093a:	4b07      	ldr	r3, [pc, #28]	; (8000958 <_sbrk+0x64>)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4413      	add	r3, r2
 8000942:	4a05      	ldr	r2, [pc, #20]	; (8000958 <_sbrk+0x64>)
 8000944:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000946:	68fb      	ldr	r3, [r7, #12]
}
 8000948:	4618      	mov	r0, r3
 800094a:	3718      	adds	r7, #24
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20005000 	.word	0x20005000
 8000954:	00000400 	.word	0x00000400
 8000958:	2000008c 	.word	0x2000008c
 800095c:	200001d0 	.word	0x200001d0

08000960 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr

0800096c <uart_dbg_init>:
#include "main.h"


UART_HandleTypeDef dbg_uart_handler;

void uart_dbg_init(UART_HandleTypeDef* uart_handler){
 800096c:	b5b0      	push	{r4, r5, r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	dbg_uart_handler = *uart_handler;
 8000974:	4a0a      	ldr	r2, [pc, #40]	; (80009a0 <uart_dbg_init+0x34>)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4614      	mov	r4, r2
 800097a:	461d      	mov	r5, r3
 800097c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800097e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000980:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000982:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000984:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000986:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000988:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800098c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	clear_console();
 8000990:	f000 f83c 	bl	8000a0c <clear_console>
	hide_cursor_console();
 8000994:	f000 f844 	bl	8000a20 <hide_cursor_console>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bdb0      	pop	{r4, r5, r7, pc}
 80009a0:	20000188 	.word	0x20000188

080009a4 <vprint>:


void vprint(const char *fmt, va_list argp)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b09c      	sub	sp, #112	; 0x70
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
    char string[100];
    if(0 < vsprintf(string,fmt,argp)) // build string
 80009ae:	f107 030c 	add.w	r3, r7, #12
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	6879      	ldr	r1, [r7, #4]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f002 fa4e 	bl	8002e58 <vsiprintf>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	dd0c      	ble.n	80009dc <vprint+0x38>
    {
        HAL_UART_Transmit(&dbg_uart_handler, (uint8_t*)string, strlen(string),10); // send message via UART
 80009c2:	f107 030c 	add.w	r3, r7, #12
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff fbc0 	bl	800014c <strlen>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	f107 010c 	add.w	r1, r7, #12
 80009d4:	230a      	movs	r3, #10
 80009d6:	4803      	ldr	r0, [pc, #12]	; (80009e4 <vprint+0x40>)
 80009d8:	f002 f87f 	bl	8002ada <HAL_UART_Transmit>
    }
}
 80009dc:	bf00      	nop
 80009de:	3770      	adds	r7, #112	; 0x70
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000188 	.word	0x20000188

080009e8 <dbg>:

void dbg(const char *fmt, ...) // custom printf() function
{
 80009e8:	b40f      	push	{r0, r1, r2, r3}
 80009ea:	b580      	push	{r7, lr}
 80009ec:	b082      	sub	sp, #8
 80009ee:	af00      	add	r7, sp, #0
    va_list argp;
    va_start(argp, fmt);
 80009f0:	f107 0314 	add.w	r3, r7, #20
 80009f4:	607b      	str	r3, [r7, #4]
    vprint(fmt, argp);
 80009f6:	6879      	ldr	r1, [r7, #4]
 80009f8:	6938      	ldr	r0, [r7, #16]
 80009fa:	f7ff ffd3 	bl	80009a4 <vprint>
    va_end(argp);
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a08:	b004      	add	sp, #16
 8000a0a:	4770      	bx	lr

08000a0c <clear_console>:

void clear_console(void){
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  dbg("\033[2J\033[H");// clear console window
 8000a10:	4802      	ldr	r0, [pc, #8]	; (8000a1c <clear_console+0x10>)
 8000a12:	f7ff ffe9 	bl	80009e8 <dbg>
}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	08003788 	.word	0x08003788

08000a20 <hide_cursor_console>:

void home_console(void){
  dbg("\033[H");// clear console window
}

void hide_cursor_console(void){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	dbg("\e[?25l");
 8000a24:	4802      	ldr	r0, [pc, #8]	; (8000a30 <hide_cursor_console+0x10>)
 8000a26:	f7ff ffdf 	bl	80009e8 <dbg>
}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	08003794 	.word	0x08003794

08000a34 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000a34:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000a36:	e003      	b.n	8000a40 <LoopCopyDataInit>

08000a38 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000a38:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000a3a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000a3c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000a3e:	3104      	adds	r1, #4

08000a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000a40:	480a      	ldr	r0, [pc, #40]	; (8000a6c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000a44:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000a46:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000a48:	d3f6      	bcc.n	8000a38 <CopyDataInit>
  ldr r2, =_sbss
 8000a4a:	4a0a      	ldr	r2, [pc, #40]	; (8000a74 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000a4c:	e002      	b.n	8000a54 <LoopFillZerobss>

08000a4e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000a4e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000a50:	f842 3b04 	str.w	r3, [r2], #4

08000a54 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000a56:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000a58:	d3f9      	bcc.n	8000a4e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a5a:	f7ff ff81 	bl	8000960 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a5e:	f002 f9ad 	bl	8002dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a62:	f7ff fb7b 	bl	800015c <main>
  bx lr
 8000a66:	4770      	bx	lr
  ldr r3, =_sidata
 8000a68:	0800380c 	.word	0x0800380c
  ldr r0, =_sdata
 8000a6c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000a70:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000a74:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000a78:	200001d0 	.word	0x200001d0

08000a7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a7c:	e7fe      	b.n	8000a7c <ADC1_2_IRQHandler>
	...

08000a80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a84:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <HAL_Init+0x28>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a07      	ldr	r2, [pc, #28]	; (8000aa8 <HAL_Init+0x28>)
 8000a8a:	f043 0310 	orr.w	r3, r3, #16
 8000a8e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a90:	2003      	movs	r0, #3
 8000a92:	f000 f929 	bl	8000ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a96:	2000      	movs	r0, #0
 8000a98:	f000 f808 	bl	8000aac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a9c:	f7ff fe42 	bl	8000724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aa0:	2300      	movs	r3, #0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40022000 	.word	0x40022000

08000aac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ab4:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <HAL_InitTick+0x54>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <HAL_InitTick+0x58>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	4619      	mov	r1, r3
 8000abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aca:	4618      	mov	r0, r3
 8000acc:	f000 f933 	bl	8000d36 <HAL_SYSTICK_Config>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	e00e      	b.n	8000af8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2b0f      	cmp	r3, #15
 8000ade:	d80a      	bhi.n	8000af6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	6879      	ldr	r1, [r7, #4]
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	f000 f909 	bl	8000cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000aec:	4a06      	ldr	r2, [pc, #24]	; (8000b08 <HAL_InitTick+0x5c>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000af2:	2300      	movs	r3, #0
 8000af4:	e000      	b.n	8000af8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000000 	.word	0x20000000
 8000b04:	20000008 	.word	0x20000008
 8000b08:	20000004 	.word	0x20000004

08000b0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b10:	4b05      	ldr	r3, [pc, #20]	; (8000b28 <HAL_IncTick+0x1c>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <HAL_IncTick+0x20>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	4a03      	ldr	r2, [pc, #12]	; (8000b2c <HAL_IncTick+0x20>)
 8000b1e:	6013      	str	r3, [r2, #0]
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	200001c8 	.word	0x200001c8

08000b30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  return uwTick;
 8000b34:	4b02      	ldr	r3, [pc, #8]	; (8000b40 <HAL_GetTick+0x10>)
 8000b36:	681b      	ldr	r3, [r3, #0]
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bc80      	pop	{r7}
 8000b3e:	4770      	bx	lr
 8000b40:	200001c8 	.word	0x200001c8

08000b44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b4c:	f7ff fff0 	bl	8000b30 <HAL_GetTick>
 8000b50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b5c:	d005      	beq.n	8000b6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b5e:	4b09      	ldr	r3, [pc, #36]	; (8000b84 <HAL_Delay+0x40>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	461a      	mov	r2, r3
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4413      	add	r3, r2
 8000b68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b6a:	bf00      	nop
 8000b6c:	f7ff ffe0 	bl	8000b30 <HAL_GetTick>
 8000b70:	4602      	mov	r2, r0
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d8f7      	bhi.n	8000b6c <HAL_Delay+0x28>
  {
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000008 	.word	0x20000008

08000b88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f003 0307 	and.w	r3, r3, #7
 8000b96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b98:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <__NVIC_SetPriorityGrouping+0x44>)
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b9e:	68ba      	ldr	r2, [r7, #8]
 8000ba0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bba:	4a04      	ldr	r2, [pc, #16]	; (8000bcc <__NVIC_SetPriorityGrouping+0x44>)
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	60d3      	str	r3, [r2, #12]
}
 8000bc0:	bf00      	nop
 8000bc2:	3714      	adds	r7, #20
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd4:	4b04      	ldr	r3, [pc, #16]	; (8000be8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	0a1b      	lsrs	r3, r3, #8
 8000bda:	f003 0307 	and.w	r3, r3, #7
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bc80      	pop	{r7}
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	6039      	str	r1, [r7, #0]
 8000bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	db0a      	blt.n	8000c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	490c      	ldr	r1, [pc, #48]	; (8000c38 <__NVIC_SetPriority+0x4c>)
 8000c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0a:	0112      	lsls	r2, r2, #4
 8000c0c:	b2d2      	uxtb	r2, r2
 8000c0e:	440b      	add	r3, r1
 8000c10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c14:	e00a      	b.n	8000c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4908      	ldr	r1, [pc, #32]	; (8000c3c <__NVIC_SetPriority+0x50>)
 8000c1c:	79fb      	ldrb	r3, [r7, #7]
 8000c1e:	f003 030f 	and.w	r3, r3, #15
 8000c22:	3b04      	subs	r3, #4
 8000c24:	0112      	lsls	r2, r2, #4
 8000c26:	b2d2      	uxtb	r2, r2
 8000c28:	440b      	add	r3, r1
 8000c2a:	761a      	strb	r2, [r3, #24]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	e000e100 	.word	0xe000e100
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b089      	sub	sp, #36	; 0x24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f003 0307 	and.w	r3, r3, #7
 8000c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c54:	69fb      	ldr	r3, [r7, #28]
 8000c56:	f1c3 0307 	rsb	r3, r3, #7
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	bf28      	it	cs
 8000c5e:	2304      	movcs	r3, #4
 8000c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	3304      	adds	r3, #4
 8000c66:	2b06      	cmp	r3, #6
 8000c68:	d902      	bls.n	8000c70 <NVIC_EncodePriority+0x30>
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	3b03      	subs	r3, #3
 8000c6e:	e000      	b.n	8000c72 <NVIC_EncodePriority+0x32>
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c74:	f04f 32ff 	mov.w	r2, #4294967295
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	401a      	ands	r2, r3
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c88:	f04f 31ff 	mov.w	r1, #4294967295
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c92:	43d9      	mvns	r1, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	4313      	orrs	r3, r2
         );
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3724      	adds	r7, #36	; 0x24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bc80      	pop	{r7}
 8000ca2:	4770      	bx	lr

08000ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cb4:	d301      	bcc.n	8000cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e00f      	b.n	8000cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cba:	4a0a      	ldr	r2, [pc, #40]	; (8000ce4 <SysTick_Config+0x40>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cc2:	210f      	movs	r1, #15
 8000cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc8:	f7ff ff90 	bl	8000bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <SysTick_Config+0x40>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cd2:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <SysTick_Config+0x40>)
 8000cd4:	2207      	movs	r2, #7
 8000cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	e000e010 	.word	0xe000e010

08000ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff ff49 	bl	8000b88 <__NVIC_SetPriorityGrouping>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b086      	sub	sp, #24
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	4603      	mov	r3, r0
 8000d06:	60b9      	str	r1, [r7, #8]
 8000d08:	607a      	str	r2, [r7, #4]
 8000d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d10:	f7ff ff5e 	bl	8000bd0 <__NVIC_GetPriorityGrouping>
 8000d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	68b9      	ldr	r1, [r7, #8]
 8000d1a:	6978      	ldr	r0, [r7, #20]
 8000d1c:	f7ff ff90 	bl	8000c40 <NVIC_EncodePriority>
 8000d20:	4602      	mov	r2, r0
 8000d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff ff5f 	bl	8000bec <__NVIC_SetPriority>
}
 8000d2e:	bf00      	nop
 8000d30:	3718      	adds	r7, #24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b082      	sub	sp, #8
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f7ff ffb0 	bl	8000ca4 <SysTick_Config>
 8000d44:	4603      	mov	r3, r0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b08b      	sub	sp, #44	; 0x2c
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d62:	e127      	b.n	8000fb4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d64:	2201      	movs	r2, #1
 8000d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	69fa      	ldr	r2, [r7, #28]
 8000d74:	4013      	ands	r3, r2
 8000d76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d78:	69ba      	ldr	r2, [r7, #24]
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f040 8116 	bne.w	8000fae <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2b12      	cmp	r3, #18
 8000d88:	d034      	beq.n	8000df4 <HAL_GPIO_Init+0xa4>
 8000d8a:	2b12      	cmp	r3, #18
 8000d8c:	d80d      	bhi.n	8000daa <HAL_GPIO_Init+0x5a>
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d02b      	beq.n	8000dea <HAL_GPIO_Init+0x9a>
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d804      	bhi.n	8000da0 <HAL_GPIO_Init+0x50>
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d031      	beq.n	8000dfe <HAL_GPIO_Init+0xae>
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d01c      	beq.n	8000dd8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d9e:	e048      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000da0:	2b03      	cmp	r3, #3
 8000da2:	d043      	beq.n	8000e2c <HAL_GPIO_Init+0xdc>
 8000da4:	2b11      	cmp	r3, #17
 8000da6:	d01b      	beq.n	8000de0 <HAL_GPIO_Init+0x90>
          break;
 8000da8:	e043      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000daa:	4a89      	ldr	r2, [pc, #548]	; (8000fd0 <HAL_GPIO_Init+0x280>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d026      	beq.n	8000dfe <HAL_GPIO_Init+0xae>
 8000db0:	4a87      	ldr	r2, [pc, #540]	; (8000fd0 <HAL_GPIO_Init+0x280>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d806      	bhi.n	8000dc4 <HAL_GPIO_Init+0x74>
 8000db6:	4a87      	ldr	r2, [pc, #540]	; (8000fd4 <HAL_GPIO_Init+0x284>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d020      	beq.n	8000dfe <HAL_GPIO_Init+0xae>
 8000dbc:	4a86      	ldr	r2, [pc, #536]	; (8000fd8 <HAL_GPIO_Init+0x288>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d01d      	beq.n	8000dfe <HAL_GPIO_Init+0xae>
          break;
 8000dc2:	e036      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000dc4:	4a85      	ldr	r2, [pc, #532]	; (8000fdc <HAL_GPIO_Init+0x28c>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d019      	beq.n	8000dfe <HAL_GPIO_Init+0xae>
 8000dca:	4a85      	ldr	r2, [pc, #532]	; (8000fe0 <HAL_GPIO_Init+0x290>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d016      	beq.n	8000dfe <HAL_GPIO_Init+0xae>
 8000dd0:	4a84      	ldr	r2, [pc, #528]	; (8000fe4 <HAL_GPIO_Init+0x294>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d013      	beq.n	8000dfe <HAL_GPIO_Init+0xae>
          break;
 8000dd6:	e02c      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	623b      	str	r3, [r7, #32]
          break;
 8000dde:	e028      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	3304      	adds	r3, #4
 8000de6:	623b      	str	r3, [r7, #32]
          break;
 8000de8:	e023      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	68db      	ldr	r3, [r3, #12]
 8000dee:	3308      	adds	r3, #8
 8000df0:	623b      	str	r3, [r7, #32]
          break;
 8000df2:	e01e      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	330c      	adds	r3, #12
 8000dfa:	623b      	str	r3, [r7, #32]
          break;
 8000dfc:	e019      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d102      	bne.n	8000e0c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e06:	2304      	movs	r3, #4
 8000e08:	623b      	str	r3, [r7, #32]
          break;
 8000e0a:	e012      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d105      	bne.n	8000e20 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e14:	2308      	movs	r3, #8
 8000e16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	69fa      	ldr	r2, [r7, #28]
 8000e1c:	611a      	str	r2, [r3, #16]
          break;
 8000e1e:	e008      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e20:	2308      	movs	r3, #8
 8000e22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	69fa      	ldr	r2, [r7, #28]
 8000e28:	615a      	str	r2, [r3, #20]
          break;
 8000e2a:	e002      	b.n	8000e32 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	623b      	str	r3, [r7, #32]
          break;
 8000e30:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	2bff      	cmp	r3, #255	; 0xff
 8000e36:	d801      	bhi.n	8000e3c <HAL_GPIO_Init+0xec>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	e001      	b.n	8000e40 <HAL_GPIO_Init+0xf0>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3304      	adds	r3, #4
 8000e40:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	2bff      	cmp	r3, #255	; 0xff
 8000e46:	d802      	bhi.n	8000e4e <HAL_GPIO_Init+0xfe>
 8000e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	e002      	b.n	8000e54 <HAL_GPIO_Init+0x104>
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	3b08      	subs	r3, #8
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	210f      	movs	r1, #15
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	43db      	mvns	r3, r3
 8000e64:	401a      	ands	r2, r3
 8000e66:	6a39      	ldr	r1, [r7, #32]
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	431a      	orrs	r2, r3
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	f000 8096 	beq.w	8000fae <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e82:	4b59      	ldr	r3, [pc, #356]	; (8000fe8 <HAL_GPIO_Init+0x298>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	4a58      	ldr	r2, [pc, #352]	; (8000fe8 <HAL_GPIO_Init+0x298>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6193      	str	r3, [r2, #24]
 8000e8e:	4b56      	ldr	r3, [pc, #344]	; (8000fe8 <HAL_GPIO_Init+0x298>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e9a:	4a54      	ldr	r2, [pc, #336]	; (8000fec <HAL_GPIO_Init+0x29c>)
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9e:	089b      	lsrs	r3, r3, #2
 8000ea0:	3302      	adds	r3, #2
 8000ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eaa:	f003 0303 	and.w	r3, r3, #3
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	220f      	movs	r2, #15
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	68fa      	ldr	r2, [r7, #12]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a4b      	ldr	r2, [pc, #300]	; (8000ff0 <HAL_GPIO_Init+0x2a0>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d013      	beq.n	8000eee <HAL_GPIO_Init+0x19e>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a4a      	ldr	r2, [pc, #296]	; (8000ff4 <HAL_GPIO_Init+0x2a4>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d00d      	beq.n	8000eea <HAL_GPIO_Init+0x19a>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a49      	ldr	r2, [pc, #292]	; (8000ff8 <HAL_GPIO_Init+0x2a8>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d007      	beq.n	8000ee6 <HAL_GPIO_Init+0x196>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a48      	ldr	r2, [pc, #288]	; (8000ffc <HAL_GPIO_Init+0x2ac>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d101      	bne.n	8000ee2 <HAL_GPIO_Init+0x192>
 8000ede:	2303      	movs	r3, #3
 8000ee0:	e006      	b.n	8000ef0 <HAL_GPIO_Init+0x1a0>
 8000ee2:	2304      	movs	r3, #4
 8000ee4:	e004      	b.n	8000ef0 <HAL_GPIO_Init+0x1a0>
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	e002      	b.n	8000ef0 <HAL_GPIO_Init+0x1a0>
 8000eea:	2301      	movs	r3, #1
 8000eec:	e000      	b.n	8000ef0 <HAL_GPIO_Init+0x1a0>
 8000eee:	2300      	movs	r3, #0
 8000ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ef2:	f002 0203 	and.w	r2, r2, #3
 8000ef6:	0092      	lsls	r2, r2, #2
 8000ef8:	4093      	lsls	r3, r2
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f00:	493a      	ldr	r1, [pc, #232]	; (8000fec <HAL_GPIO_Init+0x29c>)
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	089b      	lsrs	r3, r3, #2
 8000f06:	3302      	adds	r3, #2
 8000f08:	68fa      	ldr	r2, [r7, #12]
 8000f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d006      	beq.n	8000f28 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f1a:	4b39      	ldr	r3, [pc, #228]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	4938      	ldr	r1, [pc, #224]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	600b      	str	r3, [r1, #0]
 8000f26:	e006      	b.n	8000f36 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f28:	4b35      	ldr	r3, [pc, #212]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	4933      	ldr	r1, [pc, #204]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f32:	4013      	ands	r3, r2
 8000f34:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d006      	beq.n	8000f50 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f42:	4b2f      	ldr	r3, [pc, #188]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	492e      	ldr	r1, [pc, #184]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	604b      	str	r3, [r1, #4]
 8000f4e:	e006      	b.n	8000f5e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f50:	4b2b      	ldr	r3, [pc, #172]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f52:	685a      	ldr	r2, [r3, #4]
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	43db      	mvns	r3, r3
 8000f58:	4929      	ldr	r1, [pc, #164]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d006      	beq.n	8000f78 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f6a:	4b25      	ldr	r3, [pc, #148]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f6c:	689a      	ldr	r2, [r3, #8]
 8000f6e:	4924      	ldr	r1, [pc, #144]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	608b      	str	r3, [r1, #8]
 8000f76:	e006      	b.n	8000f86 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f78:	4b21      	ldr	r3, [pc, #132]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f7a:	689a      	ldr	r2, [r3, #8]
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	491f      	ldr	r1, [pc, #124]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f82:	4013      	ands	r3, r2
 8000f84:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d006      	beq.n	8000fa0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f94:	68da      	ldr	r2, [r3, #12]
 8000f96:	491a      	ldr	r1, [pc, #104]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	60cb      	str	r3, [r1, #12]
 8000f9e:	e006      	b.n	8000fae <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000fa0:	4b17      	ldr	r3, [pc, #92]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000fa2:	68da      	ldr	r2, [r3, #12]
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	4915      	ldr	r1, [pc, #84]	; (8001000 <HAL_GPIO_Init+0x2b0>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fba:	fa22 f303 	lsr.w	r3, r2, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f47f aed0 	bne.w	8000d64 <HAL_GPIO_Init+0x14>
  }
}
 8000fc4:	bf00      	nop
 8000fc6:	372c      	adds	r7, #44	; 0x2c
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	10210000 	.word	0x10210000
 8000fd4:	10110000 	.word	0x10110000
 8000fd8:	10120000 	.word	0x10120000
 8000fdc:	10310000 	.word	0x10310000
 8000fe0:	10320000 	.word	0x10320000
 8000fe4:	10220000 	.word	0x10220000
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	40010000 	.word	0x40010000
 8000ff0:	40010800 	.word	0x40010800
 8000ff4:	40010c00 	.word	0x40010c00
 8000ff8:	40011000 	.word	0x40011000
 8000ffc:	40011400 	.word	0x40011400
 8001000:	40010400 	.word	0x40010400

08001004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	460b      	mov	r3, r1
 800100e:	807b      	strh	r3, [r7, #2]
 8001010:	4613      	mov	r3, r2
 8001012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001014:	787b      	ldrb	r3, [r7, #1]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800101a:	887a      	ldrh	r2, [r7, #2]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001020:	e003      	b.n	800102a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001022:	887b      	ldrh	r3, [r7, #2]
 8001024:	041a      	lsls	r2, r3, #16
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	611a      	str	r2, [r3, #16]
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr

08001034 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d101      	bne.n	8001046 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e11f      	b.n	8001286 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b00      	cmp	r3, #0
 8001050:	d106      	bne.n	8001060 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2200      	movs	r2, #0
 8001056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff fb94 	bl	8000788 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2224      	movs	r2, #36	; 0x24
 8001064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f022 0201 	bic.w	r2, r2, #1
 8001076:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001086:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001096:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001098:	f001 fc8c 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 800109c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	4a7b      	ldr	r2, [pc, #492]	; (8001290 <HAL_I2C_Init+0x25c>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d807      	bhi.n	80010b8 <HAL_I2C_Init+0x84>
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4a7a      	ldr	r2, [pc, #488]	; (8001294 <HAL_I2C_Init+0x260>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	bf94      	ite	ls
 80010b0:	2301      	movls	r3, #1
 80010b2:	2300      	movhi	r3, #0
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	e006      	b.n	80010c6 <HAL_I2C_Init+0x92>
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4a77      	ldr	r2, [pc, #476]	; (8001298 <HAL_I2C_Init+0x264>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	bf94      	ite	ls
 80010c0:	2301      	movls	r3, #1
 80010c2:	2300      	movhi	r3, #0
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e0db      	b.n	8001286 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	4a72      	ldr	r2, [pc, #456]	; (800129c <HAL_I2C_Init+0x268>)
 80010d2:	fba2 2303 	umull	r2, r3, r2, r3
 80010d6:	0c9b      	lsrs	r3, r3, #18
 80010d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	68ba      	ldr	r2, [r7, #8]
 80010ea:	430a      	orrs	r2, r1
 80010ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	4a64      	ldr	r2, [pc, #400]	; (8001290 <HAL_I2C_Init+0x25c>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d802      	bhi.n	8001108 <HAL_I2C_Init+0xd4>
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	3301      	adds	r3, #1
 8001106:	e009      	b.n	800111c <HAL_I2C_Init+0xe8>
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800110e:	fb02 f303 	mul.w	r3, r2, r3
 8001112:	4a63      	ldr	r2, [pc, #396]	; (80012a0 <HAL_I2C_Init+0x26c>)
 8001114:	fba2 2303 	umull	r2, r3, r2, r3
 8001118:	099b      	lsrs	r3, r3, #6
 800111a:	3301      	adds	r3, #1
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	430b      	orrs	r3, r1
 8001122:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800112e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	4956      	ldr	r1, [pc, #344]	; (8001290 <HAL_I2C_Init+0x25c>)
 8001138:	428b      	cmp	r3, r1
 800113a:	d80d      	bhi.n	8001158 <HAL_I2C_Init+0x124>
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	1e59      	subs	r1, r3, #1
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	fbb1 f3f3 	udiv	r3, r1, r3
 800114a:	3301      	adds	r3, #1
 800114c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001150:	2b04      	cmp	r3, #4
 8001152:	bf38      	it	cc
 8001154:	2304      	movcc	r3, #4
 8001156:	e04f      	b.n	80011f8 <HAL_I2C_Init+0x1c4>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d111      	bne.n	8001184 <HAL_I2C_Init+0x150>
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	1e58      	subs	r0, r3, #1
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6859      	ldr	r1, [r3, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	440b      	add	r3, r1
 800116e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001172:	3301      	adds	r3, #1
 8001174:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001178:	2b00      	cmp	r3, #0
 800117a:	bf0c      	ite	eq
 800117c:	2301      	moveq	r3, #1
 800117e:	2300      	movne	r3, #0
 8001180:	b2db      	uxtb	r3, r3
 8001182:	e012      	b.n	80011aa <HAL_I2C_Init+0x176>
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	1e58      	subs	r0, r3, #1
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6859      	ldr	r1, [r3, #4]
 800118c:	460b      	mov	r3, r1
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	440b      	add	r3, r1
 8001192:	0099      	lsls	r1, r3, #2
 8001194:	440b      	add	r3, r1
 8001196:	fbb0 f3f3 	udiv	r3, r0, r3
 800119a:	3301      	adds	r3, #1
 800119c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	bf0c      	ite	eq
 80011a4:	2301      	moveq	r3, #1
 80011a6:	2300      	movne	r3, #0
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_I2C_Init+0x17e>
 80011ae:	2301      	movs	r3, #1
 80011b0:	e022      	b.n	80011f8 <HAL_I2C_Init+0x1c4>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d10e      	bne.n	80011d8 <HAL_I2C_Init+0x1a4>
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	1e58      	subs	r0, r3, #1
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6859      	ldr	r1, [r3, #4]
 80011c2:	460b      	mov	r3, r1
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	440b      	add	r3, r1
 80011c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80011cc:	3301      	adds	r3, #1
 80011ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011d6:	e00f      	b.n	80011f8 <HAL_I2C_Init+0x1c4>
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	1e58      	subs	r0, r3, #1
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6859      	ldr	r1, [r3, #4]
 80011e0:	460b      	mov	r3, r1
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	440b      	add	r3, r1
 80011e6:	0099      	lsls	r1, r3, #2
 80011e8:	440b      	add	r3, r1
 80011ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80011ee:	3301      	adds	r3, #1
 80011f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	6809      	ldr	r1, [r1, #0]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69da      	ldr	r2, [r3, #28]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001226:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	6911      	ldr	r1, [r2, #16]
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	68d2      	ldr	r2, [r2, #12]
 8001232:	4311      	orrs	r1, r2
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	6812      	ldr	r2, [r2, #0]
 8001238:	430b      	orrs	r3, r1
 800123a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	695a      	ldr	r2, [r3, #20]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	431a      	orrs	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	430a      	orrs	r2, r1
 8001256:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f042 0201 	orr.w	r2, r2, #1
 8001266:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2220      	movs	r2, #32
 8001272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2200      	movs	r2, #0
 8001280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	000186a0 	.word	0x000186a0
 8001294:	001e847f 	.word	0x001e847f
 8001298:	003d08ff 	.word	0x003d08ff
 800129c:	431bde83 	.word	0x431bde83
 80012a0:	10624dd3 	.word	0x10624dd3

080012a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b088      	sub	sp, #32
 80012a8:	af02      	add	r7, sp, #8
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	461a      	mov	r2, r3
 80012b0:	460b      	mov	r3, r1
 80012b2:	817b      	strh	r3, [r7, #10]
 80012b4:	4613      	mov	r3, r2
 80012b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80012b8:	f7ff fc3a 	bl	8000b30 <HAL_GetTick>
 80012bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b20      	cmp	r3, #32
 80012c8:	f040 80e0 	bne.w	800148c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	9300      	str	r3, [sp, #0]
 80012d0:	2319      	movs	r3, #25
 80012d2:	2201      	movs	r2, #1
 80012d4:	4970      	ldr	r1, [pc, #448]	; (8001498 <HAL_I2C_Master_Transmit+0x1f4>)
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f000 fdba 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80012e2:	2302      	movs	r3, #2
 80012e4:	e0d3      	b.n	800148e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d101      	bne.n	80012f4 <HAL_I2C_Master_Transmit+0x50>
 80012f0:	2302      	movs	r3, #2
 80012f2:	e0cc      	b.n	800148e <HAL_I2C_Master_Transmit+0x1ea>
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2201      	movs	r2, #1
 80012f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	2b01      	cmp	r3, #1
 8001308:	d007      	beq.n	800131a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f042 0201 	orr.w	r2, r2, #1
 8001318:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001328:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2221      	movs	r2, #33	; 0x21
 800132e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2210      	movs	r2, #16
 8001336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	2200      	movs	r2, #0
 800133e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	893a      	ldrh	r2, [r7, #8]
 800134a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001350:	b29a      	uxth	r2, r3
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4a50      	ldr	r2, [pc, #320]	; (800149c <HAL_I2C_Master_Transmit+0x1f8>)
 800135a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800135c:	8979      	ldrh	r1, [r7, #10]
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	6a3a      	ldr	r2, [r7, #32]
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f000 fc24 	bl	8001bb0 <I2C_MasterRequestWrite>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e08d      	b.n	800148e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001372:	2300      	movs	r3, #0
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	613b      	str	r3, [r7, #16]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	613b      	str	r3, [r7, #16]
 8001386:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001388:	e066      	b.n	8001458 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	6a39      	ldr	r1, [r7, #32]
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f000 fe34 	bl	8001ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d00d      	beq.n	80013b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	2b04      	cmp	r3, #4
 80013a0:	d107      	bne.n	80013b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e06b      	b.n	800148e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ba:	781a      	ldrb	r2, [r3, #0]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	3b01      	subs	r3, #1
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013de:	3b01      	subs	r3, #1
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	695b      	ldr	r3, [r3, #20]
 80013ec:	f003 0304 	and.w	r3, r3, #4
 80013f0:	2b04      	cmp	r3, #4
 80013f2:	d11b      	bne.n	800142c <HAL_I2C_Master_Transmit+0x188>
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d017      	beq.n	800142c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001400:	781a      	ldrb	r2, [r3, #0]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800140c:	1c5a      	adds	r2, r3, #1
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001416:	b29b      	uxth	r3, r3
 8001418:	3b01      	subs	r3, #1
 800141a:	b29a      	uxth	r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001424:	3b01      	subs	r3, #1
 8001426:	b29a      	uxth	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	6a39      	ldr	r1, [r7, #32]
 8001430:	68f8      	ldr	r0, [r7, #12]
 8001432:	f000 fe24 	bl	800207e <I2C_WaitOnBTFFlagUntilTimeout>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d00d      	beq.n	8001458 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001440:	2b04      	cmp	r3, #4
 8001442:	d107      	bne.n	8001454 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001452:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e01a      	b.n	800148e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800145c:	2b00      	cmp	r3, #0
 800145e:	d194      	bne.n	800138a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800146e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	2220      	movs	r2, #32
 8001474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2200      	movs	r2, #0
 800147c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2200      	movs	r2, #0
 8001484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001488:	2300      	movs	r3, #0
 800148a:	e000      	b.n	800148e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800148c:	2302      	movs	r3, #2
  }
}
 800148e:	4618      	mov	r0, r3
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	00100002 	.word	0x00100002
 800149c:	ffff0000 	.word	0xffff0000

080014a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08c      	sub	sp, #48	; 0x30
 80014a4:	af02      	add	r7, sp, #8
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	607a      	str	r2, [r7, #4]
 80014aa:	461a      	mov	r2, r3
 80014ac:	460b      	mov	r3, r1
 80014ae:	817b      	strh	r3, [r7, #10]
 80014b0:	4613      	mov	r3, r2
 80014b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80014b4:	2300      	movs	r3, #0
 80014b6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80014b8:	f7ff fb3a 	bl	8000b30 <HAL_GetTick>
 80014bc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b20      	cmp	r3, #32
 80014c8:	f040 8238 	bne.w	800193c <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80014cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	2319      	movs	r3, #25
 80014d2:	2201      	movs	r2, #1
 80014d4:	497e      	ldr	r1, [pc, #504]	; (80016d0 <HAL_I2C_Master_Receive+0x230>)
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f000 fcba 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80014e2:	2302      	movs	r3, #2
 80014e4:	e22b      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d101      	bne.n	80014f4 <HAL_I2C_Master_Receive+0x54>
 80014f0:	2302      	movs	r3, #2
 80014f2:	e224      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2201      	movs	r2, #1
 80014f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b01      	cmp	r3, #1
 8001508:	d007      	beq.n	800151a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f042 0201 	orr.w	r2, r2, #1
 8001518:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001528:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2222      	movs	r2, #34	; 0x22
 800152e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2210      	movs	r2, #16
 8001536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2200      	movs	r2, #0
 800153e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	687a      	ldr	r2, [r7, #4]
 8001544:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	893a      	ldrh	r2, [r7, #8]
 800154a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001550:	b29a      	uxth	r2, r3
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	4a5e      	ldr	r2, [pc, #376]	; (80016d4 <HAL_I2C_Master_Receive+0x234>)
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800155c:	8979      	ldrh	r1, [r7, #10]
 800155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001560:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f000 fba6 	bl	8001cb4 <I2C_MasterRequestRead>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e1e5      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001576:	2b00      	cmp	r3, #0
 8001578:	d113      	bne.n	80015a2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	61fb      	str	r3, [r7, #28]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	61fb      	str	r3, [r7, #28]
 800158e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	e1b9      	b.n	8001916 <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d11d      	bne.n	80015e6 <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015b8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ba:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	695b      	ldr	r3, [r3, #20]
 80015c6:	61bb      	str	r3, [r7, #24]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	61bb      	str	r3, [r7, #24]
 80015d0:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80015e2:	b662      	cpsie	i
 80015e4:	e197      	b.n	8001916 <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d11d      	bne.n	800162a <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80015fe:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	617b      	str	r3, [r7, #20]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001624:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001626:	b662      	cpsie	i
 8001628:	e175      	b.n	8001916 <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001638:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	613b      	str	r3, [r7, #16]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	613b      	str	r3, [r7, #16]
 800164e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001650:	e161      	b.n	8001916 <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001656:	2b03      	cmp	r3, #3
 8001658:	f200 811a 	bhi.w	8001890 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001660:	2b01      	cmp	r3, #1
 8001662:	d123      	bne.n	80016ac <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001666:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001668:	68f8      	ldr	r0, [r7, #12]
 800166a:	f000 fd49 	bl	8002100 <I2C_WaitOnRXNEFlagUntilTimeout>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e162      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691a      	ldr	r2, [r3, #16]
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168a:	1c5a      	adds	r2, r3, #1
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001694:	3b01      	subs	r3, #1
 8001696:	b29a      	uxth	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	3b01      	subs	r3, #1
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80016aa:	e134      	b.n	8001916 <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d150      	bne.n	8001756 <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80016b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016ba:	2200      	movs	r2, #0
 80016bc:	4906      	ldr	r1, [pc, #24]	; (80016d8 <HAL_I2C_Master_Receive+0x238>)
 80016be:	68f8      	ldr	r0, [r7, #12]
 80016c0:	f000 fbc6 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d008      	beq.n	80016dc <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e137      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
 80016ce:	bf00      	nop
 80016d0:	00100002 	.word	0x00100002
 80016d4:	ffff0000 	.word	0xffff0000
 80016d8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80016dc:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016ec:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	691a      	ldr	r2, [r3, #16]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001700:	1c5a      	adds	r2, r3, #1
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800170a:	3b01      	subs	r3, #1
 800170c:	b29a      	uxth	r2, r3
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001716:	b29b      	uxth	r3, r3
 8001718:	3b01      	subs	r3, #1
 800171a:	b29a      	uxth	r2, r3
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001720:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	691a      	ldr	r2, [r3, #16]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172c:	b2d2      	uxtb	r2, r2
 800172e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001734:	1c5a      	adds	r2, r3, #1
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800173e:	3b01      	subs	r3, #1
 8001740:	b29a      	uxth	r2, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800174a:	b29b      	uxth	r3, r3
 800174c:	3b01      	subs	r3, #1
 800174e:	b29a      	uxth	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001754:	e0df      	b.n	8001916 <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800175c:	2200      	movs	r2, #0
 800175e:	497a      	ldr	r1, [pc, #488]	; (8001948 <HAL_I2C_Master_Receive+0x4a8>)
 8001760:	68f8      	ldr	r0, [r7, #12]
 8001762:	f000 fb75 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e0e6      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800177e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001780:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	691a      	ldr	r2, [r3, #16]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800179e:	3b01      	subs	r3, #1
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	3b01      	subs	r3, #1
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80017b4:	4b65      	ldr	r3, [pc, #404]	; (800194c <HAL_I2C_Master_Receive+0x4ac>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	08db      	lsrs	r3, r3, #3
 80017ba:	4a65      	ldr	r2, [pc, #404]	; (8001950 <HAL_I2C_Master_Receive+0x4b0>)
 80017bc:	fba2 2303 	umull	r2, r3, r2, r3
 80017c0:	0a1a      	lsrs	r2, r3, #8
 80017c2:	4613      	mov	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4413      	add	r3, r2
 80017c8:	00da      	lsls	r2, r3, #3
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80017ce:	6a3b      	ldr	r3, [r7, #32]
 80017d0:	3b01      	subs	r3, #1
 80017d2:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d117      	bne.n	800180a <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2200      	movs	r2, #0
 80017de:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2220      	movs	r2, #32
 80017e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f4:	f043 0220 	orr.w	r2, r3, #32
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80017fc:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e099      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b04      	cmp	r3, #4
 8001816:	d1da      	bne.n	80017ce <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001826:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	691a      	ldr	r2, [r3, #16]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183a:	1c5a      	adds	r2, r3, #1
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001844:	3b01      	subs	r3, #1
 8001846:	b29a      	uxth	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001850:	b29b      	uxth	r3, r3
 8001852:	3b01      	subs	r3, #1
 8001854:	b29a      	uxth	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	855a      	strh	r2, [r3, #42]	; 0x2a
 800185a:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	691a      	ldr	r2, [r3, #16]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	1c5a      	adds	r2, r3, #1
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001878:	3b01      	subs	r3, #1
 800187a:	b29a      	uxth	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001884:	b29b      	uxth	r3, r3
 8001886:	3b01      	subs	r3, #1
 8001888:	b29a      	uxth	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800188e:	e042      	b.n	8001916 <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001892:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f000 fc33 	bl	8002100 <I2C_WaitOnRXNEFlagUntilTimeout>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e04c      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	691a      	ldr	r2, [r3, #16]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ae:	b2d2      	uxtb	r2, r2
 80018b0:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b6:	1c5a      	adds	r2, r3, #1
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c0:	3b01      	subs	r3, #1
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	3b01      	subs	r3, #1
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	695b      	ldr	r3, [r3, #20]
 80018dc:	f003 0304 	and.w	r3, r3, #4
 80018e0:	2b04      	cmp	r3, #4
 80018e2:	d118      	bne.n	8001916 <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	691a      	ldr	r2, [r3, #16]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f6:	1c5a      	adds	r2, r3, #1
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001900:	3b01      	subs	r3, #1
 8001902:	b29a      	uxth	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800190c:	b29b      	uxth	r3, r3
 800190e:	3b01      	subs	r3, #1
 8001910:	b29a      	uxth	r2, r3
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800191a:	2b00      	cmp	r3, #0
 800191c:	f47f ae99 	bne.w	8001652 <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2220      	movs	r2, #32
 8001924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	e000      	b.n	800193e <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 800193c:	2302      	movs	r3, #2
  }
}
 800193e:	4618      	mov	r0, r3
 8001940:	3728      	adds	r7, #40	; 0x28
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	00010004 	.word	0x00010004
 800194c:	20000000 	.word	0x20000000
 8001950:	14f8b589 	.word	0x14f8b589

08001954 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af02      	add	r7, sp, #8
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	607a      	str	r2, [r7, #4]
 800195e:	603b      	str	r3, [r7, #0]
 8001960:	460b      	mov	r3, r1
 8001962:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001964:	f7ff f8e4 	bl	8000b30 <HAL_GetTick>
 8001968:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800196a:	2301      	movs	r3, #1
 800196c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001974:	b2db      	uxtb	r3, r3
 8001976:	2b20      	cmp	r3, #32
 8001978:	f040 8111 	bne.w	8001b9e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	2319      	movs	r3, #25
 8001982:	2201      	movs	r2, #1
 8001984:	4988      	ldr	r1, [pc, #544]	; (8001ba8 <HAL_I2C_IsDeviceReady+0x254>)
 8001986:	68f8      	ldr	r0, [r7, #12]
 8001988:	f000 fa62 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001992:	2302      	movs	r3, #2
 8001994:	e104      	b.n	8001ba0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800199c:	2b01      	cmp	r3, #1
 800199e:	d101      	bne.n	80019a4 <HAL_I2C_IsDeviceReady+0x50>
 80019a0:	2302      	movs	r3, #2
 80019a2:	e0fd      	b.n	8001ba0 <HAL_I2C_IsDeviceReady+0x24c>
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d007      	beq.n	80019ca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f042 0201 	orr.w	r2, r2, #1
 80019c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2224      	movs	r2, #36	; 0x24
 80019de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2200      	movs	r2, #0
 80019e6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	4a70      	ldr	r2, [pc, #448]	; (8001bac <HAL_I2C_IsDeviceReady+0x258>)
 80019ec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019fc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	2200      	movs	r2, #0
 8001a06:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a0a:	68f8      	ldr	r0, [r7, #12]
 8001a0c:	f000 fa20 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00d      	beq.n	8001a32 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a24:	d103      	bne.n	8001a2e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a2c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e0b6      	b.n	8001ba0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a32:	897b      	ldrh	r3, [r7, #10]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	461a      	mov	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001a40:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001a42:	f7ff f875 	bl	8000b30 <HAL_GetTick>
 8001a46:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	f003 0302 	and.w	r3, r3, #2
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	bf0c      	ite	eq
 8001a56:	2301      	moveq	r3, #1
 8001a58:	2300      	movne	r3, #0
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	695b      	ldr	r3, [r3, #20]
 8001a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a6c:	bf0c      	ite	eq
 8001a6e:	2301      	moveq	r3, #1
 8001a70:	2300      	movne	r3, #0
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001a76:	e025      	b.n	8001ac4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001a78:	f7ff f85a 	bl	8000b30 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d302      	bcc.n	8001a8e <HAL_I2C_IsDeviceReady+0x13a>
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d103      	bne.n	8001a96 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	22a0      	movs	r2, #160	; 0xa0
 8001a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	bf0c      	ite	eq
 8001aa4:	2301      	moveq	r3, #1
 8001aa6:	2300      	movne	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	695b      	ldr	r3, [r3, #20]
 8001ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001aba:	bf0c      	ite	eq
 8001abc:	2301      	moveq	r3, #1
 8001abe:	2300      	movne	r3, #0
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	2ba0      	cmp	r3, #160	; 0xa0
 8001ace:	d005      	beq.n	8001adc <HAL_I2C_IsDeviceReady+0x188>
 8001ad0:	7dfb      	ldrb	r3, [r7, #23]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d102      	bne.n	8001adc <HAL_I2C_IsDeviceReady+0x188>
 8001ad6:	7dbb      	ldrb	r3, [r7, #22]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d0cd      	beq.n	8001a78 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2220      	movs	r2, #32
 8001ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d129      	bne.n	8001b46 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b00:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2319      	movs	r3, #25
 8001b1e:	2201      	movs	r2, #1
 8001b20:	4921      	ldr	r1, [pc, #132]	; (8001ba8 <HAL_I2C_IsDeviceReady+0x254>)
 8001b22:	68f8      	ldr	r0, [r7, #12]
 8001b24:	f000 f994 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e036      	b.n	8001ba0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2220      	movs	r2, #32
 8001b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	e02c      	b.n	8001ba0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b54:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001b5e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	2319      	movs	r3, #25
 8001b66:	2201      	movs	r2, #1
 8001b68:	490f      	ldr	r1, [pc, #60]	; (8001ba8 <HAL_I2C_IsDeviceReady+0x254>)
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 f970 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e012      	b.n	8001ba0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	f4ff af32 	bcc.w	80019ee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001b9e:	2302      	movs	r3, #2
  }
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3720      	adds	r7, #32
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	00100002 	.word	0x00100002
 8001bac:	ffff0000 	.word	0xffff0000

08001bb0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af02      	add	r7, sp, #8
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	2b08      	cmp	r3, #8
 8001bca:	d006      	beq.n	8001bda <I2C_MasterRequestWrite+0x2a>
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d003      	beq.n	8001bda <I2C_MasterRequestWrite+0x2a>
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001bd8:	d108      	bne.n	8001bec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	e00b      	b.n	8001c04 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf0:	2b12      	cmp	r3, #18
 8001bf2:	d107      	bne.n	8001c04 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c02:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f000 f91d 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00d      	beq.n	8001c38 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c2a:	d103      	bne.n	8001c34 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c32:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e035      	b.n	8001ca4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001c40:	d108      	bne.n	8001c54 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001c42:	897b      	ldrh	r3, [r7, #10]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	461a      	mov	r2, r3
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001c50:	611a      	str	r2, [r3, #16]
 8001c52:	e01b      	b.n	8001c8c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001c54:	897b      	ldrh	r3, [r7, #10]
 8001c56:	11db      	asrs	r3, r3, #7
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	f003 0306 	and.w	r3, r3, #6
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	f063 030f 	orn	r3, r3, #15
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	490e      	ldr	r1, [pc, #56]	; (8001cac <I2C_MasterRequestWrite+0xfc>)
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f000 f943 	bl	8001efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e010      	b.n	8001ca4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001c82:	897b      	ldrh	r3, [r7, #10]
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	4907      	ldr	r1, [pc, #28]	; (8001cb0 <I2C_MasterRequestWrite+0x100>)
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f000 f933 	bl	8001efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e000      	b.n	8001ca4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	00010008 	.word	0x00010008
 8001cb0:	00010002 	.word	0x00010002

08001cb4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af02      	add	r7, sp, #8
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	607a      	str	r2, [r7, #4]
 8001cbe:	603b      	str	r3, [r7, #0]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001cd8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d006      	beq.n	8001cee <I2C_MasterRequestRead+0x3a>
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d003      	beq.n	8001cee <I2C_MasterRequestRead+0x3a>
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001cec:	d108      	bne.n	8001d00 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cfc:	601a      	str	r2, [r3, #0]
 8001cfe:	e00b      	b.n	8001d18 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d04:	2b11      	cmp	r3, #17
 8001d06:	d107      	bne.n	8001d18 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f000 f893 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00d      	beq.n	8001d4c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d3e:	d103      	bne.n	8001d48 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e079      	b.n	8001e40 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d54:	d108      	bne.n	8001d68 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001d56:	897b      	ldrh	r3, [r7, #10]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	f043 0301 	orr.w	r3, r3, #1
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	611a      	str	r2, [r3, #16]
 8001d66:	e05f      	b.n	8001e28 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001d68:	897b      	ldrh	r3, [r7, #10]
 8001d6a:	11db      	asrs	r3, r3, #7
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	f003 0306 	and.w	r3, r3, #6
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	f063 030f 	orn	r3, r3, #15
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	4930      	ldr	r1, [pc, #192]	; (8001e48 <I2C_MasterRequestRead+0x194>)
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 f8b9 	bl	8001efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e054      	b.n	8001e40 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001d96:	897b      	ldrh	r3, [r7, #10]
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	4929      	ldr	r1, [pc, #164]	; (8001e4c <I2C_MasterRequestRead+0x198>)
 8001da6:	68f8      	ldr	r0, [r7, #12]
 8001da8:	f000 f8a9 	bl	8001efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e044      	b.n	8001e40 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	695b      	ldr	r3, [r3, #20]
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dda:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 f831 	bl	8001e50 <I2C_WaitOnFlagUntilTimeout>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d00d      	beq.n	8001e10 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e02:	d103      	bne.n	8001e0c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e0a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e017      	b.n	8001e40 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001e10:	897b      	ldrh	r3, [r7, #10]
 8001e12:	11db      	asrs	r3, r3, #7
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	f003 0306 	and.w	r3, r3, #6
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	f063 030e 	orn	r3, r3, #14
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	4907      	ldr	r1, [pc, #28]	; (8001e4c <I2C_MasterRequestRead+0x198>)
 8001e2e:	68f8      	ldr	r0, [r7, #12]
 8001e30:	f000 f865 	bl	8001efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e000      	b.n	8001e40 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	00010008 	.word	0x00010008
 8001e4c:	00010002 	.word	0x00010002

08001e50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	603b      	str	r3, [r7, #0]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e60:	e025      	b.n	8001eae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e68:	d021      	beq.n	8001eae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e6a:	f7fe fe61 	bl	8000b30 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d302      	bcc.n	8001e80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d116      	bne.n	8001eae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2200      	movs	r2, #0
 8001e84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2220      	movs	r2, #32
 8001e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f043 0220 	orr.w	r2, r3, #32
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e023      	b.n	8001ef6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	0c1b      	lsrs	r3, r3, #16
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d10d      	bne.n	8001ed4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	bf0c      	ite	eq
 8001eca:	2301      	moveq	r3, #1
 8001ecc:	2300      	movne	r3, #0
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	e00c      	b.n	8001eee <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	43da      	mvns	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	bf0c      	ite	eq
 8001ee6:	2301      	moveq	r3, #1
 8001ee8:	2300      	movne	r3, #0
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	461a      	mov	r2, r3
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d0b6      	beq.n	8001e62 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b084      	sub	sp, #16
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	60f8      	str	r0, [r7, #12]
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
 8001f0a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f0c:	e051      	b.n	8001fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f1c:	d123      	bne.n	8001f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f2c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001f36:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2220      	movs	r2, #32
 8001f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f043 0204 	orr.w	r2, r3, #4
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e046      	b.n	8001ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6c:	d021      	beq.n	8001fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f6e:	f7fe fddf 	bl	8000b30 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d302      	bcc.n	8001f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d116      	bne.n	8001fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2200      	movs	r2, #0
 8001f88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9e:	f043 0220 	orr.w	r2, r3, #32
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e020      	b.n	8001ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	0c1b      	lsrs	r3, r3, #16
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d10c      	bne.n	8001fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	695b      	ldr	r3, [r3, #20]
 8001fc2:	43da      	mvns	r2, r3
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	bf14      	ite	ne
 8001fce:	2301      	movne	r3, #1
 8001fd0:	2300      	moveq	r3, #0
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	e00b      	b.n	8001fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	43da      	mvns	r2, r3
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bf14      	ite	ne
 8001fe8:	2301      	movne	r3, #1
 8001fea:	2300      	moveq	r3, #0
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d18d      	bne.n	8001f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002008:	e02d      	b.n	8002066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 f8ce 	bl	80021ac <I2C_IsAcknowledgeFailed>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e02d      	b.n	8002076 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002020:	d021      	beq.n	8002066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002022:	f7fe fd85 	bl	8000b30 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	429a      	cmp	r2, r3
 8002030:	d302      	bcc.n	8002038 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d116      	bne.n	8002066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2220      	movs	r2, #32
 8002042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f043 0220 	orr.w	r2, r3, #32
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e007      	b.n	8002076 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002070:	2b80      	cmp	r3, #128	; 0x80
 8002072:	d1ca      	bne.n	800200a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b084      	sub	sp, #16
 8002082:	af00      	add	r7, sp, #0
 8002084:	60f8      	str	r0, [r7, #12]
 8002086:	60b9      	str	r1, [r7, #8]
 8002088:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800208a:	e02d      	b.n	80020e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f000 f88d 	bl	80021ac <I2C_IsAcknowledgeFailed>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e02d      	b.n	80020f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a2:	d021      	beq.n	80020e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020a4:	f7fe fd44 	bl	8000b30 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d302      	bcc.n	80020ba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d116      	bne.n	80020e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2200      	movs	r2, #0
 80020be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2220      	movs	r2, #32
 80020c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d4:	f043 0220 	orr.w	r2, r3, #32
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e007      	b.n	80020f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	d1ca      	bne.n	800208c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3710      	adds	r7, #16
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800210c:	e042      	b.n	8002194 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	695b      	ldr	r3, [r3, #20]
 8002114:	f003 0310 	and.w	r3, r3, #16
 8002118:	2b10      	cmp	r3, #16
 800211a:	d119      	bne.n	8002150 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f06f 0210 	mvn.w	r2, #16
 8002124:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2220      	movs	r2, #32
 8002130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e029      	b.n	80021a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002150:	f7fe fcee 	bl	8000b30 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	68ba      	ldr	r2, [r7, #8]
 800215c:	429a      	cmp	r2, r3
 800215e:	d302      	bcc.n	8002166 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d116      	bne.n	8002194 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2200      	movs	r2, #0
 800216a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2220      	movs	r2, #32
 8002170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	f043 0220 	orr.w	r2, r3, #32
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e007      	b.n	80021a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219e:	2b40      	cmp	r3, #64	; 0x40
 80021a0:	d1b5      	bne.n	800210e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3710      	adds	r7, #16
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021c2:	d11b      	bne.n	80021fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80021cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2220      	movs	r2, #32
 80021d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	f043 0204 	orr.w	r2, r3, #4
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr

08002208 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e26c      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 8087 	beq.w	8002336 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002228:	4b92      	ldr	r3, [pc, #584]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 030c 	and.w	r3, r3, #12
 8002230:	2b04      	cmp	r3, #4
 8002232:	d00c      	beq.n	800224e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002234:	4b8f      	ldr	r3, [pc, #572]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 030c 	and.w	r3, r3, #12
 800223c:	2b08      	cmp	r3, #8
 800223e:	d112      	bne.n	8002266 <HAL_RCC_OscConfig+0x5e>
 8002240:	4b8c      	ldr	r3, [pc, #560]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800224c:	d10b      	bne.n	8002266 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224e:	4b89      	ldr	r3, [pc, #548]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d06c      	beq.n	8002334 <HAL_RCC_OscConfig+0x12c>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d168      	bne.n	8002334 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e246      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800226e:	d106      	bne.n	800227e <HAL_RCC_OscConfig+0x76>
 8002270:	4b80      	ldr	r3, [pc, #512]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a7f      	ldr	r2, [pc, #508]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002276:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	e02e      	b.n	80022dc <HAL_RCC_OscConfig+0xd4>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d10c      	bne.n	80022a0 <HAL_RCC_OscConfig+0x98>
 8002286:	4b7b      	ldr	r3, [pc, #492]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a7a      	ldr	r2, [pc, #488]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 800228c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002290:	6013      	str	r3, [r2, #0]
 8002292:	4b78      	ldr	r3, [pc, #480]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a77      	ldr	r2, [pc, #476]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002298:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800229c:	6013      	str	r3, [r2, #0]
 800229e:	e01d      	b.n	80022dc <HAL_RCC_OscConfig+0xd4>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022a8:	d10c      	bne.n	80022c4 <HAL_RCC_OscConfig+0xbc>
 80022aa:	4b72      	ldr	r3, [pc, #456]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a71      	ldr	r2, [pc, #452]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	4b6f      	ldr	r3, [pc, #444]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a6e      	ldr	r2, [pc, #440]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	e00b      	b.n	80022dc <HAL_RCC_OscConfig+0xd4>
 80022c4:	4b6b      	ldr	r3, [pc, #428]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a6a      	ldr	r2, [pc, #424]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ce:	6013      	str	r3, [r2, #0]
 80022d0:	4b68      	ldr	r3, [pc, #416]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a67      	ldr	r2, [pc, #412]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80022d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d013      	beq.n	800230c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e4:	f7fe fc24 	bl	8000b30 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022ec:	f7fe fc20 	bl	8000b30 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b64      	cmp	r3, #100	; 0x64
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e1fa      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fe:	4b5d      	ldr	r3, [pc, #372]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0f0      	beq.n	80022ec <HAL_RCC_OscConfig+0xe4>
 800230a:	e014      	b.n	8002336 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230c:	f7fe fc10 	bl	8000b30 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002314:	f7fe fc0c 	bl	8000b30 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b64      	cmp	r3, #100	; 0x64
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e1e6      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002326:	4b53      	ldr	r3, [pc, #332]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f0      	bne.n	8002314 <HAL_RCC_OscConfig+0x10c>
 8002332:	e000      	b.n	8002336 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002334:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d063      	beq.n	800240a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002342:	4b4c      	ldr	r3, [pc, #304]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 030c 	and.w	r3, r3, #12
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00b      	beq.n	8002366 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800234e:	4b49      	ldr	r3, [pc, #292]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f003 030c 	and.w	r3, r3, #12
 8002356:	2b08      	cmp	r3, #8
 8002358:	d11c      	bne.n	8002394 <HAL_RCC_OscConfig+0x18c>
 800235a:	4b46      	ldr	r3, [pc, #280]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d116      	bne.n	8002394 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002366:	4b43      	ldr	r3, [pc, #268]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d005      	beq.n	800237e <HAL_RCC_OscConfig+0x176>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d001      	beq.n	800237e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e1ba      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237e:	4b3d      	ldr	r3, [pc, #244]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4939      	ldr	r1, [pc, #228]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 800238e:	4313      	orrs	r3, r2
 8002390:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002392:	e03a      	b.n	800240a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d020      	beq.n	80023de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800239c:	4b36      	ldr	r3, [pc, #216]	; (8002478 <HAL_RCC_OscConfig+0x270>)
 800239e:	2201      	movs	r2, #1
 80023a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a2:	f7fe fbc5 	bl	8000b30 <HAL_GetTick>
 80023a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a8:	e008      	b.n	80023bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023aa:	f7fe fbc1 	bl	8000b30 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e19b      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023bc:	4b2d      	ldr	r3, [pc, #180]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0f0      	beq.n	80023aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c8:	4b2a      	ldr	r3, [pc, #168]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	4927      	ldr	r1, [pc, #156]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	600b      	str	r3, [r1, #0]
 80023dc:	e015      	b.n	800240a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023de:	4b26      	ldr	r3, [pc, #152]	; (8002478 <HAL_RCC_OscConfig+0x270>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e4:	f7fe fba4 	bl	8000b30 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ec:	f7fe fba0 	bl	8000b30 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e17a      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fe:	4b1d      	ldr	r3, [pc, #116]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f0      	bne.n	80023ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	2b00      	cmp	r3, #0
 8002414:	d03a      	beq.n	800248c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d019      	beq.n	8002452 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800241e:	4b17      	ldr	r3, [pc, #92]	; (800247c <HAL_RCC_OscConfig+0x274>)
 8002420:	2201      	movs	r2, #1
 8002422:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002424:	f7fe fb84 	bl	8000b30 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800242c:	f7fe fb80 	bl	8000b30 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e15a      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <HAL_RCC_OscConfig+0x26c>)
 8002440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d0f0      	beq.n	800242c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800244a:	2001      	movs	r0, #1
 800244c:	f000 fada 	bl	8002a04 <RCC_Delay>
 8002450:	e01c      	b.n	800248c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <HAL_RCC_OscConfig+0x274>)
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002458:	f7fe fb6a 	bl	8000b30 <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800245e:	e00f      	b.n	8002480 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002460:	f7fe fb66 	bl	8000b30 <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d908      	bls.n	8002480 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e140      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
 8002472:	bf00      	nop
 8002474:	40021000 	.word	0x40021000
 8002478:	42420000 	.word	0x42420000
 800247c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002480:	4b9e      	ldr	r3, [pc, #632]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1e9      	bne.n	8002460 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	f000 80a6 	beq.w	80025e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800249e:	4b97      	ldr	r3, [pc, #604]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10d      	bne.n	80024c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024aa:	4b94      	ldr	r3, [pc, #592]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	4a93      	ldr	r2, [pc, #588]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b4:	61d3      	str	r3, [r2, #28]
 80024b6:	4b91      	ldr	r3, [pc, #580]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024c2:	2301      	movs	r3, #1
 80024c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c6:	4b8e      	ldr	r3, [pc, #568]	; (8002700 <HAL_RCC_OscConfig+0x4f8>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d118      	bne.n	8002504 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024d2:	4b8b      	ldr	r3, [pc, #556]	; (8002700 <HAL_RCC_OscConfig+0x4f8>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a8a      	ldr	r2, [pc, #552]	; (8002700 <HAL_RCC_OscConfig+0x4f8>)
 80024d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024de:	f7fe fb27 	bl	8000b30 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024e6:	f7fe fb23 	bl	8000b30 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b64      	cmp	r3, #100	; 0x64
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e0fd      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f8:	4b81      	ldr	r3, [pc, #516]	; (8002700 <HAL_RCC_OscConfig+0x4f8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002500:	2b00      	cmp	r3, #0
 8002502:	d0f0      	beq.n	80024e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d106      	bne.n	800251a <HAL_RCC_OscConfig+0x312>
 800250c:	4b7b      	ldr	r3, [pc, #492]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	4a7a      	ldr	r2, [pc, #488]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002512:	f043 0301 	orr.w	r3, r3, #1
 8002516:	6213      	str	r3, [r2, #32]
 8002518:	e02d      	b.n	8002576 <HAL_RCC_OscConfig+0x36e>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10c      	bne.n	800253c <HAL_RCC_OscConfig+0x334>
 8002522:	4b76      	ldr	r3, [pc, #472]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	4a75      	ldr	r2, [pc, #468]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002528:	f023 0301 	bic.w	r3, r3, #1
 800252c:	6213      	str	r3, [r2, #32]
 800252e:	4b73      	ldr	r3, [pc, #460]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002530:	6a1b      	ldr	r3, [r3, #32]
 8002532:	4a72      	ldr	r2, [pc, #456]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002534:	f023 0304 	bic.w	r3, r3, #4
 8002538:	6213      	str	r3, [r2, #32]
 800253a:	e01c      	b.n	8002576 <HAL_RCC_OscConfig+0x36e>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	2b05      	cmp	r3, #5
 8002542:	d10c      	bne.n	800255e <HAL_RCC_OscConfig+0x356>
 8002544:	4b6d      	ldr	r3, [pc, #436]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4a6c      	ldr	r2, [pc, #432]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 800254a:	f043 0304 	orr.w	r3, r3, #4
 800254e:	6213      	str	r3, [r2, #32]
 8002550:	4b6a      	ldr	r3, [pc, #424]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	4a69      	ldr	r2, [pc, #420]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002556:	f043 0301 	orr.w	r3, r3, #1
 800255a:	6213      	str	r3, [r2, #32]
 800255c:	e00b      	b.n	8002576 <HAL_RCC_OscConfig+0x36e>
 800255e:	4b67      	ldr	r3, [pc, #412]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002560:	6a1b      	ldr	r3, [r3, #32]
 8002562:	4a66      	ldr	r2, [pc, #408]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002564:	f023 0301 	bic.w	r3, r3, #1
 8002568:	6213      	str	r3, [r2, #32]
 800256a:	4b64      	ldr	r3, [pc, #400]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	4a63      	ldr	r2, [pc, #396]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002570:	f023 0304 	bic.w	r3, r3, #4
 8002574:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d015      	beq.n	80025aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800257e:	f7fe fad7 	bl	8000b30 <HAL_GetTick>
 8002582:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002584:	e00a      	b.n	800259c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002586:	f7fe fad3 	bl	8000b30 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	f241 3288 	movw	r2, #5000	; 0x1388
 8002594:	4293      	cmp	r3, r2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e0ab      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800259c:	4b57      	ldr	r3, [pc, #348]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	f003 0302 	and.w	r3, r3, #2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0ee      	beq.n	8002586 <HAL_RCC_OscConfig+0x37e>
 80025a8:	e014      	b.n	80025d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025aa:	f7fe fac1 	bl	8000b30 <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b0:	e00a      	b.n	80025c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b2:	f7fe fabd 	bl	8000b30 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e095      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c8:	4b4c      	ldr	r3, [pc, #304]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1ee      	bne.n	80025b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025d4:	7dfb      	ldrb	r3, [r7, #23]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d105      	bne.n	80025e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025da:	4b48      	ldr	r3, [pc, #288]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	4a47      	ldr	r2, [pc, #284]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80025e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 8081 	beq.w	80026f2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025f0:	4b42      	ldr	r3, [pc, #264]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 030c 	and.w	r3, r3, #12
 80025f8:	2b08      	cmp	r3, #8
 80025fa:	d061      	beq.n	80026c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	2b02      	cmp	r3, #2
 8002602:	d146      	bne.n	8002692 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002604:	4b3f      	ldr	r3, [pc, #252]	; (8002704 <HAL_RCC_OscConfig+0x4fc>)
 8002606:	2200      	movs	r2, #0
 8002608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260a:	f7fe fa91 	bl	8000b30 <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002612:	f7fe fa8d 	bl	8000b30 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e067      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002624:	4b35      	ldr	r3, [pc, #212]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1f0      	bne.n	8002612 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002638:	d108      	bne.n	800264c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800263a:	4b30      	ldr	r3, [pc, #192]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	492d      	ldr	r1, [pc, #180]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800264c:	4b2b      	ldr	r3, [pc, #172]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a19      	ldr	r1, [r3, #32]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800265c:	430b      	orrs	r3, r1
 800265e:	4927      	ldr	r1, [pc, #156]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002660:	4313      	orrs	r3, r2
 8002662:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002664:	4b27      	ldr	r3, [pc, #156]	; (8002704 <HAL_RCC_OscConfig+0x4fc>)
 8002666:	2201      	movs	r2, #1
 8002668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266a:	f7fe fa61 	bl	8000b30 <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002672:	f7fe fa5d 	bl	8000b30 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e037      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002684:	4b1d      	ldr	r3, [pc, #116]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0f0      	beq.n	8002672 <HAL_RCC_OscConfig+0x46a>
 8002690:	e02f      	b.n	80026f2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002692:	4b1c      	ldr	r3, [pc, #112]	; (8002704 <HAL_RCC_OscConfig+0x4fc>)
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7fe fa4a 	bl	8000b30 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a0:	f7fe fa46 	bl	8000b30 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e020      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b2:	4b12      	ldr	r3, [pc, #72]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x498>
 80026be:	e018      	b.n	80026f2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	69db      	ldr	r3, [r3, #28]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e013      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <HAL_RCC_OscConfig+0x4f4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d106      	bne.n	80026ee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d001      	beq.n	80026f2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e000      	b.n	80026f4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021000 	.word	0x40021000
 8002700:	40007000 	.word	0x40007000
 8002704:	42420060 	.word	0x42420060

08002708 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e0d0      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800271c:	4b6a      	ldr	r3, [pc, #424]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d910      	bls.n	800274c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272a:	4b67      	ldr	r3, [pc, #412]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 0207 	bic.w	r2, r3, #7
 8002732:	4965      	ldr	r1, [pc, #404]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800273a:	4b63      	ldr	r3, [pc, #396]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0307 	and.w	r3, r3, #7
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	429a      	cmp	r2, r3
 8002746:	d001      	beq.n	800274c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0b8      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d020      	beq.n	800279a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0304 	and.w	r3, r3, #4
 8002760:	2b00      	cmp	r3, #0
 8002762:	d005      	beq.n	8002770 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002764:	4b59      	ldr	r3, [pc, #356]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	4a58      	ldr	r2, [pc, #352]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800276a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800276e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0308 	and.w	r3, r3, #8
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800277c:	4b53      	ldr	r3, [pc, #332]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	4a52      	ldr	r2, [pc, #328]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002782:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002786:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002788:	4b50      	ldr	r3, [pc, #320]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	494d      	ldr	r1, [pc, #308]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	4313      	orrs	r3, r2
 8002798:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d040      	beq.n	8002828 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d107      	bne.n	80027be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ae:	4b47      	ldr	r3, [pc, #284]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d115      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e07f      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d107      	bne.n	80027d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c6:	4b41      	ldr	r3, [pc, #260]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d109      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e073      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d6:	4b3d      	ldr	r3, [pc, #244]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e06b      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027e6:	4b39      	ldr	r3, [pc, #228]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f023 0203 	bic.w	r2, r3, #3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	4936      	ldr	r1, [pc, #216]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 80027f4:	4313      	orrs	r3, r2
 80027f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027f8:	f7fe f99a 	bl	8000b30 <HAL_GetTick>
 80027fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fe:	e00a      	b.n	8002816 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002800:	f7fe f996 	bl	8000b30 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	f241 3288 	movw	r2, #5000	; 0x1388
 800280e:	4293      	cmp	r3, r2
 8002810:	d901      	bls.n	8002816 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e053      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002816:	4b2d      	ldr	r3, [pc, #180]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 020c 	and.w	r2, r3, #12
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	429a      	cmp	r2, r3
 8002826:	d1eb      	bne.n	8002800 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002828:	4b27      	ldr	r3, [pc, #156]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d210      	bcs.n	8002858 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002836:	4b24      	ldr	r3, [pc, #144]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f023 0207 	bic.w	r2, r3, #7
 800283e:	4922      	ldr	r1, [pc, #136]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	4313      	orrs	r3, r2
 8002844:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002846:	4b20      	ldr	r3, [pc, #128]	; (80028c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	429a      	cmp	r2, r3
 8002852:	d001      	beq.n	8002858 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e032      	b.n	80028be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0304 	and.w	r3, r3, #4
 8002860:	2b00      	cmp	r3, #0
 8002862:	d008      	beq.n	8002876 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002864:	4b19      	ldr	r3, [pc, #100]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	4916      	ldr	r1, [pc, #88]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002872:	4313      	orrs	r3, r2
 8002874:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b00      	cmp	r3, #0
 8002880:	d009      	beq.n	8002896 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002882:	4b12      	ldr	r3, [pc, #72]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	490e      	ldr	r1, [pc, #56]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	4313      	orrs	r3, r2
 8002894:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002896:	f000 f821 	bl	80028dc <HAL_RCC_GetSysClockFreq>
 800289a:	4601      	mov	r1, r0
 800289c:	4b0b      	ldr	r3, [pc, #44]	; (80028cc <HAL_RCC_ClockConfig+0x1c4>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	091b      	lsrs	r3, r3, #4
 80028a2:	f003 030f 	and.w	r3, r3, #15
 80028a6:	4a0a      	ldr	r2, [pc, #40]	; (80028d0 <HAL_RCC_ClockConfig+0x1c8>)
 80028a8:	5cd3      	ldrb	r3, [r2, r3]
 80028aa:	fa21 f303 	lsr.w	r3, r1, r3
 80028ae:	4a09      	ldr	r2, [pc, #36]	; (80028d4 <HAL_RCC_ClockConfig+0x1cc>)
 80028b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028b2:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <HAL_RCC_ClockConfig+0x1d0>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fe f8f8 	bl	8000aac <HAL_InitTick>

  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40022000 	.word	0x40022000
 80028cc:	40021000 	.word	0x40021000
 80028d0:	080037b8 	.word	0x080037b8
 80028d4:	20000000 	.word	0x20000000
 80028d8:	20000004 	.word	0x20000004

080028dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028dc:	b490      	push	{r4, r7}
 80028de:	b08a      	sub	sp, #40	; 0x28
 80028e0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028e2:	4b2a      	ldr	r3, [pc, #168]	; (800298c <HAL_RCC_GetSysClockFreq+0xb0>)
 80028e4:	1d3c      	adds	r4, r7, #4
 80028e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028ec:	4b28      	ldr	r3, [pc, #160]	; (8002990 <HAL_RCC_GetSysClockFreq+0xb4>)
 80028ee:	881b      	ldrh	r3, [r3, #0]
 80028f0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	2300      	movs	r3, #0
 80028f8:	61bb      	str	r3, [r7, #24]
 80028fa:	2300      	movs	r3, #0
 80028fc:	627b      	str	r3, [r7, #36]	; 0x24
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002902:	2300      	movs	r3, #0
 8002904:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002906:	4b23      	ldr	r3, [pc, #140]	; (8002994 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	f003 030c 	and.w	r3, r3, #12
 8002912:	2b04      	cmp	r3, #4
 8002914:	d002      	beq.n	800291c <HAL_RCC_GetSysClockFreq+0x40>
 8002916:	2b08      	cmp	r3, #8
 8002918:	d003      	beq.n	8002922 <HAL_RCC_GetSysClockFreq+0x46>
 800291a:	e02d      	b.n	8002978 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800291c:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <HAL_RCC_GetSysClockFreq+0xbc>)
 800291e:	623b      	str	r3, [r7, #32]
      break;
 8002920:	e02d      	b.n	800297e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	0c9b      	lsrs	r3, r3, #18
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800292e:	4413      	add	r3, r2
 8002930:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002934:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d013      	beq.n	8002968 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002940:	4b14      	ldr	r3, [pc, #80]	; (8002994 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	0c5b      	lsrs	r3, r3, #17
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800294e:	4413      	add	r3, r2
 8002950:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002954:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	4a0f      	ldr	r2, [pc, #60]	; (8002998 <HAL_RCC_GetSysClockFreq+0xbc>)
 800295a:	fb02 f203 	mul.w	r2, r2, r3
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	fbb2 f3f3 	udiv	r3, r2, r3
 8002964:	627b      	str	r3, [r7, #36]	; 0x24
 8002966:	e004      	b.n	8002972 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	4a0c      	ldr	r2, [pc, #48]	; (800299c <HAL_RCC_GetSysClockFreq+0xc0>)
 800296c:	fb02 f303 	mul.w	r3, r2, r3
 8002970:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002974:	623b      	str	r3, [r7, #32]
      break;
 8002976:	e002      	b.n	800297e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002978:	4b07      	ldr	r3, [pc, #28]	; (8002998 <HAL_RCC_GetSysClockFreq+0xbc>)
 800297a:	623b      	str	r3, [r7, #32]
      break;
 800297c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800297e:	6a3b      	ldr	r3, [r7, #32]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3728      	adds	r7, #40	; 0x28
 8002984:	46bd      	mov	sp, r7
 8002986:	bc90      	pop	{r4, r7}
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	080037a4 	.word	0x080037a4
 8002990:	080037b4 	.word	0x080037b4
 8002994:	40021000 	.word	0x40021000
 8002998:	007a1200 	.word	0x007a1200
 800299c:	003d0900 	.word	0x003d0900

080029a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a4:	4b02      	ldr	r3, [pc, #8]	; (80029b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80029a6:	681b      	ldr	r3, [r3, #0]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	20000000 	.word	0x20000000

080029b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029b8:	f7ff fff2 	bl	80029a0 <HAL_RCC_GetHCLKFreq>
 80029bc:	4601      	mov	r1, r0
 80029be:	4b05      	ldr	r3, [pc, #20]	; (80029d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	4a03      	ldr	r2, [pc, #12]	; (80029d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029ca:	5cd3      	ldrb	r3, [r2, r3]
 80029cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40021000 	.word	0x40021000
 80029d8:	080037c8 	.word	0x080037c8

080029dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029e0:	f7ff ffde 	bl	80029a0 <HAL_RCC_GetHCLKFreq>
 80029e4:	4601      	mov	r1, r0
 80029e6:	4b05      	ldr	r3, [pc, #20]	; (80029fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	0adb      	lsrs	r3, r3, #11
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	4a03      	ldr	r2, [pc, #12]	; (8002a00 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029f2:	5cd3      	ldrb	r3, [r2, r3]
 80029f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40021000 	.word	0x40021000
 8002a00:	080037c8 	.word	0x080037c8

08002a04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a0c:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <RCC_Delay+0x34>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a0a      	ldr	r2, [pc, #40]	; (8002a3c <RCC_Delay+0x38>)
 8002a12:	fba2 2303 	umull	r2, r3, r2, r3
 8002a16:	0a5b      	lsrs	r3, r3, #9
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	fb02 f303 	mul.w	r3, r2, r3
 8002a1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a20:	bf00      	nop
  }
  while (Delay --);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	1e5a      	subs	r2, r3, #1
 8002a26:	60fa      	str	r2, [r7, #12]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f9      	bne.n	8002a20 <RCC_Delay+0x1c>
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bc80      	pop	{r7}
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000000 	.word	0x20000000
 8002a3c:	10624dd3 	.word	0x10624dd3

08002a40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e03f      	b.n	8002ad2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d106      	bne.n	8002a6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7fd fece 	bl	8000808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2224      	movs	r2, #36	; 0x24
 8002a70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68da      	ldr	r2, [r3, #12]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f905 	bl	8002c94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	691a      	ldr	r2, [r3, #16]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695a      	ldr	r2, [r3, #20]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002aa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ab8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b08a      	sub	sp, #40	; 0x28
 8002ade:	af02      	add	r7, sp, #8
 8002ae0:	60f8      	str	r0, [r7, #12]
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	603b      	str	r3, [r7, #0]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002aea:	2300      	movs	r3, #0
 8002aec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b20      	cmp	r3, #32
 8002af8:	d17c      	bne.n	8002bf4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d002      	beq.n	8002b06 <HAL_UART_Transmit+0x2c>
 8002b00:	88fb      	ldrh	r3, [r7, #6]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e075      	b.n	8002bf6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_UART_Transmit+0x3e>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e06e      	b.n	8002bf6 <HAL_UART_Transmit+0x11c>
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2221      	movs	r2, #33	; 0x21
 8002b2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002b2e:	f7fd ffff 	bl	8000b30 <HAL_GetTick>
 8002b32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	88fa      	ldrh	r2, [r7, #6]
 8002b38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	88fa      	ldrh	r2, [r7, #6]
 8002b3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b48:	d108      	bne.n	8002b5c <HAL_UART_Transmit+0x82>
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d104      	bne.n	8002b5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002b52:	2300      	movs	r3, #0
 8002b54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	e003      	b.n	8002b64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002b6c:	e02a      	b.n	8002bc4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	2200      	movs	r2, #0
 8002b76:	2180      	movs	r1, #128	; 0x80
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f840 	bl	8002bfe <UART_WaitOnFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e036      	b.n	8002bf6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10b      	bne.n	8002ba6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	881b      	ldrh	r3, [r3, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	61bb      	str	r3, [r7, #24]
 8002ba4:	e007      	b.n	8002bb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	781a      	ldrb	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1cf      	bne.n	8002b6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2140      	movs	r1, #64	; 0x40
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 f810 	bl	8002bfe <UART_WaitOnFlagUntilTimeout>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e006      	b.n	8002bf6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2220      	movs	r2, #32
 8002bec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	e000      	b.n	8002bf6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002bf4:	2302      	movs	r3, #2
  }
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3720      	adds	r7, #32
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b084      	sub	sp, #16
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	603b      	str	r3, [r7, #0]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c0e:	e02c      	b.n	8002c6a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c16:	d028      	beq.n	8002c6a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d007      	beq.n	8002c2e <UART_WaitOnFlagUntilTimeout+0x30>
 8002c1e:	f7fd ff87 	bl	8000b30 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d21d      	bcs.n	8002c6a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68da      	ldr	r2, [r3, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c3c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0201 	bic.w	r2, r2, #1
 8002c4c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2220      	movs	r2, #32
 8002c52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2220      	movs	r2, #32
 8002c5a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e00f      	b.n	8002c8a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	4013      	ands	r3, r2
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	bf0c      	ite	eq
 8002c7a:	2301      	moveq	r3, #1
 8002c7c:	2300      	movne	r3, #0
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d0c3      	beq.n	8002c10 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002cce:	f023 030c 	bic.w	r3, r3, #12
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	68b9      	ldr	r1, [r7, #8]
 8002cd8:	430b      	orrs	r3, r1
 8002cda:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	699a      	ldr	r2, [r3, #24]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a2c      	ldr	r2, [pc, #176]	; (8002da8 <UART_SetConfig+0x114>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d103      	bne.n	8002d04 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002cfc:	f7ff fe6e 	bl	80029dc <HAL_RCC_GetPCLK2Freq>
 8002d00:	60f8      	str	r0, [r7, #12]
 8002d02:	e002      	b.n	8002d0a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d04:	f7ff fe56 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8002d08:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4413      	add	r3, r2
 8002d12:	009a      	lsls	r2, r3, #2
 8002d14:	441a      	add	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d20:	4a22      	ldr	r2, [pc, #136]	; (8002dac <UART_SetConfig+0x118>)
 8002d22:	fba2 2303 	umull	r2, r3, r2, r3
 8002d26:	095b      	lsrs	r3, r3, #5
 8002d28:	0119      	lsls	r1, r3, #4
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	009a      	lsls	r2, r3, #2
 8002d34:	441a      	add	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d40:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <UART_SetConfig+0x118>)
 8002d42:	fba3 0302 	umull	r0, r3, r3, r2
 8002d46:	095b      	lsrs	r3, r3, #5
 8002d48:	2064      	movs	r0, #100	; 0x64
 8002d4a:	fb00 f303 	mul.w	r3, r0, r3
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	3332      	adds	r3, #50	; 0x32
 8002d54:	4a15      	ldr	r2, [pc, #84]	; (8002dac <UART_SetConfig+0x118>)
 8002d56:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d60:	4419      	add	r1, r3
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	009a      	lsls	r2, r3, #2
 8002d6c:	441a      	add	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <UART_SetConfig+0x118>)
 8002d7a:	fba3 0302 	umull	r0, r3, r3, r2
 8002d7e:	095b      	lsrs	r3, r3, #5
 8002d80:	2064      	movs	r0, #100	; 0x64
 8002d82:	fb00 f303 	mul.w	r3, r0, r3
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	3332      	adds	r3, #50	; 0x32
 8002d8c:	4a07      	ldr	r2, [pc, #28]	; (8002dac <UART_SetConfig+0x118>)
 8002d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d92:	095b      	lsrs	r3, r3, #5
 8002d94:	f003 020f 	and.w	r2, r3, #15
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	440a      	add	r2, r1
 8002d9e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002da0:	bf00      	nop
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40013800 	.word	0x40013800
 8002dac:	51eb851f 	.word	0x51eb851f

08002db0 <__errno>:
 8002db0:	4b01      	ldr	r3, [pc, #4]	; (8002db8 <__errno+0x8>)
 8002db2:	6818      	ldr	r0, [r3, #0]
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	2000000c 	.word	0x2000000c

08002dbc <__libc_init_array>:
 8002dbc:	b570      	push	{r4, r5, r6, lr}
 8002dbe:	2500      	movs	r5, #0
 8002dc0:	4e0c      	ldr	r6, [pc, #48]	; (8002df4 <__libc_init_array+0x38>)
 8002dc2:	4c0d      	ldr	r4, [pc, #52]	; (8002df8 <__libc_init_array+0x3c>)
 8002dc4:	1ba4      	subs	r4, r4, r6
 8002dc6:	10a4      	asrs	r4, r4, #2
 8002dc8:	42a5      	cmp	r5, r4
 8002dca:	d109      	bne.n	8002de0 <__libc_init_array+0x24>
 8002dcc:	f000 fc36 	bl	800363c <_init>
 8002dd0:	2500      	movs	r5, #0
 8002dd2:	4e0a      	ldr	r6, [pc, #40]	; (8002dfc <__libc_init_array+0x40>)
 8002dd4:	4c0a      	ldr	r4, [pc, #40]	; (8002e00 <__libc_init_array+0x44>)
 8002dd6:	1ba4      	subs	r4, r4, r6
 8002dd8:	10a4      	asrs	r4, r4, #2
 8002dda:	42a5      	cmp	r5, r4
 8002ddc:	d105      	bne.n	8002dea <__libc_init_array+0x2e>
 8002dde:	bd70      	pop	{r4, r5, r6, pc}
 8002de0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002de4:	4798      	blx	r3
 8002de6:	3501      	adds	r5, #1
 8002de8:	e7ee      	b.n	8002dc8 <__libc_init_array+0xc>
 8002dea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dee:	4798      	blx	r3
 8002df0:	3501      	adds	r5, #1
 8002df2:	e7f2      	b.n	8002dda <__libc_init_array+0x1e>
 8002df4:	08003804 	.word	0x08003804
 8002df8:	08003804 	.word	0x08003804
 8002dfc:	08003804 	.word	0x08003804
 8002e00:	08003808 	.word	0x08003808

08002e04 <memcpy>:
 8002e04:	b510      	push	{r4, lr}
 8002e06:	1e43      	subs	r3, r0, #1
 8002e08:	440a      	add	r2, r1
 8002e0a:	4291      	cmp	r1, r2
 8002e0c:	d100      	bne.n	8002e10 <memcpy+0xc>
 8002e0e:	bd10      	pop	{r4, pc}
 8002e10:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002e14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002e18:	e7f7      	b.n	8002e0a <memcpy+0x6>

08002e1a <memset>:
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	4402      	add	r2, r0
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d100      	bne.n	8002e24 <memset+0xa>
 8002e22:	4770      	bx	lr
 8002e24:	f803 1b01 	strb.w	r1, [r3], #1
 8002e28:	e7f9      	b.n	8002e1e <memset+0x4>
	...

08002e2c <_vsiprintf_r>:
 8002e2c:	b500      	push	{lr}
 8002e2e:	b09b      	sub	sp, #108	; 0x6c
 8002e30:	9100      	str	r1, [sp, #0]
 8002e32:	9104      	str	r1, [sp, #16]
 8002e34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e38:	9105      	str	r1, [sp, #20]
 8002e3a:	9102      	str	r1, [sp, #8]
 8002e3c:	4905      	ldr	r1, [pc, #20]	; (8002e54 <_vsiprintf_r+0x28>)
 8002e3e:	9103      	str	r1, [sp, #12]
 8002e40:	4669      	mov	r1, sp
 8002e42:	f000 f86d 	bl	8002f20 <_svfiprintf_r>
 8002e46:	2200      	movs	r2, #0
 8002e48:	9b00      	ldr	r3, [sp, #0]
 8002e4a:	701a      	strb	r2, [r3, #0]
 8002e4c:	b01b      	add	sp, #108	; 0x6c
 8002e4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e52:	bf00      	nop
 8002e54:	ffff0208 	.word	0xffff0208

08002e58 <vsiprintf>:
 8002e58:	4613      	mov	r3, r2
 8002e5a:	460a      	mov	r2, r1
 8002e5c:	4601      	mov	r1, r0
 8002e5e:	4802      	ldr	r0, [pc, #8]	; (8002e68 <vsiprintf+0x10>)
 8002e60:	6800      	ldr	r0, [r0, #0]
 8002e62:	f7ff bfe3 	b.w	8002e2c <_vsiprintf_r>
 8002e66:	bf00      	nop
 8002e68:	2000000c 	.word	0x2000000c

08002e6c <__ssputs_r>:
 8002e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e70:	688e      	ldr	r6, [r1, #8]
 8002e72:	4682      	mov	sl, r0
 8002e74:	429e      	cmp	r6, r3
 8002e76:	460c      	mov	r4, r1
 8002e78:	4690      	mov	r8, r2
 8002e7a:	4699      	mov	r9, r3
 8002e7c:	d837      	bhi.n	8002eee <__ssputs_r+0x82>
 8002e7e:	898a      	ldrh	r2, [r1, #12]
 8002e80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002e84:	d031      	beq.n	8002eea <__ssputs_r+0x7e>
 8002e86:	2302      	movs	r3, #2
 8002e88:	6825      	ldr	r5, [r4, #0]
 8002e8a:	6909      	ldr	r1, [r1, #16]
 8002e8c:	1a6f      	subs	r7, r5, r1
 8002e8e:	6965      	ldr	r5, [r4, #20]
 8002e90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002e94:	fb95 f5f3 	sdiv	r5, r5, r3
 8002e98:	f109 0301 	add.w	r3, r9, #1
 8002e9c:	443b      	add	r3, r7
 8002e9e:	429d      	cmp	r5, r3
 8002ea0:	bf38      	it	cc
 8002ea2:	461d      	movcc	r5, r3
 8002ea4:	0553      	lsls	r3, r2, #21
 8002ea6:	d530      	bpl.n	8002f0a <__ssputs_r+0x9e>
 8002ea8:	4629      	mov	r1, r5
 8002eaa:	f000 fb2d 	bl	8003508 <_malloc_r>
 8002eae:	4606      	mov	r6, r0
 8002eb0:	b950      	cbnz	r0, 8002ec8 <__ssputs_r+0x5c>
 8002eb2:	230c      	movs	r3, #12
 8002eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb8:	f8ca 3000 	str.w	r3, [sl]
 8002ebc:	89a3      	ldrh	r3, [r4, #12]
 8002ebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ec2:	81a3      	strh	r3, [r4, #12]
 8002ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ec8:	463a      	mov	r2, r7
 8002eca:	6921      	ldr	r1, [r4, #16]
 8002ecc:	f7ff ff9a 	bl	8002e04 <memcpy>
 8002ed0:	89a3      	ldrh	r3, [r4, #12]
 8002ed2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002ed6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eda:	81a3      	strh	r3, [r4, #12]
 8002edc:	6126      	str	r6, [r4, #16]
 8002ede:	443e      	add	r6, r7
 8002ee0:	6026      	str	r6, [r4, #0]
 8002ee2:	464e      	mov	r6, r9
 8002ee4:	6165      	str	r5, [r4, #20]
 8002ee6:	1bed      	subs	r5, r5, r7
 8002ee8:	60a5      	str	r5, [r4, #8]
 8002eea:	454e      	cmp	r6, r9
 8002eec:	d900      	bls.n	8002ef0 <__ssputs_r+0x84>
 8002eee:	464e      	mov	r6, r9
 8002ef0:	4632      	mov	r2, r6
 8002ef2:	4641      	mov	r1, r8
 8002ef4:	6820      	ldr	r0, [r4, #0]
 8002ef6:	f000 faa1 	bl	800343c <memmove>
 8002efa:	68a3      	ldr	r3, [r4, #8]
 8002efc:	2000      	movs	r0, #0
 8002efe:	1b9b      	subs	r3, r3, r6
 8002f00:	60a3      	str	r3, [r4, #8]
 8002f02:	6823      	ldr	r3, [r4, #0]
 8002f04:	441e      	add	r6, r3
 8002f06:	6026      	str	r6, [r4, #0]
 8002f08:	e7dc      	b.n	8002ec4 <__ssputs_r+0x58>
 8002f0a:	462a      	mov	r2, r5
 8002f0c:	f000 fb56 	bl	80035bc <_realloc_r>
 8002f10:	4606      	mov	r6, r0
 8002f12:	2800      	cmp	r0, #0
 8002f14:	d1e2      	bne.n	8002edc <__ssputs_r+0x70>
 8002f16:	6921      	ldr	r1, [r4, #16]
 8002f18:	4650      	mov	r0, sl
 8002f1a:	f000 faa9 	bl	8003470 <_free_r>
 8002f1e:	e7c8      	b.n	8002eb2 <__ssputs_r+0x46>

08002f20 <_svfiprintf_r>:
 8002f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f24:	461d      	mov	r5, r3
 8002f26:	898b      	ldrh	r3, [r1, #12]
 8002f28:	b09d      	sub	sp, #116	; 0x74
 8002f2a:	061f      	lsls	r7, r3, #24
 8002f2c:	4680      	mov	r8, r0
 8002f2e:	460c      	mov	r4, r1
 8002f30:	4616      	mov	r6, r2
 8002f32:	d50f      	bpl.n	8002f54 <_svfiprintf_r+0x34>
 8002f34:	690b      	ldr	r3, [r1, #16]
 8002f36:	b96b      	cbnz	r3, 8002f54 <_svfiprintf_r+0x34>
 8002f38:	2140      	movs	r1, #64	; 0x40
 8002f3a:	f000 fae5 	bl	8003508 <_malloc_r>
 8002f3e:	6020      	str	r0, [r4, #0]
 8002f40:	6120      	str	r0, [r4, #16]
 8002f42:	b928      	cbnz	r0, 8002f50 <_svfiprintf_r+0x30>
 8002f44:	230c      	movs	r3, #12
 8002f46:	f8c8 3000 	str.w	r3, [r8]
 8002f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f4e:	e0c8      	b.n	80030e2 <_svfiprintf_r+0x1c2>
 8002f50:	2340      	movs	r3, #64	; 0x40
 8002f52:	6163      	str	r3, [r4, #20]
 8002f54:	2300      	movs	r3, #0
 8002f56:	9309      	str	r3, [sp, #36]	; 0x24
 8002f58:	2320      	movs	r3, #32
 8002f5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f5e:	2330      	movs	r3, #48	; 0x30
 8002f60:	f04f 0b01 	mov.w	fp, #1
 8002f64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f68:	9503      	str	r5, [sp, #12]
 8002f6a:	4637      	mov	r7, r6
 8002f6c:	463d      	mov	r5, r7
 8002f6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002f72:	b10b      	cbz	r3, 8002f78 <_svfiprintf_r+0x58>
 8002f74:	2b25      	cmp	r3, #37	; 0x25
 8002f76:	d13e      	bne.n	8002ff6 <_svfiprintf_r+0xd6>
 8002f78:	ebb7 0a06 	subs.w	sl, r7, r6
 8002f7c:	d00b      	beq.n	8002f96 <_svfiprintf_r+0x76>
 8002f7e:	4653      	mov	r3, sl
 8002f80:	4632      	mov	r2, r6
 8002f82:	4621      	mov	r1, r4
 8002f84:	4640      	mov	r0, r8
 8002f86:	f7ff ff71 	bl	8002e6c <__ssputs_r>
 8002f8a:	3001      	adds	r0, #1
 8002f8c:	f000 80a4 	beq.w	80030d8 <_svfiprintf_r+0x1b8>
 8002f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f92:	4453      	add	r3, sl
 8002f94:	9309      	str	r3, [sp, #36]	; 0x24
 8002f96:	783b      	ldrb	r3, [r7, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 809d 	beq.w	80030d8 <_svfiprintf_r+0x1b8>
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fa8:	9304      	str	r3, [sp, #16]
 8002faa:	9307      	str	r3, [sp, #28]
 8002fac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002fb0:	931a      	str	r3, [sp, #104]	; 0x68
 8002fb2:	462f      	mov	r7, r5
 8002fb4:	2205      	movs	r2, #5
 8002fb6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002fba:	4850      	ldr	r0, [pc, #320]	; (80030fc <_svfiprintf_r+0x1dc>)
 8002fbc:	f000 fa30 	bl	8003420 <memchr>
 8002fc0:	9b04      	ldr	r3, [sp, #16]
 8002fc2:	b9d0      	cbnz	r0, 8002ffa <_svfiprintf_r+0xda>
 8002fc4:	06d9      	lsls	r1, r3, #27
 8002fc6:	bf44      	itt	mi
 8002fc8:	2220      	movmi	r2, #32
 8002fca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002fce:	071a      	lsls	r2, r3, #28
 8002fd0:	bf44      	itt	mi
 8002fd2:	222b      	movmi	r2, #43	; 0x2b
 8002fd4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002fd8:	782a      	ldrb	r2, [r5, #0]
 8002fda:	2a2a      	cmp	r2, #42	; 0x2a
 8002fdc:	d015      	beq.n	800300a <_svfiprintf_r+0xea>
 8002fde:	462f      	mov	r7, r5
 8002fe0:	2000      	movs	r0, #0
 8002fe2:	250a      	movs	r5, #10
 8002fe4:	9a07      	ldr	r2, [sp, #28]
 8002fe6:	4639      	mov	r1, r7
 8002fe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002fec:	3b30      	subs	r3, #48	; 0x30
 8002fee:	2b09      	cmp	r3, #9
 8002ff0:	d94d      	bls.n	800308e <_svfiprintf_r+0x16e>
 8002ff2:	b1b8      	cbz	r0, 8003024 <_svfiprintf_r+0x104>
 8002ff4:	e00f      	b.n	8003016 <_svfiprintf_r+0xf6>
 8002ff6:	462f      	mov	r7, r5
 8002ff8:	e7b8      	b.n	8002f6c <_svfiprintf_r+0x4c>
 8002ffa:	4a40      	ldr	r2, [pc, #256]	; (80030fc <_svfiprintf_r+0x1dc>)
 8002ffc:	463d      	mov	r5, r7
 8002ffe:	1a80      	subs	r0, r0, r2
 8003000:	fa0b f000 	lsl.w	r0, fp, r0
 8003004:	4318      	orrs	r0, r3
 8003006:	9004      	str	r0, [sp, #16]
 8003008:	e7d3      	b.n	8002fb2 <_svfiprintf_r+0x92>
 800300a:	9a03      	ldr	r2, [sp, #12]
 800300c:	1d11      	adds	r1, r2, #4
 800300e:	6812      	ldr	r2, [r2, #0]
 8003010:	9103      	str	r1, [sp, #12]
 8003012:	2a00      	cmp	r2, #0
 8003014:	db01      	blt.n	800301a <_svfiprintf_r+0xfa>
 8003016:	9207      	str	r2, [sp, #28]
 8003018:	e004      	b.n	8003024 <_svfiprintf_r+0x104>
 800301a:	4252      	negs	r2, r2
 800301c:	f043 0302 	orr.w	r3, r3, #2
 8003020:	9207      	str	r2, [sp, #28]
 8003022:	9304      	str	r3, [sp, #16]
 8003024:	783b      	ldrb	r3, [r7, #0]
 8003026:	2b2e      	cmp	r3, #46	; 0x2e
 8003028:	d10c      	bne.n	8003044 <_svfiprintf_r+0x124>
 800302a:	787b      	ldrb	r3, [r7, #1]
 800302c:	2b2a      	cmp	r3, #42	; 0x2a
 800302e:	d133      	bne.n	8003098 <_svfiprintf_r+0x178>
 8003030:	9b03      	ldr	r3, [sp, #12]
 8003032:	3702      	adds	r7, #2
 8003034:	1d1a      	adds	r2, r3, #4
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	9203      	str	r2, [sp, #12]
 800303a:	2b00      	cmp	r3, #0
 800303c:	bfb8      	it	lt
 800303e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003042:	9305      	str	r3, [sp, #20]
 8003044:	4d2e      	ldr	r5, [pc, #184]	; (8003100 <_svfiprintf_r+0x1e0>)
 8003046:	2203      	movs	r2, #3
 8003048:	7839      	ldrb	r1, [r7, #0]
 800304a:	4628      	mov	r0, r5
 800304c:	f000 f9e8 	bl	8003420 <memchr>
 8003050:	b138      	cbz	r0, 8003062 <_svfiprintf_r+0x142>
 8003052:	2340      	movs	r3, #64	; 0x40
 8003054:	1b40      	subs	r0, r0, r5
 8003056:	fa03 f000 	lsl.w	r0, r3, r0
 800305a:	9b04      	ldr	r3, [sp, #16]
 800305c:	3701      	adds	r7, #1
 800305e:	4303      	orrs	r3, r0
 8003060:	9304      	str	r3, [sp, #16]
 8003062:	7839      	ldrb	r1, [r7, #0]
 8003064:	2206      	movs	r2, #6
 8003066:	4827      	ldr	r0, [pc, #156]	; (8003104 <_svfiprintf_r+0x1e4>)
 8003068:	1c7e      	adds	r6, r7, #1
 800306a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800306e:	f000 f9d7 	bl	8003420 <memchr>
 8003072:	2800      	cmp	r0, #0
 8003074:	d038      	beq.n	80030e8 <_svfiprintf_r+0x1c8>
 8003076:	4b24      	ldr	r3, [pc, #144]	; (8003108 <_svfiprintf_r+0x1e8>)
 8003078:	bb13      	cbnz	r3, 80030c0 <_svfiprintf_r+0x1a0>
 800307a:	9b03      	ldr	r3, [sp, #12]
 800307c:	3307      	adds	r3, #7
 800307e:	f023 0307 	bic.w	r3, r3, #7
 8003082:	3308      	adds	r3, #8
 8003084:	9303      	str	r3, [sp, #12]
 8003086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003088:	444b      	add	r3, r9
 800308a:	9309      	str	r3, [sp, #36]	; 0x24
 800308c:	e76d      	b.n	8002f6a <_svfiprintf_r+0x4a>
 800308e:	fb05 3202 	mla	r2, r5, r2, r3
 8003092:	2001      	movs	r0, #1
 8003094:	460f      	mov	r7, r1
 8003096:	e7a6      	b.n	8002fe6 <_svfiprintf_r+0xc6>
 8003098:	2300      	movs	r3, #0
 800309a:	250a      	movs	r5, #10
 800309c:	4619      	mov	r1, r3
 800309e:	3701      	adds	r7, #1
 80030a0:	9305      	str	r3, [sp, #20]
 80030a2:	4638      	mov	r0, r7
 80030a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030a8:	3a30      	subs	r2, #48	; 0x30
 80030aa:	2a09      	cmp	r2, #9
 80030ac:	d903      	bls.n	80030b6 <_svfiprintf_r+0x196>
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d0c8      	beq.n	8003044 <_svfiprintf_r+0x124>
 80030b2:	9105      	str	r1, [sp, #20]
 80030b4:	e7c6      	b.n	8003044 <_svfiprintf_r+0x124>
 80030b6:	fb05 2101 	mla	r1, r5, r1, r2
 80030ba:	2301      	movs	r3, #1
 80030bc:	4607      	mov	r7, r0
 80030be:	e7f0      	b.n	80030a2 <_svfiprintf_r+0x182>
 80030c0:	ab03      	add	r3, sp, #12
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	4622      	mov	r2, r4
 80030c6:	4b11      	ldr	r3, [pc, #68]	; (800310c <_svfiprintf_r+0x1ec>)
 80030c8:	a904      	add	r1, sp, #16
 80030ca:	4640      	mov	r0, r8
 80030cc:	f3af 8000 	nop.w
 80030d0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80030d4:	4681      	mov	r9, r0
 80030d6:	d1d6      	bne.n	8003086 <_svfiprintf_r+0x166>
 80030d8:	89a3      	ldrh	r3, [r4, #12]
 80030da:	065b      	lsls	r3, r3, #25
 80030dc:	f53f af35 	bmi.w	8002f4a <_svfiprintf_r+0x2a>
 80030e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030e2:	b01d      	add	sp, #116	; 0x74
 80030e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030e8:	ab03      	add	r3, sp, #12
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	4622      	mov	r2, r4
 80030ee:	4b07      	ldr	r3, [pc, #28]	; (800310c <_svfiprintf_r+0x1ec>)
 80030f0:	a904      	add	r1, sp, #16
 80030f2:	4640      	mov	r0, r8
 80030f4:	f000 f882 	bl	80031fc <_printf_i>
 80030f8:	e7ea      	b.n	80030d0 <_svfiprintf_r+0x1b0>
 80030fa:	bf00      	nop
 80030fc:	080037d0 	.word	0x080037d0
 8003100:	080037d6 	.word	0x080037d6
 8003104:	080037da 	.word	0x080037da
 8003108:	00000000 	.word	0x00000000
 800310c:	08002e6d 	.word	0x08002e6d

08003110 <_printf_common>:
 8003110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003114:	4691      	mov	r9, r2
 8003116:	461f      	mov	r7, r3
 8003118:	688a      	ldr	r2, [r1, #8]
 800311a:	690b      	ldr	r3, [r1, #16]
 800311c:	4606      	mov	r6, r0
 800311e:	4293      	cmp	r3, r2
 8003120:	bfb8      	it	lt
 8003122:	4613      	movlt	r3, r2
 8003124:	f8c9 3000 	str.w	r3, [r9]
 8003128:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800312c:	460c      	mov	r4, r1
 800312e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003132:	b112      	cbz	r2, 800313a <_printf_common+0x2a>
 8003134:	3301      	adds	r3, #1
 8003136:	f8c9 3000 	str.w	r3, [r9]
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	0699      	lsls	r1, r3, #26
 800313e:	bf42      	ittt	mi
 8003140:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003144:	3302      	addmi	r3, #2
 8003146:	f8c9 3000 	strmi.w	r3, [r9]
 800314a:	6825      	ldr	r5, [r4, #0]
 800314c:	f015 0506 	ands.w	r5, r5, #6
 8003150:	d107      	bne.n	8003162 <_printf_common+0x52>
 8003152:	f104 0a19 	add.w	sl, r4, #25
 8003156:	68e3      	ldr	r3, [r4, #12]
 8003158:	f8d9 2000 	ldr.w	r2, [r9]
 800315c:	1a9b      	subs	r3, r3, r2
 800315e:	42ab      	cmp	r3, r5
 8003160:	dc29      	bgt.n	80031b6 <_printf_common+0xa6>
 8003162:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003166:	6822      	ldr	r2, [r4, #0]
 8003168:	3300      	adds	r3, #0
 800316a:	bf18      	it	ne
 800316c:	2301      	movne	r3, #1
 800316e:	0692      	lsls	r2, r2, #26
 8003170:	d42e      	bmi.n	80031d0 <_printf_common+0xc0>
 8003172:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003176:	4639      	mov	r1, r7
 8003178:	4630      	mov	r0, r6
 800317a:	47c0      	blx	r8
 800317c:	3001      	adds	r0, #1
 800317e:	d021      	beq.n	80031c4 <_printf_common+0xb4>
 8003180:	6823      	ldr	r3, [r4, #0]
 8003182:	68e5      	ldr	r5, [r4, #12]
 8003184:	f003 0306 	and.w	r3, r3, #6
 8003188:	2b04      	cmp	r3, #4
 800318a:	bf18      	it	ne
 800318c:	2500      	movne	r5, #0
 800318e:	f8d9 2000 	ldr.w	r2, [r9]
 8003192:	f04f 0900 	mov.w	r9, #0
 8003196:	bf08      	it	eq
 8003198:	1aad      	subeq	r5, r5, r2
 800319a:	68a3      	ldr	r3, [r4, #8]
 800319c:	6922      	ldr	r2, [r4, #16]
 800319e:	bf08      	it	eq
 80031a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031a4:	4293      	cmp	r3, r2
 80031a6:	bfc4      	itt	gt
 80031a8:	1a9b      	subgt	r3, r3, r2
 80031aa:	18ed      	addgt	r5, r5, r3
 80031ac:	341a      	adds	r4, #26
 80031ae:	454d      	cmp	r5, r9
 80031b0:	d11a      	bne.n	80031e8 <_printf_common+0xd8>
 80031b2:	2000      	movs	r0, #0
 80031b4:	e008      	b.n	80031c8 <_printf_common+0xb8>
 80031b6:	2301      	movs	r3, #1
 80031b8:	4652      	mov	r2, sl
 80031ba:	4639      	mov	r1, r7
 80031bc:	4630      	mov	r0, r6
 80031be:	47c0      	blx	r8
 80031c0:	3001      	adds	r0, #1
 80031c2:	d103      	bne.n	80031cc <_printf_common+0xbc>
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031cc:	3501      	adds	r5, #1
 80031ce:	e7c2      	b.n	8003156 <_printf_common+0x46>
 80031d0:	2030      	movs	r0, #48	; 0x30
 80031d2:	18e1      	adds	r1, r4, r3
 80031d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031de:	4422      	add	r2, r4
 80031e0:	3302      	adds	r3, #2
 80031e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031e6:	e7c4      	b.n	8003172 <_printf_common+0x62>
 80031e8:	2301      	movs	r3, #1
 80031ea:	4622      	mov	r2, r4
 80031ec:	4639      	mov	r1, r7
 80031ee:	4630      	mov	r0, r6
 80031f0:	47c0      	blx	r8
 80031f2:	3001      	adds	r0, #1
 80031f4:	d0e6      	beq.n	80031c4 <_printf_common+0xb4>
 80031f6:	f109 0901 	add.w	r9, r9, #1
 80031fa:	e7d8      	b.n	80031ae <_printf_common+0x9e>

080031fc <_printf_i>:
 80031fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003200:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003204:	460c      	mov	r4, r1
 8003206:	7e09      	ldrb	r1, [r1, #24]
 8003208:	b085      	sub	sp, #20
 800320a:	296e      	cmp	r1, #110	; 0x6e
 800320c:	4617      	mov	r7, r2
 800320e:	4606      	mov	r6, r0
 8003210:	4698      	mov	r8, r3
 8003212:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003214:	f000 80b3 	beq.w	800337e <_printf_i+0x182>
 8003218:	d822      	bhi.n	8003260 <_printf_i+0x64>
 800321a:	2963      	cmp	r1, #99	; 0x63
 800321c:	d036      	beq.n	800328c <_printf_i+0x90>
 800321e:	d80a      	bhi.n	8003236 <_printf_i+0x3a>
 8003220:	2900      	cmp	r1, #0
 8003222:	f000 80b9 	beq.w	8003398 <_printf_i+0x19c>
 8003226:	2958      	cmp	r1, #88	; 0x58
 8003228:	f000 8083 	beq.w	8003332 <_printf_i+0x136>
 800322c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003230:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003234:	e032      	b.n	800329c <_printf_i+0xa0>
 8003236:	2964      	cmp	r1, #100	; 0x64
 8003238:	d001      	beq.n	800323e <_printf_i+0x42>
 800323a:	2969      	cmp	r1, #105	; 0x69
 800323c:	d1f6      	bne.n	800322c <_printf_i+0x30>
 800323e:	6820      	ldr	r0, [r4, #0]
 8003240:	6813      	ldr	r3, [r2, #0]
 8003242:	0605      	lsls	r5, r0, #24
 8003244:	f103 0104 	add.w	r1, r3, #4
 8003248:	d52a      	bpl.n	80032a0 <_printf_i+0xa4>
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6011      	str	r1, [r2, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	da03      	bge.n	800325a <_printf_i+0x5e>
 8003252:	222d      	movs	r2, #45	; 0x2d
 8003254:	425b      	negs	r3, r3
 8003256:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800325a:	486f      	ldr	r0, [pc, #444]	; (8003418 <_printf_i+0x21c>)
 800325c:	220a      	movs	r2, #10
 800325e:	e039      	b.n	80032d4 <_printf_i+0xd8>
 8003260:	2973      	cmp	r1, #115	; 0x73
 8003262:	f000 809d 	beq.w	80033a0 <_printf_i+0x1a4>
 8003266:	d808      	bhi.n	800327a <_printf_i+0x7e>
 8003268:	296f      	cmp	r1, #111	; 0x6f
 800326a:	d020      	beq.n	80032ae <_printf_i+0xb2>
 800326c:	2970      	cmp	r1, #112	; 0x70
 800326e:	d1dd      	bne.n	800322c <_printf_i+0x30>
 8003270:	6823      	ldr	r3, [r4, #0]
 8003272:	f043 0320 	orr.w	r3, r3, #32
 8003276:	6023      	str	r3, [r4, #0]
 8003278:	e003      	b.n	8003282 <_printf_i+0x86>
 800327a:	2975      	cmp	r1, #117	; 0x75
 800327c:	d017      	beq.n	80032ae <_printf_i+0xb2>
 800327e:	2978      	cmp	r1, #120	; 0x78
 8003280:	d1d4      	bne.n	800322c <_printf_i+0x30>
 8003282:	2378      	movs	r3, #120	; 0x78
 8003284:	4865      	ldr	r0, [pc, #404]	; (800341c <_printf_i+0x220>)
 8003286:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800328a:	e055      	b.n	8003338 <_printf_i+0x13c>
 800328c:	6813      	ldr	r3, [r2, #0]
 800328e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003292:	1d19      	adds	r1, r3, #4
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	6011      	str	r1, [r2, #0]
 8003298:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800329c:	2301      	movs	r3, #1
 800329e:	e08c      	b.n	80033ba <_printf_i+0x1be>
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032a6:	6011      	str	r1, [r2, #0]
 80032a8:	bf18      	it	ne
 80032aa:	b21b      	sxthne	r3, r3
 80032ac:	e7cf      	b.n	800324e <_printf_i+0x52>
 80032ae:	6813      	ldr	r3, [r2, #0]
 80032b0:	6825      	ldr	r5, [r4, #0]
 80032b2:	1d18      	adds	r0, r3, #4
 80032b4:	6010      	str	r0, [r2, #0]
 80032b6:	0628      	lsls	r0, r5, #24
 80032b8:	d501      	bpl.n	80032be <_printf_i+0xc2>
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	e002      	b.n	80032c4 <_printf_i+0xc8>
 80032be:	0668      	lsls	r0, r5, #25
 80032c0:	d5fb      	bpl.n	80032ba <_printf_i+0xbe>
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	296f      	cmp	r1, #111	; 0x6f
 80032c6:	bf14      	ite	ne
 80032c8:	220a      	movne	r2, #10
 80032ca:	2208      	moveq	r2, #8
 80032cc:	4852      	ldr	r0, [pc, #328]	; (8003418 <_printf_i+0x21c>)
 80032ce:	2100      	movs	r1, #0
 80032d0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80032d4:	6865      	ldr	r5, [r4, #4]
 80032d6:	2d00      	cmp	r5, #0
 80032d8:	60a5      	str	r5, [r4, #8]
 80032da:	f2c0 8095 	blt.w	8003408 <_printf_i+0x20c>
 80032de:	6821      	ldr	r1, [r4, #0]
 80032e0:	f021 0104 	bic.w	r1, r1, #4
 80032e4:	6021      	str	r1, [r4, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d13d      	bne.n	8003366 <_printf_i+0x16a>
 80032ea:	2d00      	cmp	r5, #0
 80032ec:	f040 808e 	bne.w	800340c <_printf_i+0x210>
 80032f0:	4665      	mov	r5, ip
 80032f2:	2a08      	cmp	r2, #8
 80032f4:	d10b      	bne.n	800330e <_printf_i+0x112>
 80032f6:	6823      	ldr	r3, [r4, #0]
 80032f8:	07db      	lsls	r3, r3, #31
 80032fa:	d508      	bpl.n	800330e <_printf_i+0x112>
 80032fc:	6923      	ldr	r3, [r4, #16]
 80032fe:	6862      	ldr	r2, [r4, #4]
 8003300:	429a      	cmp	r2, r3
 8003302:	bfde      	ittt	le
 8003304:	2330      	movle	r3, #48	; 0x30
 8003306:	f805 3c01 	strble.w	r3, [r5, #-1]
 800330a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800330e:	ebac 0305 	sub.w	r3, ip, r5
 8003312:	6123      	str	r3, [r4, #16]
 8003314:	f8cd 8000 	str.w	r8, [sp]
 8003318:	463b      	mov	r3, r7
 800331a:	aa03      	add	r2, sp, #12
 800331c:	4621      	mov	r1, r4
 800331e:	4630      	mov	r0, r6
 8003320:	f7ff fef6 	bl	8003110 <_printf_common>
 8003324:	3001      	adds	r0, #1
 8003326:	d14d      	bne.n	80033c4 <_printf_i+0x1c8>
 8003328:	f04f 30ff 	mov.w	r0, #4294967295
 800332c:	b005      	add	sp, #20
 800332e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003332:	4839      	ldr	r0, [pc, #228]	; (8003418 <_printf_i+0x21c>)
 8003334:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003338:	6813      	ldr	r3, [r2, #0]
 800333a:	6821      	ldr	r1, [r4, #0]
 800333c:	1d1d      	adds	r5, r3, #4
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	6015      	str	r5, [r2, #0]
 8003342:	060a      	lsls	r2, r1, #24
 8003344:	d50b      	bpl.n	800335e <_printf_i+0x162>
 8003346:	07ca      	lsls	r2, r1, #31
 8003348:	bf44      	itt	mi
 800334a:	f041 0120 	orrmi.w	r1, r1, #32
 800334e:	6021      	strmi	r1, [r4, #0]
 8003350:	b91b      	cbnz	r3, 800335a <_printf_i+0x15e>
 8003352:	6822      	ldr	r2, [r4, #0]
 8003354:	f022 0220 	bic.w	r2, r2, #32
 8003358:	6022      	str	r2, [r4, #0]
 800335a:	2210      	movs	r2, #16
 800335c:	e7b7      	b.n	80032ce <_printf_i+0xd2>
 800335e:	064d      	lsls	r5, r1, #25
 8003360:	bf48      	it	mi
 8003362:	b29b      	uxthmi	r3, r3
 8003364:	e7ef      	b.n	8003346 <_printf_i+0x14a>
 8003366:	4665      	mov	r5, ip
 8003368:	fbb3 f1f2 	udiv	r1, r3, r2
 800336c:	fb02 3311 	mls	r3, r2, r1, r3
 8003370:	5cc3      	ldrb	r3, [r0, r3]
 8003372:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003376:	460b      	mov	r3, r1
 8003378:	2900      	cmp	r1, #0
 800337a:	d1f5      	bne.n	8003368 <_printf_i+0x16c>
 800337c:	e7b9      	b.n	80032f2 <_printf_i+0xf6>
 800337e:	6813      	ldr	r3, [r2, #0]
 8003380:	6825      	ldr	r5, [r4, #0]
 8003382:	1d18      	adds	r0, r3, #4
 8003384:	6961      	ldr	r1, [r4, #20]
 8003386:	6010      	str	r0, [r2, #0]
 8003388:	0628      	lsls	r0, r5, #24
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	d501      	bpl.n	8003392 <_printf_i+0x196>
 800338e:	6019      	str	r1, [r3, #0]
 8003390:	e002      	b.n	8003398 <_printf_i+0x19c>
 8003392:	066a      	lsls	r2, r5, #25
 8003394:	d5fb      	bpl.n	800338e <_printf_i+0x192>
 8003396:	8019      	strh	r1, [r3, #0]
 8003398:	2300      	movs	r3, #0
 800339a:	4665      	mov	r5, ip
 800339c:	6123      	str	r3, [r4, #16]
 800339e:	e7b9      	b.n	8003314 <_printf_i+0x118>
 80033a0:	6813      	ldr	r3, [r2, #0]
 80033a2:	1d19      	adds	r1, r3, #4
 80033a4:	6011      	str	r1, [r2, #0]
 80033a6:	681d      	ldr	r5, [r3, #0]
 80033a8:	6862      	ldr	r2, [r4, #4]
 80033aa:	2100      	movs	r1, #0
 80033ac:	4628      	mov	r0, r5
 80033ae:	f000 f837 	bl	8003420 <memchr>
 80033b2:	b108      	cbz	r0, 80033b8 <_printf_i+0x1bc>
 80033b4:	1b40      	subs	r0, r0, r5
 80033b6:	6060      	str	r0, [r4, #4]
 80033b8:	6863      	ldr	r3, [r4, #4]
 80033ba:	6123      	str	r3, [r4, #16]
 80033bc:	2300      	movs	r3, #0
 80033be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033c2:	e7a7      	b.n	8003314 <_printf_i+0x118>
 80033c4:	6923      	ldr	r3, [r4, #16]
 80033c6:	462a      	mov	r2, r5
 80033c8:	4639      	mov	r1, r7
 80033ca:	4630      	mov	r0, r6
 80033cc:	47c0      	blx	r8
 80033ce:	3001      	adds	r0, #1
 80033d0:	d0aa      	beq.n	8003328 <_printf_i+0x12c>
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	079b      	lsls	r3, r3, #30
 80033d6:	d413      	bmi.n	8003400 <_printf_i+0x204>
 80033d8:	68e0      	ldr	r0, [r4, #12]
 80033da:	9b03      	ldr	r3, [sp, #12]
 80033dc:	4298      	cmp	r0, r3
 80033de:	bfb8      	it	lt
 80033e0:	4618      	movlt	r0, r3
 80033e2:	e7a3      	b.n	800332c <_printf_i+0x130>
 80033e4:	2301      	movs	r3, #1
 80033e6:	464a      	mov	r2, r9
 80033e8:	4639      	mov	r1, r7
 80033ea:	4630      	mov	r0, r6
 80033ec:	47c0      	blx	r8
 80033ee:	3001      	adds	r0, #1
 80033f0:	d09a      	beq.n	8003328 <_printf_i+0x12c>
 80033f2:	3501      	adds	r5, #1
 80033f4:	68e3      	ldr	r3, [r4, #12]
 80033f6:	9a03      	ldr	r2, [sp, #12]
 80033f8:	1a9b      	subs	r3, r3, r2
 80033fa:	42ab      	cmp	r3, r5
 80033fc:	dcf2      	bgt.n	80033e4 <_printf_i+0x1e8>
 80033fe:	e7eb      	b.n	80033d8 <_printf_i+0x1dc>
 8003400:	2500      	movs	r5, #0
 8003402:	f104 0919 	add.w	r9, r4, #25
 8003406:	e7f5      	b.n	80033f4 <_printf_i+0x1f8>
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1ac      	bne.n	8003366 <_printf_i+0x16a>
 800340c:	7803      	ldrb	r3, [r0, #0]
 800340e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003412:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003416:	e76c      	b.n	80032f2 <_printf_i+0xf6>
 8003418:	080037e1 	.word	0x080037e1
 800341c:	080037f2 	.word	0x080037f2

08003420 <memchr>:
 8003420:	b510      	push	{r4, lr}
 8003422:	b2c9      	uxtb	r1, r1
 8003424:	4402      	add	r2, r0
 8003426:	4290      	cmp	r0, r2
 8003428:	4603      	mov	r3, r0
 800342a:	d101      	bne.n	8003430 <memchr+0x10>
 800342c:	2300      	movs	r3, #0
 800342e:	e003      	b.n	8003438 <memchr+0x18>
 8003430:	781c      	ldrb	r4, [r3, #0]
 8003432:	3001      	adds	r0, #1
 8003434:	428c      	cmp	r4, r1
 8003436:	d1f6      	bne.n	8003426 <memchr+0x6>
 8003438:	4618      	mov	r0, r3
 800343a:	bd10      	pop	{r4, pc}

0800343c <memmove>:
 800343c:	4288      	cmp	r0, r1
 800343e:	b510      	push	{r4, lr}
 8003440:	eb01 0302 	add.w	r3, r1, r2
 8003444:	d807      	bhi.n	8003456 <memmove+0x1a>
 8003446:	1e42      	subs	r2, r0, #1
 8003448:	4299      	cmp	r1, r3
 800344a:	d00a      	beq.n	8003462 <memmove+0x26>
 800344c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003450:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003454:	e7f8      	b.n	8003448 <memmove+0xc>
 8003456:	4283      	cmp	r3, r0
 8003458:	d9f5      	bls.n	8003446 <memmove+0xa>
 800345a:	1881      	adds	r1, r0, r2
 800345c:	1ad2      	subs	r2, r2, r3
 800345e:	42d3      	cmn	r3, r2
 8003460:	d100      	bne.n	8003464 <memmove+0x28>
 8003462:	bd10      	pop	{r4, pc}
 8003464:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003468:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800346c:	e7f7      	b.n	800345e <memmove+0x22>
	...

08003470 <_free_r>:
 8003470:	b538      	push	{r3, r4, r5, lr}
 8003472:	4605      	mov	r5, r0
 8003474:	2900      	cmp	r1, #0
 8003476:	d043      	beq.n	8003500 <_free_r+0x90>
 8003478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800347c:	1f0c      	subs	r4, r1, #4
 800347e:	2b00      	cmp	r3, #0
 8003480:	bfb8      	it	lt
 8003482:	18e4      	addlt	r4, r4, r3
 8003484:	f000 f8d0 	bl	8003628 <__malloc_lock>
 8003488:	4a1e      	ldr	r2, [pc, #120]	; (8003504 <_free_r+0x94>)
 800348a:	6813      	ldr	r3, [r2, #0]
 800348c:	4610      	mov	r0, r2
 800348e:	b933      	cbnz	r3, 800349e <_free_r+0x2e>
 8003490:	6063      	str	r3, [r4, #4]
 8003492:	6014      	str	r4, [r2, #0]
 8003494:	4628      	mov	r0, r5
 8003496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800349a:	f000 b8c6 	b.w	800362a <__malloc_unlock>
 800349e:	42a3      	cmp	r3, r4
 80034a0:	d90b      	bls.n	80034ba <_free_r+0x4a>
 80034a2:	6821      	ldr	r1, [r4, #0]
 80034a4:	1862      	adds	r2, r4, r1
 80034a6:	4293      	cmp	r3, r2
 80034a8:	bf01      	itttt	eq
 80034aa:	681a      	ldreq	r2, [r3, #0]
 80034ac:	685b      	ldreq	r3, [r3, #4]
 80034ae:	1852      	addeq	r2, r2, r1
 80034b0:	6022      	streq	r2, [r4, #0]
 80034b2:	6063      	str	r3, [r4, #4]
 80034b4:	6004      	str	r4, [r0, #0]
 80034b6:	e7ed      	b.n	8003494 <_free_r+0x24>
 80034b8:	4613      	mov	r3, r2
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	b10a      	cbz	r2, 80034c2 <_free_r+0x52>
 80034be:	42a2      	cmp	r2, r4
 80034c0:	d9fa      	bls.n	80034b8 <_free_r+0x48>
 80034c2:	6819      	ldr	r1, [r3, #0]
 80034c4:	1858      	adds	r0, r3, r1
 80034c6:	42a0      	cmp	r0, r4
 80034c8:	d10b      	bne.n	80034e2 <_free_r+0x72>
 80034ca:	6820      	ldr	r0, [r4, #0]
 80034cc:	4401      	add	r1, r0
 80034ce:	1858      	adds	r0, r3, r1
 80034d0:	4282      	cmp	r2, r0
 80034d2:	6019      	str	r1, [r3, #0]
 80034d4:	d1de      	bne.n	8003494 <_free_r+0x24>
 80034d6:	6810      	ldr	r0, [r2, #0]
 80034d8:	6852      	ldr	r2, [r2, #4]
 80034da:	4401      	add	r1, r0
 80034dc:	6019      	str	r1, [r3, #0]
 80034de:	605a      	str	r2, [r3, #4]
 80034e0:	e7d8      	b.n	8003494 <_free_r+0x24>
 80034e2:	d902      	bls.n	80034ea <_free_r+0x7a>
 80034e4:	230c      	movs	r3, #12
 80034e6:	602b      	str	r3, [r5, #0]
 80034e8:	e7d4      	b.n	8003494 <_free_r+0x24>
 80034ea:	6820      	ldr	r0, [r4, #0]
 80034ec:	1821      	adds	r1, r4, r0
 80034ee:	428a      	cmp	r2, r1
 80034f0:	bf01      	itttt	eq
 80034f2:	6811      	ldreq	r1, [r2, #0]
 80034f4:	6852      	ldreq	r2, [r2, #4]
 80034f6:	1809      	addeq	r1, r1, r0
 80034f8:	6021      	streq	r1, [r4, #0]
 80034fa:	6062      	str	r2, [r4, #4]
 80034fc:	605c      	str	r4, [r3, #4]
 80034fe:	e7c9      	b.n	8003494 <_free_r+0x24>
 8003500:	bd38      	pop	{r3, r4, r5, pc}
 8003502:	bf00      	nop
 8003504:	20000090 	.word	0x20000090

08003508 <_malloc_r>:
 8003508:	b570      	push	{r4, r5, r6, lr}
 800350a:	1ccd      	adds	r5, r1, #3
 800350c:	f025 0503 	bic.w	r5, r5, #3
 8003510:	3508      	adds	r5, #8
 8003512:	2d0c      	cmp	r5, #12
 8003514:	bf38      	it	cc
 8003516:	250c      	movcc	r5, #12
 8003518:	2d00      	cmp	r5, #0
 800351a:	4606      	mov	r6, r0
 800351c:	db01      	blt.n	8003522 <_malloc_r+0x1a>
 800351e:	42a9      	cmp	r1, r5
 8003520:	d903      	bls.n	800352a <_malloc_r+0x22>
 8003522:	230c      	movs	r3, #12
 8003524:	6033      	str	r3, [r6, #0]
 8003526:	2000      	movs	r0, #0
 8003528:	bd70      	pop	{r4, r5, r6, pc}
 800352a:	f000 f87d 	bl	8003628 <__malloc_lock>
 800352e:	4a21      	ldr	r2, [pc, #132]	; (80035b4 <_malloc_r+0xac>)
 8003530:	6814      	ldr	r4, [r2, #0]
 8003532:	4621      	mov	r1, r4
 8003534:	b991      	cbnz	r1, 800355c <_malloc_r+0x54>
 8003536:	4c20      	ldr	r4, [pc, #128]	; (80035b8 <_malloc_r+0xb0>)
 8003538:	6823      	ldr	r3, [r4, #0]
 800353a:	b91b      	cbnz	r3, 8003544 <_malloc_r+0x3c>
 800353c:	4630      	mov	r0, r6
 800353e:	f000 f863 	bl	8003608 <_sbrk_r>
 8003542:	6020      	str	r0, [r4, #0]
 8003544:	4629      	mov	r1, r5
 8003546:	4630      	mov	r0, r6
 8003548:	f000 f85e 	bl	8003608 <_sbrk_r>
 800354c:	1c43      	adds	r3, r0, #1
 800354e:	d124      	bne.n	800359a <_malloc_r+0x92>
 8003550:	230c      	movs	r3, #12
 8003552:	4630      	mov	r0, r6
 8003554:	6033      	str	r3, [r6, #0]
 8003556:	f000 f868 	bl	800362a <__malloc_unlock>
 800355a:	e7e4      	b.n	8003526 <_malloc_r+0x1e>
 800355c:	680b      	ldr	r3, [r1, #0]
 800355e:	1b5b      	subs	r3, r3, r5
 8003560:	d418      	bmi.n	8003594 <_malloc_r+0x8c>
 8003562:	2b0b      	cmp	r3, #11
 8003564:	d90f      	bls.n	8003586 <_malloc_r+0x7e>
 8003566:	600b      	str	r3, [r1, #0]
 8003568:	18cc      	adds	r4, r1, r3
 800356a:	50cd      	str	r5, [r1, r3]
 800356c:	4630      	mov	r0, r6
 800356e:	f000 f85c 	bl	800362a <__malloc_unlock>
 8003572:	f104 000b 	add.w	r0, r4, #11
 8003576:	1d23      	adds	r3, r4, #4
 8003578:	f020 0007 	bic.w	r0, r0, #7
 800357c:	1ac3      	subs	r3, r0, r3
 800357e:	d0d3      	beq.n	8003528 <_malloc_r+0x20>
 8003580:	425a      	negs	r2, r3
 8003582:	50e2      	str	r2, [r4, r3]
 8003584:	e7d0      	b.n	8003528 <_malloc_r+0x20>
 8003586:	684b      	ldr	r3, [r1, #4]
 8003588:	428c      	cmp	r4, r1
 800358a:	bf16      	itet	ne
 800358c:	6063      	strne	r3, [r4, #4]
 800358e:	6013      	streq	r3, [r2, #0]
 8003590:	460c      	movne	r4, r1
 8003592:	e7eb      	b.n	800356c <_malloc_r+0x64>
 8003594:	460c      	mov	r4, r1
 8003596:	6849      	ldr	r1, [r1, #4]
 8003598:	e7cc      	b.n	8003534 <_malloc_r+0x2c>
 800359a:	1cc4      	adds	r4, r0, #3
 800359c:	f024 0403 	bic.w	r4, r4, #3
 80035a0:	42a0      	cmp	r0, r4
 80035a2:	d005      	beq.n	80035b0 <_malloc_r+0xa8>
 80035a4:	1a21      	subs	r1, r4, r0
 80035a6:	4630      	mov	r0, r6
 80035a8:	f000 f82e 	bl	8003608 <_sbrk_r>
 80035ac:	3001      	adds	r0, #1
 80035ae:	d0cf      	beq.n	8003550 <_malloc_r+0x48>
 80035b0:	6025      	str	r5, [r4, #0]
 80035b2:	e7db      	b.n	800356c <_malloc_r+0x64>
 80035b4:	20000090 	.word	0x20000090
 80035b8:	20000094 	.word	0x20000094

080035bc <_realloc_r>:
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	4607      	mov	r7, r0
 80035c0:	4614      	mov	r4, r2
 80035c2:	460e      	mov	r6, r1
 80035c4:	b921      	cbnz	r1, 80035d0 <_realloc_r+0x14>
 80035c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80035ca:	4611      	mov	r1, r2
 80035cc:	f7ff bf9c 	b.w	8003508 <_malloc_r>
 80035d0:	b922      	cbnz	r2, 80035dc <_realloc_r+0x20>
 80035d2:	f7ff ff4d 	bl	8003470 <_free_r>
 80035d6:	4625      	mov	r5, r4
 80035d8:	4628      	mov	r0, r5
 80035da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035dc:	f000 f826 	bl	800362c <_malloc_usable_size_r>
 80035e0:	42a0      	cmp	r0, r4
 80035e2:	d20f      	bcs.n	8003604 <_realloc_r+0x48>
 80035e4:	4621      	mov	r1, r4
 80035e6:	4638      	mov	r0, r7
 80035e8:	f7ff ff8e 	bl	8003508 <_malloc_r>
 80035ec:	4605      	mov	r5, r0
 80035ee:	2800      	cmp	r0, #0
 80035f0:	d0f2      	beq.n	80035d8 <_realloc_r+0x1c>
 80035f2:	4631      	mov	r1, r6
 80035f4:	4622      	mov	r2, r4
 80035f6:	f7ff fc05 	bl	8002e04 <memcpy>
 80035fa:	4631      	mov	r1, r6
 80035fc:	4638      	mov	r0, r7
 80035fe:	f7ff ff37 	bl	8003470 <_free_r>
 8003602:	e7e9      	b.n	80035d8 <_realloc_r+0x1c>
 8003604:	4635      	mov	r5, r6
 8003606:	e7e7      	b.n	80035d8 <_realloc_r+0x1c>

08003608 <_sbrk_r>:
 8003608:	b538      	push	{r3, r4, r5, lr}
 800360a:	2300      	movs	r3, #0
 800360c:	4c05      	ldr	r4, [pc, #20]	; (8003624 <_sbrk_r+0x1c>)
 800360e:	4605      	mov	r5, r0
 8003610:	4608      	mov	r0, r1
 8003612:	6023      	str	r3, [r4, #0]
 8003614:	f7fd f96e 	bl	80008f4 <_sbrk>
 8003618:	1c43      	adds	r3, r0, #1
 800361a:	d102      	bne.n	8003622 <_sbrk_r+0x1a>
 800361c:	6823      	ldr	r3, [r4, #0]
 800361e:	b103      	cbz	r3, 8003622 <_sbrk_r+0x1a>
 8003620:	602b      	str	r3, [r5, #0]
 8003622:	bd38      	pop	{r3, r4, r5, pc}
 8003624:	200001cc 	.word	0x200001cc

08003628 <__malloc_lock>:
 8003628:	4770      	bx	lr

0800362a <__malloc_unlock>:
 800362a:	4770      	bx	lr

0800362c <_malloc_usable_size_r>:
 800362c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003630:	1f18      	subs	r0, r3, #4
 8003632:	2b00      	cmp	r3, #0
 8003634:	bfbc      	itt	lt
 8003636:	580b      	ldrlt	r3, [r1, r0]
 8003638:	18c0      	addlt	r0, r0, r3
 800363a:	4770      	bx	lr

0800363c <_init>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	bf00      	nop
 8003640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003642:	bc08      	pop	{r3}
 8003644:	469e      	mov	lr, r3
 8003646:	4770      	bx	lr

08003648 <_fini>:
 8003648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800364a:	bf00      	nop
 800364c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364e:	bc08      	pop	{r3}
 8003650:	469e      	mov	lr, r3
 8003652:	4770      	bx	lr
