createdesign top_level D:/DE2/CombVsReg/simulation/activehdl
# Design top_level created
opendesign -a top_level.adf
# Design: Creating new workspace file: "D:\DE2\CombVsReg\simulation\activehdl\top_level\top_level.aws"
# Design: 11:05, 27 окт€бр€ 2020 г.
# Design: Opening design "D:\DE2\CombVsReg\simulation\activehdl\top_level\top_level.adf"
# Design Explorer: Shortcut to "D:\DE2\CombVsReg\simulation\activehdl\top_level\top_level.aws" workspace added.
waveformmode ASDB
alib  vhdl_libs/cycloneii_vhdl
# Library Manager: Library "cycloneii_vhdl" attached.
amap cycloneii vhdl_libs/cycloneii_vhdl
# Library Manager: Library "cycloneii" attached.
acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
# File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
# Compile Package "cycloneii_atom_pack"
# Compile Package Body "cycloneii_atom_pack"
# Compile Package "cycloneii_pllpack"
# Compile Package Body "cycloneii_pllpack"
# Compile Entity "cycloneii_dffe"
# Compile Architecture "behave" of Entity "cycloneii_dffe"
# Compile Entity "cycloneii_mux21"
# Compile Architecture "AltVITAL" of Entity "cycloneii_mux21"
# Compile Entity "cycloneii_mux41"
# Compile Architecture "AltVITAL" of Entity "cycloneii_mux41"
# Compile Entity "cycloneii_and1"
# Compile Architecture "AltVITAL" of Entity "cycloneii_and1"
# Compile Entity "cycloneii_ram_register"
# Compile Architecture "reg_arch" of Entity "cycloneii_ram_register"
# Compile Entity "cycloneii_ram_pulse_generator"
# Compile Architecture "pgen_arch" of Entity "cycloneii_ram_pulse_generator"
# Compile Entity "cycloneii_ram_block"
# Compile Architecture "block_arch" of Entity "cycloneii_ram_block"
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2544, 0): Non resolved signal "mem_invalidate" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2546, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2552, 0): Non resolved signal "mem_invalidate_loc" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2553, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
# Compile Entity "cycloneii_jtag"
# Compile Architecture "architecture_jtag" of Entity "cycloneii_jtag"
# Compile Entity "cycloneii_crcblock"
# Compile Architecture "architecture_crcblock" of Entity "cycloneii_crcblock"
# Compile Entity "cycloneii_asmiblock"
# Compile Architecture "architecture_asmiblock" of Entity "cycloneii_asmiblock"
# Warning: DAGGEN_0002: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2701, 0): Process has no effect - no sequential statements.
# Compile Entity "cycloneii_m_cntr"
# Compile Architecture "behave" of Entity "cycloneii_m_cntr"
# Compile Entity "cycloneii_n_cntr"
# Compile Architecture "behave" of Entity "cycloneii_n_cntr"
# Compile Entity "cycloneii_scale_cntr"
# Compile Architecture "behave" of Entity "cycloneii_scale_cntr"
# Compile Entity "cycloneii_pll_reg"
# Compile Architecture "behave" of Entity "cycloneii_pll_reg"
# Compile Entity "cycloneii_pll"
# Compile Architecture "vital_pll" of Entity "cycloneii_pll"
# Compile Entity "cycloneii_routing_wire"
# Compile Architecture "behave" of Entity "cycloneii_routing_wire"
# Compile Entity "cycloneii_lcell_ff"
# Compile Architecture "vital_lcell_ff" of Entity "cycloneii_lcell_ff"
# Compile Entity "cycloneii_lcell_comb"
# Compile Architecture "vital_lcell_comb" of Entity "cycloneii_lcell_comb"
# Compile Entity "cycloneii_asynch_io"
# Compile Architecture "behave" of Entity "cycloneii_asynch_io"
# Compile Entity "cycloneii_io"
# Compile Architecture "structure" of Entity "cycloneii_io"
# Compile Entity "cycloneii_clk_delay_ctrl"
# Compile Architecture "vital_clk_delay_ctrl" of Entity "cycloneii_clk_delay_ctrl"
# Compile Entity "cycloneii_clk_delay_cal_ctrl"
# Compile Architecture "vital_clk_delay_cal_ctrl" of Entity "cycloneii_clk_delay_cal_ctrl"
# Compile Entity "cycloneii_mac_data_reg"
# Compile Architecture "vital_cycloneii_mac_data_reg" of Entity "cycloneii_mac_data_reg"
# Compile Entity "cycloneii_mac_sign_reg"
# Compile Architecture "cycloneii_mac_sign_reg" of Entity "cycloneii_mac_sign_reg"
# Compile Entity "cycloneii_mac_mult_internal"
# Compile Architecture "vital_cycloneii_mac_mult_internal" of Entity "cycloneii_mac_mult_internal"
# Compile Entity "cycloneii_mac_mult"
# Compile Architecture "vital_cycloneii_mac_mult" of Entity "cycloneii_mac_mult"
# Compile Entity "cycloneii_mac_out"
# Compile Architecture "vital_cycloneii_mac_out" of Entity "cycloneii_mac_out"
# Compile Entity "cycloneii_ena_reg"
# Compile Architecture "behave" of Entity "cycloneii_ena_reg"
# Compile Entity "cycloneii_clkctrl"
# Compile Architecture "vital_clkctrl" of Entity "cycloneii_clkctrl"
# Compile success 0 Errors 5 Warnings  Analysis time :  1.0 [s]
acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
# File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
# Compile Package "cycloneii_components"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
addfile -c -auto D:/DE2/CombVsReg/simulation/activehdl/top_level.vho
# Adding file D:\DE2\CombVsReg\simulation\activehdl\top_level.vho ... Done
addfile -c -auto D:/DE2/CombVsReg/simulation/activehdl/top_level_vhd.sdo
# Adding file D:\DE2\CombVsReg\simulation\activehdl\top_level_vhd.sdo ... Done
acom -reorder -O3 -e 100 -work top_level -2008  $dsn/src/top_level.vho
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/CombVsReg/simulation/activehdl/top_level/src/top_level.vho
# Compile Entity "top_level"
# Compile Architecture "structure" of Entity "top_level"
# Top-level unit(s) detected:
# Entity => top_level
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work top_level -2008  $dsn/src/top_level.vho $dsn/../../../src/converters.vhd $dsn/../../../src/top_level_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/CombVsReg/simulation/activehdl/top_level/src/top_level.vho
# Compile Entity "top_level"
# Compile Architecture "structure" of Entity "top_level"
# File: D:/DE2/CombVsReg/src/converters.vhd
# Compile Package "converters"
# Compile Package Body "converters"
# File: D:/DE2/CombVsReg/src/top_level_tb.vhd
# Compile Entity "top_level_tb"
# Compile Architecture "rtl" of Entity "top_level_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
addfile -do {D:\DE2\CombVsReg\simulation\activehdl\top_level\src\macro\compile.do}
# Adding file D:\DE2\CombVsReg\simulation\activehdl\top_level\src\macro\compile.do ... Done
addfile -do {D:\DE2\CombVsReg\simulation\activehdl\top_level\src\macro\simulate.do}
# Adding file D:\DE2\CombVsReg\simulation\activehdl\top_level\src\macro\simulate.do ... Done
asim -sdftyp /top_level_tb/u0=$dsn/src/top_level_vhd.sdo -O5 +access +r +m+top_level_tb top_level_tb rtl
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\Aldec\Active-HDL-Student-Edition\bin\systf.dll'
# VHPI: Loading library 'systf.dll'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# SDF: 53 generic(s) read from D:\DE2\CombVsReg\simulation\activehdl\top_level/src/top_level_vhd.sdo
# SDF: SDF load & update time: 0.0 [s].
# SDF: 53 SDF entries loaded while 53 entries read
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7759 kB (elbread=1282 elab2=5997 kernel=179 sdf=300)
# KERNEL: ASDB file was created in location D:\DE2\CombVsReg\simulation\activehdl\top_level\src\wave.asdb
#  11:13, 27 окт€бр€ 2020 г.
#  Simulation has been initialized
# add wave -noreg {/top_level_tb/CLOCK_50_tb}
# add wave -noreg {/top_level_tb/c_in_comb_tb}
# add wave -noreg {/top_level_tb/a_comb_tb}
# add wave -noreg {/top_level_tb/b_comb_tb}
# add wave -noreg {/top_level_tb/s_comb_tb}
# add wave -noreg {/top_level_tb/c_out_comb_tb}
# add wave -noreg {/top_level_tb/c_in_reg_tb}
# add wave -noreg {/top_level_tb/a_reg_tb}
# add wave -noreg {/top_level_tb/b_reg_tb}
# add wave -noreg {/top_level_tb/s_reg_tb}
# add wave -noreg {/top_level_tb/c_out_reg_tb}
# 11 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/DE2/CombVsReg/simulation/activehdl/top_level/src/wave.asdb'.
# WAVEFORM: 5 signal(s) removed.
# WAVEFORM: 5 signal(s) removed.
run
# EXECUTION:: WARNING: Test: OK
# EXECUTION:: Time: 360 ns,  Iteration: 0,  Instance: /top_level_tb,  Process: sim.
# RUNTIME: Info: RUNTIME_0142 top_level_tb.vhd (60): finish called.
# KERNEL: Time: 360 ns,  Iteration: 0,  Instance: /top_level_tb,  Process: sim.
# KERNEL: stopped at time: 360 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
