
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.791797                       # Number of seconds simulated
sim_ticks                                791797195000                       # Number of ticks simulated
final_tick                               791797195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  23948                       # Simulator instruction rate (inst/s)
host_op_rate                                    40350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              189619078                       # Simulator tick rate (ticks/s)
host_mem_usage                                 944308                       # Number of bytes of host memory used
host_seconds                                  4175.73                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     168490815                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       187483840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          187519360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        35520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     84629824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84629824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2929435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2929990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1322341                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1322341                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              44860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          236782652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236827512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         44860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            44860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       106883208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106883208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       106883208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             44860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         236782652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            343710720                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    343710720                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             1692250                       # Transaction distribution
system.membus.trans_dist::ReadResp            1692250                       # Transaction distribution
system.membus.trans_dist::Writeback           1322341                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1237740                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1237740                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7182323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7182323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7182323                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    272149184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total    272149184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           272149184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              272149184                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy         15040943000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26369911500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                   2926014                       # number of replacements
system.l2.tags.tagsinuse                  3728.356746                       # Cycle average of tags in use
system.l2.tags.total_refs                      385936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2930110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.131714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               37068691000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1482.158354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.663198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2233.535194                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.361855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.545297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.910243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40816711                       # Number of tag accesses
system.l2.tags.data_accesses                 40816711                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               142651                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  142670                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1481126                       # number of Writeback hits
system.l2.Writeback_hits::total               1481126                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              24285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24285                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                166936                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166955                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data               166936                       # number of overall hits
system.l2.overall_hits::total                  166955                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                555                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1691695                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1692250                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data          1237740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1237740                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 555                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2929435                       # number of demand (read+write) misses
system.l2.demand_misses::total                2929990                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                555                       # number of overall misses
system.l2.overall_misses::cpu.data            2929435                       # number of overall misses
system.l2.overall_misses::total               2929990                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    102326000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 731100850500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    731203176500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 647568831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  647568831500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     102326000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1378669682000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1378772008000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    102326000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1378669682000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1378772008000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1834346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1834920                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1481126                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1481126                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1262025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1262025                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               574                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3096371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3096945                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              574                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3096371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3096945                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.966899                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.922233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.922247                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980757                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.966899                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.946087                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.946090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.966899                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.946087                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.946090                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 184371.171171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 432170.604335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 432089.334614                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 523186.478178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 523186.478178                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 184371.171171                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 470626.479850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 470572.257243                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 184371.171171                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 470626.479850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 470572.257243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1322341                       # number of writebacks
system.l2.writebacks::total                   1322341                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           555                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1691695                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1692250                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1237740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1237740                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2929435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2929990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2929435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2929990                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     95666000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 710800510500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 710896176500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        11000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        11000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 632715951500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 632715951500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     95666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1343516462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1343612128000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     95666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1343516462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1343612128000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.966899                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.922233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.922247                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980757                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.966899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.946087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.946090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.966899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.946087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.946090                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 172371.171171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 420170.604335                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 420089.334614                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 511186.478178                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 511186.478178                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 172371.171171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 458626.479850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 458572.257243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 172371.171171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 458626.479850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 458572.257243                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   370039967                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1834921                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1834921                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1481126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1262025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1262025                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7673870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7675019                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    292959808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          292996544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             292996544                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus              64                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3770162500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            862500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4644557000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.cpu.branchPred.lookups                15090590                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15090590                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            100702                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5707717                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4197489                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.540594                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   97977                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                104                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   42                       # Number of system calls
system.cpu.numCycles                       1583594400                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           13281079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      118307438                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15090590                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4295466                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      30368594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2286904                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles             1421739022                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           391                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  12558420                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 65986                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1466737243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.129962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.966579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1437722228     98.02%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1487195      0.10%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   911263      0.06%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1934806      0.13%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1628558      0.11%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1441009      0.10%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1983690      0.14%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1143619      0.08%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 18484875      1.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1466737243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.009529                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.074708                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21551415                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            1415351403                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  25259407                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3226962                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1348056                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              186765815                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1348056                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 27090156                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              1391219221                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12123                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  22449839                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              24617848                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              183190927                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                297690                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2260983                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              20974720                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           207439657                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             517591168                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        334170874                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                36                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             195062731                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12376855                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 53                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             53                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  58625072                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             45383092                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16661192                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3068312                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1291998                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  176359242                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              977028                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 175527467                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            356253                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8832807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     20211441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             82                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1466737243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.119672                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.635478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1396042791     95.18%     95.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            25795794      1.76%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16152643      1.10%     98.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11397000      0.78%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9599436      0.65%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3991720      0.27%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2106632      0.14%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              970565      0.07%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              680662      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1466737243                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  411064     37.13%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  81133      7.33%     44.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                614890     55.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1160068      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             112908266     64.33%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  264      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   211      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   8      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             45132084     25.71%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16326566      9.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              175527467                       # Type of FU issued
system.cpu.iq.rate                           0.110841                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1107087                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006307                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1819255451                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         186169336                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    170365526                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 55                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              175474456                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4241028                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5022237                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          457                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       710167                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       4616919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1348056                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles              1359517286                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2525683                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           177336270                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1406886                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              45383092                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16661192                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             976961                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 123106                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                977339                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            321                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           8013                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        93020                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               101033                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             174936585                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              44986194                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            590877                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     61254861                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 14110058                       # Number of branches executed
system.cpu.iew.exec_stores                   16268667                       # Number of stores executed
system.cpu.iew.exec_rate                     0.110468                       # Inst execution rate
system.cpu.iew.wb_sent                      170376832                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     170365544                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 124328834                       # num instructions producing a value
system.cpu.iew.wb_consumers                 189338791                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.107582                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.656647                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8845460                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          976946                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            100757                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1465389187                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.114980                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.847445                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1424425777     97.20%     97.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15583240      1.06%     98.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1903898      0.13%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4911802      0.34%     98.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1918872      0.13%     98.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       648179      0.04%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       792710      0.05%     98.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2945942      0.20%     99.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12258767      0.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1465389187                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              168490815                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       56311870                       # Number of memory references committed
system.cpu.commit.loads                      40360845                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   14022854                       # Number of branches committed
system.cpu.commit.fp_insts                          6                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 167418071                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 6319                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1072542      0.64%      0.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        111105956     65.94%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             235      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              210      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        40360845     23.95%     90.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15951025      9.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         168490815                       # Class of committed instruction
system.cpu.commit.bw_lim_events              12258767                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   1630466695                       # The number of ROB reads
system.cpu.rob.rob_writes                   356020823                       # The number of ROB writes
system.cpu.timesIdled                          393920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       116857157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     168490815                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              15.835944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        15.835944                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.063147                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.063147                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                314442418                       # number of integer regfile reads
system.cpu.int_regfile_writes               138859729                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        18                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  85897497                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58049436                       # number of cc regfile writes
system.cpu.misc_regfile_reads                89430007                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               167                       # number of replacements
system.cpu.icache.tags.tagsinuse           329.870318                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12557628                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               574                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21877.400697                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   329.870318                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.644278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.644278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25117413                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25117413                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     12557628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12557628                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      12557628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12557628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     12557628                       # number of overall hits
system.cpu.icache.overall_hits::total        12557628                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          791                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           791                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          791                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            791                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          791                       # number of overall misses
system.cpu.icache.overall_misses::total           791                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    134474500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134474500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    134474500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134474500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    134474500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134474500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     12558419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12558419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     12558419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12558419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     12558419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12558419                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 170005.689001                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 170005.689001                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 170005.689001                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 170005.689001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 170005.689001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 170005.689001                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    96.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          216                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          216                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          216                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          216                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          216                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          216                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    103093500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103093500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    103093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    103093500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103093500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 179293.043478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 179293.043478                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 179293.043478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 179293.043478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 179293.043478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 179293.043478                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3095859                       # number of replacements
system.cpu.dcache.tags.tagsinuse           495.597452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41084633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3096371                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.268640                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       36730388000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   495.597452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.967964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107385377                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107385377                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     26395669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26395669                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     14688963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14688963                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      41084632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         41084632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     41084632                       # number of overall hits
system.cpu.dcache.overall_hits::total        41084632                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9797804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9797804                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1262067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1262067                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     11059871                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11059871                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     11059871                       # number of overall misses
system.cpu.dcache.overall_misses::total      11059871                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 2128264374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2128264374000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 651601371496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 651601371496                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 2779865745496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2779865745496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 2779865745496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2779865745496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36193473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36193473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15951030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15951030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     52144503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52144503                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     52144503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52144503                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.270706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.270706                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.079121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079121                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.212100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.212100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.212100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.212100                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 217218.508760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 217218.508760                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 516296.972741                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 516296.972741                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 251347.031579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 251347.031579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 251347.031579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 251347.031579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     43560325                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            153822                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   283.186573                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1481126                       # number of writebacks
system.cpu.dcache.writebacks::total           1481126                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      7963458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7963458                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      7963499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7963499                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      7963499                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7963499                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1834346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1834346                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1262026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1262026                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3096372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3096372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3096372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3096372                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 734402480500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 734402480500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 649074456496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 649074456496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1383476936996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1383476936996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1383476936996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1383476936996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.079119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.079119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059381                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059381                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059381                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 400362.025757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 400362.025757                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 514311.477336                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 514311.477336                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 446805.789807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 446805.789807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 446805.789807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 446805.789807                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
