#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 25 02:31:12 2025
# Process ID: 31156
# Current directory: C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1\vivado.jou
# Running On: LAPTOP-0QM9QC02, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/johna/ece-385/lab_6_2/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_timer_0_0/ml_block_axi_timer_0_0.dcp' for cell 'mb_block_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_uartlite_0_0/ml_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_clk_wiz_1_0/ml_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_2/ml_block_axi_gpio_0_2.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_3/ml_block_axi_gpio_0_3.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_1/ml_block_axi_gpio_0_1.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_mdm_1_0/ml_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_0/ml_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_axi_intc_0/ml_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_rst_clk_wiz_1_100M_0/ml_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_quad_spi_0_0/ml_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_xbar_0/ml_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_dlmb_bram_if_cntlr_0/ml_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_dlmb_v10_0/ml_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_ilmb_bram_if_cntlr_0/ml_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_ilmb_v10_0/ml_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_lmb_bram_0/ml_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 896.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 646 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_0/ml_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_0/ml_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_axi_intc_0/ml_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_axi_intc_0/ml_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_clk_wiz_1_0/ml_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_clk_wiz_1_0/ml_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_clk_wiz_1_0/ml_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_clk_wiz_1_0/ml_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_clk_wiz_1_0/ml_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1479.430 ; gain = 445.684
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_clk_wiz_1_0/ml_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_rst_clk_wiz_1_100M_0/ml_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_rst_clk_wiz_1_100M_0/ml_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_rst_clk_wiz_1_100M_0/ml_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_rst_clk_wiz_1_100M_0/ml_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_uartlite_0_0/ml_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_uartlite_0_0/ml_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_uartlite_0_0/ml_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_uartlite_0_0/ml_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_1/ml_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_1/ml_block_axi_gpio_0_1_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_1/ml_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_1/ml_block_axi_gpio_0_1.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_2/ml_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_2/ml_block_axi_gpio_0_2_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_2/ml_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_2/ml_block_axi_gpio_0_2.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_3/ml_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_3/ml_block_axi_gpio_0_3_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_3/ml_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_gpio_0_3/ml_block_axi_gpio_0_3.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_timer_0_0/ml_block_axi_timer_0_0.xdc] for cell 'mb_block_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_timer_0_0/ml_block_axi_timer_0_0.xdc] for cell 'mb_block_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_quad_spi_0_0/ml_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_quad_spi_0_0/ml_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_quad_spi_0_0/ml_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_quad_spi_0_0/ml_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/johna/Tetris-FPGA/tetris/tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/johna/Tetris-FPGA/tetris/tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_axi_intc_0/ml_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_axi_intc_0/ml_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_mdm_1_0/ml_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_mdm_1_0/ml_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_quad_spi_0_0/ml_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_axi_quad_spi_0_0/ml_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/johna/Tetris-FPGA/tetris/tetris.gen/sources_1/bd/ml_block/ip/ml_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1479.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

34 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1479.430 ; gain = 1045.035
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.884 . Memory (MB): peak = 1479.430 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a319232

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1479.430 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter game/block[2]_i_1 into driver instance game/block[2]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[100][1]_i_1 into driver instance game/game_states[100][1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[100][2]_i_1 into driver instance game/game_states[100][2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[101][0]_i_1 into driver instance game/game_states[101][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[101][1]_i_1 into driver instance game/game_states[101][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[101][2]_i_1 into driver instance game/game_states[101][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[106][0]_i_1 into driver instance game/game_states[106][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[106][1]_i_1 into driver instance game/game_states[106][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[109][0]_i_1 into driver instance game/game_states[109][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[10][0]_i_1 into driver instance game/game_states[10][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[10][2]_i_1 into driver instance game/game_states[10][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[137][0]_i_1 into driver instance game/game_states[137][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[137][1]_i_1 into driver instance game/game_states[137][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[138][0]_i_1 into driver instance game/game_states[138][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[138][1]_i_1 into driver instance game/game_states[138][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[138][2]_i_1 into driver instance game/game_states[138][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[13][0]_i_1 into driver instance game/game_states[13][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[13][2]_i_1 into driver instance game/game_states[13][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[144][0]_i_1 into driver instance game/game_states[144][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[144][1]_i_1 into driver instance game/game_states[144][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[144][2]_i_1 into driver instance game/game_states[144][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[146][0]_i_1 into driver instance game/game_states[146][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[146][1]_i_1 into driver instance game/game_states[146][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[149][0]_i_1 into driver instance game/game_states[149][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[149][1]_i_1 into driver instance game/game_states[149][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[149][2]_i_1 into driver instance game/game_states[149][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[14][0]_i_1 into driver instance game/game_states[14][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[14][2]_i_1 into driver instance game/game_states[14][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[153][0]_i_1 into driver instance game/game_states[153][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[153][1]_i_1 into driver instance game/game_states[153][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[153][2]_i_1 into driver instance game/game_states[153][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[154][1]_i_1 into driver instance game/game_states[154][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[162][0]_i_1 into driver instance game/game_states[162][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[162][1]_i_1 into driver instance game/game_states[162][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[162][2]_i_1 into driver instance game/game_states[162][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[170][1]_i_1 into driver instance game/game_states[170][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[170][2]_i_1 into driver instance game/game_states[170][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[173][0]_i_1 into driver instance game/game_states[173][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[173][2]_i_1 into driver instance game/game_states[173][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[174][0]_i_1 into driver instance game/game_states[174][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[174][2]_i_1 into driver instance game/game_states[174][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[17][0]_i_1 into driver instance game/game_states[17][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[17][2]_i_1 into driver instance game/game_states[17][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[185][0]_i_1 into driver instance game/game_states[185][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[185][1]_i_1 into driver instance game/game_states[185][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[185][2]_i_1 into driver instance game/game_states[185][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[18][0]_i_1 into driver instance game/game_states[18][0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[18][2]_i_1 into driver instance game/game_states[18][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[194][1]_i_1 into driver instance game/game_states[194][1]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[194][2]_i_1 into driver instance game/game_states[194][2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[20][2]_i_1 into driver instance game/game_states[20][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[27][2]_i_1 into driver instance game/game_states[27][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[29][2]_i_1 into driver instance game/game_states[29][2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[30][0]_i_1 into driver instance game/game_states[30][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[30][2]_i_1 into driver instance game/game_states[30][2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[31][2]_i_1 into driver instance game/game_states[31][2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[32][2]_i_1 into driver instance game/game_states[32][2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[33][0]_i_1 into driver instance game/game_states[33][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[33][2]_i_1 into driver instance game/game_states[33][2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[34][2]_i_1 into driver instance game/game_states[34][2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[35][2]_i_1 into driver instance game/game_states[35][2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[36][2]_i_1 into driver instance game/game_states[36][2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[38][0]_i_1 into driver instance game/game_states[38][0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[41][0]_i_1 into driver instance game/game_states[41][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[41][2]_i_1 into driver instance game/game_states[41][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[45][0]_i_1 into driver instance game/game_states[45][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[49][2]_i_1 into driver instance game/game_states[49][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[50][2]_i_1 into driver instance game/game_states[50][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[51][2]_i_1 into driver instance game/game_states[51][2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[53][2]_i_1 into driver instance game/game_states[53][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[54][0]_i_1 into driver instance game/game_states[54][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[54][2]_i_1 into driver instance game/game_states[54][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[57][0]_i_1 into driver instance game/game_states[57][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[57][1]_i_1 into driver instance game/game_states[57][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[57][2]_i_1 into driver instance game/game_states[57][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[61][0]_i_1 into driver instance game/game_states[61][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[61][1]_i_1 into driver instance game/game_states[61][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[61][2]_i_1 into driver instance game/game_states[61][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[62][0]_i_1 into driver instance game/game_states[62][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[62][1]_i_1 into driver instance game/game_states[62][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[62][2]_i_1 into driver instance game/game_states[62][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[70][0]_i_1 into driver instance game/game_states[70][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[70][1]_i_1 into driver instance game/game_states[70][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[85][1]_i_1 into driver instance game/game_states[85][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[85][2]_i_1 into driver instance game/game_states[85][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[86][0]_i_1 into driver instance game/game_states[86][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[86][1]_i_1 into driver instance game/game_states[86][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[86][2]_i_1 into driver instance game/game_states[86][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[8][0]_i_1 into driver instance game/game_states[8][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[8][1]_i_1 into driver instance game/game_states[8][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[8][2]_i_1 into driver instance game/game_states[8][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[98][0]_i_1 into driver instance game/game_states[98][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[98][1]_i_1 into driver instance game/game_states[98][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[98][2]_i_1 into driver instance game/game_states[98][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[99][1]_i_1 into driver instance game/game_states[99][1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[99][2]_i_1 into driver instance game/game_states[99][2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[9][0]_i_1 into driver instance game/game_states[9][0]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[9][1]_i_1 into driver instance game/game_states[9][1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter game/game_states[9][2]_i_1 into driver instance game/game_states[9][2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15f89d186

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1800.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 223 cells and removed 429 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1b49f8316

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.807 . Memory (MB): peak = 1800.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 123 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1997b7d06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 274 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1c8ec0cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.570 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c8ec0cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1443678a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.570 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             223  |             429  |                                              4  |
|  Constant propagation         |             123  |             295  |                                              2  |
|  Sweep                        |               0  |             274  |                                              7  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1800.570 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 168dd29fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1800.570 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 168dd29fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1935.031 ; gain = 0.000
Ending Power Optimization Task | Checksum: 168dd29fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.031 ; gain = 134.461

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 168dd29fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1935.031 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1935.031 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 168dd29fe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1935.031 ; gain = 455.602
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f221ef16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1935.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 730dcef7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bcec0033

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bcec0033

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: bcec0033

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: db2f6375

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 124790c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 124790c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1846cf0ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 280 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 109 nets or LUTs. Breaked 0 LUT, combined 109 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1935.031 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            109  |                   109  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            109  |                   109  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 185417041

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: bad3d790

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 2 Global Placement | Checksum: bad3d790

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13272a685

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 179890d22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dbdd7f6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 143d43249

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1df4b2258

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1537d3b59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10eb58987

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10eb58987

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 144a41aef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.692 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17a14b154

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: fde33ea4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 144a41aef

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.692. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ef3a76d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ef3a76d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef3a76d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ef3a76d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: ef3a76d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1935.031 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ea1c0098

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000
Ending Placer Task | Checksum: 82098d80

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1935.031 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.766 . Memory (MB): peak = 1935.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 414aa483 ConstDB: 0 ShapeSum: 40bee8fd RouteDB: 0
Post Restoration Checksum: NetGraph: e5e8a542 NumContArr: 685b7b7b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14e4420bd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1976.262 ; gain = 41.230

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14e4420bd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1982.312 ; gain = 47.281

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14e4420bd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1982.312 ; gain = 47.281
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 165be02f1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2005.238 ; gain = 70.207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.734  | TNS=0.000  | WHS=-0.152 | THS=-79.349|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0173802 %
  Global Horizontal Routing Utilization  = 0.00351379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9212
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9212
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11f565b06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2034.027 ; gain = 98.996

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11f565b06

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2034.027 ; gain = 98.996
Phase 3 Initial Routing | Checksum: 121e4bbf5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1629
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.372  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1acf6dcf4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.372  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12cb7bdc8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258
Phase 4 Rip-up And Reroute | Checksum: 12cb7bdc8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12cb7bdc8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12cb7bdc8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258
Phase 5 Delay and Skew Optimization | Checksum: 12cb7bdc8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 88d6ce9d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.379  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c9149da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258
Phase 6 Post Hold Fix | Checksum: 17c9149da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.05015 %
  Global Horizontal Routing Utilization  = 5.1425 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 152cca621

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 152cca621

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a0a9185b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2035.289 ; gain = 100.258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.379  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a0a9185b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2035.289 ; gain = 100.258
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2035.289 ; gain = 100.258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2035.289 ; gain = 100.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.836 . Memory (MB): peak = 2050.496 ; gain = 15.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/johna/Tetris-FPGA/tetris/tetris.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
234 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 02:32:51 2025...
