#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 17 11:59:00 2025
# Process ID: 1500576
# Current directory: /home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1
# Command line: vivado -log example_ibert_ultrascale_gth_1.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source example_ibert_ultrascale_gth_1.tcl -notrace
# Log file: /home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1.vdi
# Journal file: /home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/vivado.jou
# Running On: WPS-171005, OS: Linux, CPU Frequency: 2615.094 MHz, CPU Physical cores: 16, Host memory: 67199 MB
#-----------------------------------------------------------
source example_ibert_ultrascale_gth_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bouthsarath/Vivado/2022.2/data/ip'.
Command: link_design -top example_ibert_ultrascale_gth_1 -part xczu6eg-ffvb1156-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu6eg-ffvb1156-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'sys_clk0'
INFO: [Project 1-454] Reading design checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/ibert_ultrascale_gth_1.dcp' for cell 'u_ibert_gth_core'
INFO: [Project 1-454] Reading design checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.dcp' for cell 'system/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0.dcp' for cell 'system/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0.dcp' for cell 'system/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2705.227 ; gain = 0.000 ; free physical = 14330 ; free virtual = 91215
INFO: [Netlist 29-17] Analyzing 1000 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. sys_clk0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sys_clk0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: u_ibert_gth_core UUID: 2cf3eb45-6b05-5406-9c5e-3f6a66c230b3 
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0.xdc] for cell 'system/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_zynq_ultra_ps_e_0_0/top_zynq_ultra_ps_e_0_0.xdc] for cell 'system/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'system/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'system/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'system/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'system/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'system/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_board.xdc] for cell 'system/proc_sys_reset_0/U0'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.xdc] for cell 'system/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0.xdc] for cell 'system/proc_sys_reset_0/U0'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_clk0/inst'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'sys_clk0/inst'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_clk0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'sys_clk0/inst'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/synth/ibert_ultrascale_gth_1.xdc] for cell 'u_ibert_gth_core/inst'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/synth/ibert_ultrascale_gth_1.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/synth/sw_mcs_all.xdc] for cell 'u_ibert_gth_core/inst'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/synth/sw_mcs_all.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/synth/attributes.xdc] for cell 'u_ibert_gth_core/inst'
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/synth/attributes.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
INFO: [Timing 38-2] Deriving generated clocks [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc:37]
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/example_ibert_ultrascale_gth_1.xdc]
Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/ibert_ultrascale_gth_ip_example.xdc]
Finished Parsing XDC File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/imports/ibert_ultrascale_gth_ip_example.xdc]
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[0].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[10].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[11].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[12].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[15].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[1].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[2].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[3].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[4].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[5].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[6].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[7].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[8].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[9].RAMB36_I1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3829.078 ; gain = 0.000 ; free physical = 13403 ; free virtual = 90288
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 27 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 72 instances

36 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3829.078 ; gain = 2046.961 ; free physical = 13403 ; free virtual = 90288
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1540] The version limit for your license is '2025.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3829.078 ; gain = 0.000 ; free physical = 13399 ; free virtual = 90284

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Ending Cache Timing Information Task | Checksum: 1f6651bae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3829.078 ; gain = 0.000 ; free physical = 13377 ; free virtual = 90262

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 52f530fe124de330.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4075.656 ; gain = 0.000 ; free physical = 13006 ; free virtual = 89894
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b98e932c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13006 ; free virtual = 89894

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 68 inverter(s) to 521 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 19598dcf6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13038 ; free virtual = 89926
INFO: [Opt 31-389] Phase Retarget created 224 cells and removed 620 cells
INFO: [Opt 31-1021] In phase Retarget, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 15 load pin(s).
Phase 3 Constant propagation | Checksum: 181b17f29

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13038 ; free virtual = 89926
INFO: [Opt 31-389] Phase Constant propagation created 374 cells and removed 831 cells
INFO: [Opt 31-1021] In phase Constant propagation, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance system/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler (top_smartconnect_0_0_sc_node_v1_0_14_si_handler__parameterized2) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance system/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler (top_smartconnect_0_0_sc_node_v1_0_14_si_handler__parameterized1) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: cc1e7246

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13038 ; free virtual = 89926
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1629 cells
INFO: [Opt 31-1021] In phase Sweep, 2335 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: cc1e7246

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13036 ; free virtual = 89925
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: cc1e7246

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13036 ; free virtual = 89925
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: eea8e610

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13036 ; free virtual = 89925
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             224  |             620  |                                             62  |
|  Constant propagation         |             374  |             831  |                                             67  |
|  Sweep                        |               0  |            1629  |                                           2335  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             78  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4075.656 ; gain = 0.000 ; free physical = 13061 ; free virtual = 89950
Ending Logic Optimization Task | Checksum: 1da234d0b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4075.656 ; gain = 19.844 ; free physical = 13061 ; free virtual = 89950

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 1da234d0b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12491 ; free virtual = 89379
Ending Power Optimization Task | Checksum: 1da234d0b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5134.555 ; gain = 1058.898 ; free physical = 12528 ; free virtual = 89417

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1da234d0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12528 ; free virtual = 89417

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12528 ; free virtual = 89417
Ending Netlist Obfuscation Task | Checksum: 1da234d0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12528 ; free virtual = 89417
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 5134.555 ; gain = 1305.477 ; free physical = 12528 ; free virtual = 89417
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12523 ; free virtual = 89422
INFO: [Common 17-1381] The checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_ibert_ultrascale_gth_1_drc_opted.rpt -pb example_ibert_ultrascale_gth_1_drc_opted.pb -rpx example_ibert_ultrascale_gth_1_drc_opted.rpx
Command: report_drc -file example_ibert_ultrascale_gth_1_drc_opted.rpt -pb example_ibert_ultrascale_gth_1_drc_opted.pb -rpx example_ibert_ultrascale_gth_1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1540] The version limit for your license is '2025.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Parsing TCL File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/tcl/quad_pblock.tcl] from IP /home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.srcs/sources_1/ip/ibert_ultrascale_gth_1/ibert_ultrascale_gth_1.xci
Sourcing Tcl File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/tcl/quad_pblock.tcl]
INFO: [Vivado 12-3520] Assignment of 'QUAD[0].u_q' to a pblock 'pblock_u_ibert_gth_core/inst/QUAD[0].u_q' means that all children of 'u_ibert_gth_core' are in the pblock. Changing the pblock assignment to 'u_ibert_gth_core'. [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/tcl/quad_pblock.tcl:2]
Finished Sourcing Tcl File [/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.gen/sources_1/ip/ibert_ultrascale_gth_1/tcl/quad_pblock.tcl]
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12459 ; free virtual = 89358
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16984c3d3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12459 ; free virtual = 89358
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12459 ; free virtual = 89357

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d61808b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12492 ; free virtual = 89390

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ad66d76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12481 ; free virtual = 89380

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ad66d76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12481 ; free virtual = 89380
Phase 1 Placer Initialization | Checksum: 13ad66d76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12481 ; free virtual = 89380

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 165e362af

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12509 ; free virtual = 89408

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1387a8c54

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5134.555 ; gain = 0.000 ; free physical = 12485 ; free virtual = 89383

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1387a8c54

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5156.961 ; gain = 22.406 ; free physical = 12241 ; free virtual = 89139

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 101d43f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5186.977 ; gain = 52.422 ; free physical = 12253 ; free virtual = 89152

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 101d43f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5186.977 ; gain = 52.422 ; free physical = 12254 ; free virtual = 89153
Phase 2.1.1 Partition Driven Placement | Checksum: 101d43f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5186.977 ; gain = 52.422 ; free physical = 12265 ; free virtual = 89163
Phase 2.1 Floorplanning | Checksum: 101d43f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5186.977 ; gain = 52.422 ; free physical = 12264 ; free virtual = 89163

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 101d43f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5186.977 ; gain = 52.422 ; free physical = 12264 ; free virtual = 89163

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 101d43f0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5186.977 ; gain = 52.422 ; free physical = 12264 ; free virtual = 89163

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19d942e84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12440 ; free virtual = 89339

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 906 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 407 nets or LUTs. Breaked 0 LUT, combined 407 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12434 ; free virtual = 89332

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            407  |                   407  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            407  |                   407  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14e85b8af

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12441 ; free virtual = 89339
Phase 2.4 Global Placement Core | Checksum: 1e13af8bf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12134 ; free virtual = 89033
Phase 2 Global Placement | Checksum: 1e13af8bf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12134 ; free virtual = 89033

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c9e91509

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 11968 ; free virtual = 88866

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c9da958e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 11975 ; free virtual = 88874

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13e4da299

Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12031 ; free virtual = 88930

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 16547bca6

Time (s): cpu = 00:01:06 ; elapsed = 00:00:25 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12031 ; free virtual = 88930

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 19b471795

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12050 ; free virtual = 88949
Phase 3.3.3 Slice Area Swap | Checksum: 19b471795

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12051 ; free virtual = 88949
Phase 3.3 Small Shape DP | Checksum: 77e3d79e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12104 ; free virtual = 89003

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: aedbdb2c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12123 ; free virtual = 89021

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 132138451

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12123 ; free virtual = 89021
Phase 3 Detail Placement | Checksum: 132138451

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12123 ; free virtual = 89021

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a3220781

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.269 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1611e45a5

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 11966 ; free virtual = 88864
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1dc5c1477

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 11966 ; free virtual = 88864
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a3220781

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 11981 ; free virtual = 88880

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.269. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23ea16054

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 11990 ; free virtual = 88888

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 11990 ; free virtual = 88889
Phase 4.1 Post Commit Optimization | Checksum: 23ea16054

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 11990 ; free virtual = 88889
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12044 ; free virtual = 88942

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28e193b7d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12056 ; free virtual = 88954

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 28e193b7d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12056 ; free virtual = 88955
Phase 4.3 Placer Reporting | Checksum: 28e193b7d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12056 ; free virtual = 88954

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12056 ; free virtual = 88954

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12056 ; free virtual = 88954
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ffcf48c9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12056 ; free virtual = 88955
Ending Placer Task | Checksum: 12ceb73b4

Time (s): cpu = 00:01:22 ; elapsed = 00:00:35 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12056 ; free virtual = 88955
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:35 . Memory (MB): peak = 5194.980 ; gain = 60.426 ; free physical = 12239 ; free virtual = 89137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12249 ; free virtual = 89186
INFO: [Common 17-1381] The checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file example_ibert_ultrascale_gth_1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12289 ; free virtual = 89200
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_ultrascale_gth_1_utilization_placed.rpt -pb example_ibert_ultrascale_gth_1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file example_ibert_ultrascale_gth_1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12293 ; free virtual = 89205
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1540] The version limit for your license is '2025.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12305 ; free virtual = 89217
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12293 ; free virtual = 89243
INFO: [Common 17-1381] The checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1540] The version limit for your license is '2025.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b2a24b14 ConstDB: 0 ShapeSum: 2ad14d77 RouteDB: 4f77db29
Nodegraph reading from file.  Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12131 ; free virtual = 89055
Post Restoration Checksum: NetGraph: 4bc1d81c NumContArr: 21eefd3e Constraints: e0dc0c87 Timing: 0
Phase 1 Build RT Design | Checksum: 14e8ce1e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12259 ; free virtual = 89183

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14e8ce1e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12196 ; free virtual = 89120

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14e8ce1e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12200 ; free virtual = 89125

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c9891c92

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12056 ; free virtual = 88981

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 318c98eaf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12063 ; free virtual = 88987
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.298  | TNS=0.000  | WHS=-0.157 | THS=-12.970|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 28aaa937e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12113 ; free virtual = 89037
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.298  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2aa93cf52

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12113 ; free virtual = 89037

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000725934 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27365
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23753
  Number of Partially Routed Nets     = 3612
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24199d126

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12188 ; free virtual = 89112

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24199d126

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12188 ; free virtual = 89112
Phase 3 Initial Routing | Checksum: 24fecb784

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12185 ; free virtual = 89109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4994
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.943  | TNS=0.000  | WHS=-0.015 | THS=-0.172 |

Phase 4.1 Global Iteration 0 | Checksum: 1dde30bb5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12404 ; free virtual = 89328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.943  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 130376796

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12412 ; free virtual = 89337
Phase 4 Rip-up And Reroute | Checksum: 130376796

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12412 ; free virtual = 89337

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2309a2aff

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12427 ; free virtual = 89351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.943  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 23e6d9698

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12426 ; free virtual = 89350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.943  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 23f28148d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12426 ; free virtual = 89350

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23f28148d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12426 ; free virtual = 89350
Phase 5 Delay and Skew Optimization | Checksum: 23f28148d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12426 ; free virtual = 89350

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e1912670

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12431 ; free virtual = 89355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.943  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad52aa8c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12431 ; free virtual = 89355
Phase 6 Post Hold Fix | Checksum: 1ad52aa8c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12431 ; free virtual = 89355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.869861 %
  Global Horizontal Routing Utilization  = 1.42751 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2055f38df

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12432 ; free virtual = 89356

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2055f38df

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12432 ; free virtual = 89356

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2055f38df

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12436 ; free virtual = 89361

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2055f38df

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12441 ; free virtual = 89365

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.943  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2055f38df

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12441 ; free virtual = 89366
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12533 ; free virtual = 89457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12533 ; free virtual = 89457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5194.980 ; gain = 0.000 ; free physical = 12499 ; free virtual = 89466
INFO: [Common 17-1381] The checkpoint '/home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file example_ibert_ultrascale_gth_1_drc_routed.rpt -pb example_ibert_ultrascale_gth_1_drc_routed.pb -rpx example_ibert_ultrascale_gth_1_drc_routed.rpx
Command: report_drc -file example_ibert_ultrascale_gth_1_drc_routed.rpt -pb example_ibert_ultrascale_gth_1_drc_routed.pb -rpx example_ibert_ultrascale_gth_1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file example_ibert_ultrascale_gth_1_methodology_drc_routed.rpt -pb example_ibert_ultrascale_gth_1_methodology_drc_routed.pb -rpx example_ibert_ultrascale_gth_1_methodology_drc_routed.rpx
Command: report_methodology -file example_ibert_ultrascale_gth_1_methodology_drc_routed.rpt -pb example_ibert_ultrascale_gth_1_methodology_drc_routed.pb -rpx example_ibert_ultrascale_gth_1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bouthsarath/ibert_ultrascale_gth_1_ex/ibert_ultrascale_gth_1_ex.runs/impl_1/example_ibert_ultrascale_gth_1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file example_ibert_ultrascale_gth_1_power_routed.rpt -pb example_ibert_ultrascale_gth_1_power_summary_routed.pb -rpx example_ibert_ultrascale_gth_1_power_routed.rpx
Command: report_power -file example_ibert_ultrascale_gth_1_power_routed.rpt -pb example_ibert_ultrascale_gth_1_power_summary_routed.pb -rpx example_ibert_ultrascale_gth_1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
155 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file example_ibert_ultrascale_gth_1_route_status.rpt -pb example_ibert_ultrascale_gth_1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file example_ibert_ultrascale_gth_1_timing_summary_routed.rpt -pb example_ibert_ultrascale_gth_1_timing_summary_routed.pb -rpx example_ibert_ultrascale_gth_1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file example_ibert_ultrascale_gth_1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file example_ibert_ultrascale_gth_1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file example_ibert_ultrascale_gth_1_bus_skew_routed.rpt -pb example_ibert_ultrascale_gth_1_bus_skew_routed.pb -rpx example_ibert_ultrascale_gth_1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 12:01:19 2025...
