[App]     event_queue_read.c      45 [D] no any data in event queue
[Kernel]  key_irq.c       95 [I] key0 push
[Kernel]  key_irq.c      102 [I] key0 release
[Kernel]  key_irq.c      162 [I] event_queue_to_buff:
02010412000000000412000000
[App]     event_queue_read.c      45 [D] no any data in event queue
[Kernel]  key_irq.c      162 [I] event_queue_to_buff:
00
[App]     event_queue_read.c      45 [D] no any data in event queue
[Kernel]  key_irq.c      162 [I] event_queue_to_buff:
00
[App]     event_queue_read.c      45 [D] no any data in event queue
[Kernel]  key_irq.c      162 [I] event_queue_to_buff:
00
[App]     event_queue_read.c      45 [D] no any data in event queue
[Kernel]  key_irq.c      162 [I] event_queue_to_buff:


bootargs=console=ttymxc0,115200  root=/dev/nfs rw nfsroot=192.168.18.101:/home/cxn/linux/nfs/rootfs ip=192.168.18.103:192.168.18.101:192.168.18.1:255.255.255.0::eth0:off

setenv bootargs 'console=tty1 console=ttymxc0,115200 root=/dev/nfs rw nfsroot=192.168.18.101:/home/cxn/linux/nfs/rootfs ip=192.168.18.103:192.168.18.101:192.168.18.1:255.255.255.0::eth0:off'

# imx6ull.dtsi
ecspi3: ecspi@02010000 {
	#address-cells = <1>;
	#size-cells = <0>;
	compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi";
	reg = <0x02010000 0x4000>;
	interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
	clocks = <&clks IMX6UL_CLK_ECSPI3>,
		 <&clks IMX6UL_CLK_ECSPI3>;
	clock-names = "ipg", "per";
	dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
	dma-names = "rx", "tx";
	status = "disabled";
};

i2c1: i2c@021a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6ul-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
    clocks = <&clks IMX6UL_CLK_I2C1>;
    status = "disabled";
};

# imx6ull_emmc_cxn.dts
```C
pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0
				MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0
			>;
		};

/**
 * GPIO1_IO23 —— ECSPI3_MISO —— MX6UL_PAD_UART2_RTS_B__GPIO1_IO23 —— MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO
 * GPIO1_IO20 —— ECSPI3_SS0 —— MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20
 * GPIO1_IO22 —— ECSPI3_MOSI —— MX6UL_PAD_UART2_CTS_B__GPIO1_IO22 —— MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI
 * GPIO1_IO21 —— ECSPI3_SCLK —— MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21 —— MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK
 */
pinctrl_spi3: spi3grp {
			fsl,pins = <
				
			>;
		};


&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	ap3216c@1e {
		compatible = "alientek,ap3216c";
		reg = <0x1e>;
	};

};
```
