(kicad_pcb (version 20171130) (host pcbnew "(6.0.0-rc1-dev-1142-gbec2920f1)")

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 9)
    (nets 395)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (1 In1.Cu signal)
    (2 In2.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.125)
    (user_trace_width 0.125)
    (user_trace_width 0.25)
    (user_trace_width 0.328)
    (trace_clearance 0.125)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.125)
    (via_size 0.6)
    (via_drill 0.254)
    (via_min_size 0.458)
    (via_min_drill 0.254)
    (user_via 0.458 0.254)
    (user_via 0.6 0.254)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.125)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 0.75 0.75)
    (mod_text_width 0.125)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.05)
    (solder_mask_min_width 0.25)
    (aux_axis_origin 0 0)
    (visible_elements FFFDFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 "/Power Supply/1V0")
  (net 2 "/Power Supply/2V5")
  (net 3 /RAM/RAM1_DQ0)
  (net 4 /RAM/RAM0_DQ7)
  (net 5 /RAM/RAM0_DQ5)
  (net 6 /RAM/RAM0_DQ4)
  (net 7 /RAM/RAM0_DQ1)
  (net 8 /RAM/RAM1_DQ2)
  (net 9 /RAM/RAM1_DQS)
  (net 10 /RAM/RAM0_DQ6)
  (net 11 /RAM/RAM0_DQ3)
  (net 12 /RAM/RAM0_DQ2)
  (net 13 /RAM/RAM0_DQ0)
  (net 14 /RAM/RAM1_DQ1)
  (net 15 /RAM/RAM0_PSC_N)
  (net 16 /RAM/RAM0_PSC_P)
  (net 17 /RAM/RAM1_CS_N)
  (net 18 /RAM/RAM0_RST_N)
  (net 19 /RAM/RAM0_CS_N)
  (net 20 /RAM/RAM1_DQ4)
  (net 21 /RAM/RAM1_DQ6)
  (net 22 /RAM/RAM1_DQ7)
  (net 23 /RAM/RAM0_CK_N)
  (net 24 /RAM/RAM0_CK_P)
  (net 25 /RAM/RAM1_DQ5)
  (net 26 /RAM/RAM1_CK_N)
  (net 27 /RAM/RAM1_PSC_P)
  (net 28 /RAM/RAM0_DQS)
  (net 29 /RAM/RAM1_CK_P)
  (net 30 /RAM/RAM1_RST_N)
  (net 31 /RAM/RAM1_DQ3)
  (net 32 /RAM/RAM1_PSC_N)
  (net 33 /Ethernet/ETH_A_P)
  (net 34 /Ethernet/ETH_A_N)
  (net 35 /Ethernet/ETH_B_P)
  (net 36 /Ethernet/ETH_B_N)
  (net 37 /Ethernet/ETH_C_P)
  (net 38 /Ethernet/ETH_C_N)
  (net 39 /Ethernet/ETH_D_P)
  (net 40 /Ethernet/ETH_D_N)
  (net 41 "Net-(U7-PadPAD)")
  (net 42 /Ethernet/RGMII_RST_N)
  (net 43 /Ethernet/RGMII_MDIO)
  (net 44 /Ethernet/RGMII_TX_CLK)
  (net 45 /Ethernet/RGMII_TXD3)
  (net 46 /Ethernet/RGMII_TXD2)
  (net 47 /Ethernet/RGMII_TXD1)
  (net 48 /Ethernet/RGMII_TXD0)
  (net 49 /Ethernet/RGMII_MDC)
  (net 50 /Ethernet/RGMII_RX_CLK)
  (net 51 /Ethernet/RGMII_RX_DV)
  (net 52 /Ethernet/RGMII_RXD0)
  (net 53 /Ethernet/RGMII_RXD1)
  (net 54 /Ethernet/RGMII_RXD2)
  (net 55 /Ethernet/RGMII_RXD3)
  (net 56 /Ethernet/RGMII_TX_EN)
  (net 57 /MCU/QSPI_DQ3)
  (net 58 /MCU/QSPI_DQ0)
  (net 59 /MCU/QSPI_CS_N)
  (net 60 /MCU/QSPI_DQ1)
  (net 61 /MCU/QSPI_DQ2)
  (net 62 /MCU/DCMI_PIXCLK)
  (net 63 /MCU/DCMI_VSYNC)
  (net 64 /MCU/DCMI_HSYNC)
  (net 65 /MCU/RMII_REFCLK)
  (net 66 /MCU/RMII_TXD0)
  (net 67 /MCU/RMII_MDIO)
  (net 68 /MCU/RMII_MDC)
  (net 69 /MCU/RMII_CRS_DV)
  (net 70 /MCU/RMII_TXD1)
  (net 71 /MCU/RMII_RXD1)
  (net 72 /MCU/RMII_RXD0)
  (net 73 /MCU/RMII_TX_EN)
  (net 74 /MCU/DCMI_D2)
  (net 75 /MCU/DCMI_D1)
  (net 76 /MCU/DCMI_D7)
  (net 77 /MCU/DCMI_D0)
  (net 78 /MCU/DCMI_D6)
  (net 79 /MCU/DCMI_D5)
  (net 80 /MCU/DCMI_D4)
  (net 81 /MCU/DCMI_D3)
  (net 82 /RAM/GPIO_1V8_16)
  (net 83 /RAM/GPIO_1V8_17)
  (net 84 /RAM/GPIO_1V8_14)
  (net 85 /RAM/GPIO_1V8_15)
  (net 86 /RAM/GPIO_1V8_12)
  (net 87 /RAM/GPIO_1V8_13)
  (net 88 /RAM/GPIO_1V8_10)
  (net 89 /RAM/GPIO_1V8_11)
  (net 90 /RAM/GPIO_1V8_8)
  (net 91 /RAM/GPIO_1V8_9)
  (net 92 /RAM/GPIO_1V8_6)
  (net 93 /RAM/GPIO_1V8_7)
  (net 94 /RAM/GPIO_1V8_4)
  (net 95 /RAM/GPIO_1V8_5)
  (net 96 /RAM/GPIO_1V8_2)
  (net 97 /RAM/GPIO_1V8_3)
  (net 98 /RAM/GPIO_1V8_0)
  (net 99 /RAM/GPIO_1V8_1)
  (net 100 /FPGA/GPIO_2V5_1)
  (net 101 /FPGA/LVDS_DQ8_N)
  (net 102 /FPGA/GPIO_2V5_0)
  (net 103 /FPGA/LVDS_DQ8_P)
  (net 104 /FPGA/LVDS_DQ6_N)
  (net 105 /FPGA/LVDS_DQ7_N)
  (net 106 /FPGA/LVDS_DQ6_P)
  (net 107 /FPGA/LVDS_DQ7_P)
  (net 108 /FPGA/LVDS_DQ4_N)
  (net 109 /FPGA/LVDS_DQ5_N)
  (net 110 /FPGA/LVDS_DQ4_P)
  (net 111 /FPGA/LVDS_DQ5_P)
  (net 112 /FPGA/LVDS_DQ2_N)
  (net 113 /FPGA/LVDS_DQ3_N)
  (net 114 /FPGA/LVDS_DQ2_P)
  (net 115 /FPGA/LVDS_DQ3_P)
  (net 116 /FPGA/LVDS_DQ0_N)
  (net 117 /FPGA/LVDS_DQ1_N)
  (net 118 /FPGA/LVDS_DQ0_P)
  (net 119 /FPGA/LVDS_DQ1_P)
  (net 120 "/Power Supply/5V0")
  (net 121 /FPGA/IO_3V3_3)
  (net 122 /FPGA/IO_3V3_2)
  (net 123 /FPGA/IO_3V3_1)
  (net 124 /FPGA/IO_3V3_0)
  (net 125 /FPGA/IO_3V3_29)
  (net 126 /FPGA/IO_3V3_28)
  (net 127 /FPGA/IO_3V3_27)
  (net 128 /FPGA/IO_3V3_26)
  (net 129 /FPGA/IO_3V3_25)
  (net 130 /FPGA/IO_3V3_24)
  (net 131 /FPGA/IO_3V3_23)
  (net 132 /FPGA/IO_3V3_22)
  (net 133 /FPGA/IO_3V3_21)
  (net 134 /FPGA/IO_3V3_20)
  (net 135 /FPGA/IO_3V3_19)
  (net 136 /FPGA/IO_3V3_18)
  (net 137 /FPGA/IO_3V3_17)
  (net 138 /FPGA/IO_3V3_16)
  (net 139 /FPGA/IO_3V3_15)
  (net 140 /FPGA/IO_3V3_14)
  (net 141 /FPGA/IO_3V3_13)
  (net 142 /FPGA/IO_3V3_12)
  (net 143 /FPGA/IO_3V3_11)
  (net 144 /FPGA/IO_3V3_10)
  (net 145 /FPGA/IO_3V3_9)
  (net 146 /FPGA/IO_3V3_8)
  (net 147 /FPGA/IO_3V3_7)
  (net 148 /FPGA/IO_3V3_6)
  (net 149 /FPGA/IO_3V3_5)
  (net 150 /FPGA/IO_3V3_4)
  (net 151 /FPGA/CLK_3V3_1)
  (net 152 /FPGA/CLK_3V3_0)
  (net 153 /RAM/CLK_1V8_0)
  (net 154 /RAM/CLK_1V8_1)
  (net 155 "Net-(J2-Pad35)")
  (net 156 "Net-(J2-Pad36)")
  (net 157 "Net-(J2-Pad33)")
  (net 158 "Net-(J2-Pad34)")
  (net 159 "Net-(J2-Pad29)")
  (net 160 "Net-(J2-Pad30)")
  (net 161 "Net-(J2-Pad27)")
  (net 162 "Net-(J2-Pad28)")
  (net 163 "Net-(J2-Pad23)")
  (net 164 "Net-(J2-Pad24)")
  (net 165 "Net-(J2-Pad21)")
  (net 166 "Net-(J2-Pad22)")
  (net 167 "Net-(J2-Pad17)")
  (net 168 "Net-(J2-Pad18)")
  (net 169 "Net-(J2-Pad15)")
  (net 170 "Net-(J2-Pad16)")
  (net 171 "Net-(J2-Pad45)")
  (net 172 "Net-(J2-Pad46)")
  (net 173 "Net-(J2-Pad41)")
  (net 174 "Net-(J2-Pad42)")
  (net 175 "Net-(J2-Pad39)")
  (net 176 "Net-(J2-Pad40)")
  (net 177 "Net-(J2-Pad70)")
  (net 178 "Net-(J2-Pad69)")
  (net 179 "Net-(J2-Pad66)")
  (net 180 "Net-(J2-Pad65)")
  (net 181 "Net-(J2-Pad64)")
  (net 182 "Net-(J2-Pad63)")
  (net 183 "Net-(J2-Pad59)")
  (net 184 "Net-(J2-Pad60)")
  (net 185 "Net-(J2-Pad57)")
  (net 186 "Net-(J2-Pad58)")
  (net 187 "Net-(J2-Pad53)")
  (net 188 "Net-(J2-Pad54)")
  (net 189 "Net-(J2-Pad51)")
  (net 190 "Net-(J2-Pad52)")
  (net 191 "Net-(J2-Pad47)")
  (net 192 "Net-(J2-Pad48)")
  (net 193 "Net-(J2-Pad94)")
  (net 194 "Net-(J2-Pad93)")
  (net 195 "Net-(J2-Pad90)")
  (net 196 "Net-(J2-Pad89)")
  (net 197 "Net-(J2-Pad88)")
  (net 198 "Net-(J2-Pad87)")
  (net 199 "Net-(J2-Pad84)")
  (net 200 "Net-(J2-Pad83)")
  (net 201 "Net-(J2-Pad82)")
  (net 202 "Net-(J2-Pad81)")
  (net 203 "Net-(J2-Pad78)")
  (net 204 "Net-(J2-Pad77)")
  (net 205 "Net-(J2-Pad76)")
  (net 206 "Net-(J2-Pad75)")
  (net 207 "Net-(J2-Pad72)")
  (net 208 "Net-(J2-Pad71)")
  (net 209 "Net-(J2-Pad108)")
  (net 210 "Net-(J2-Pad107)")
  (net 211 "Net-(J2-Pad106)")
  (net 212 "Net-(J2-Pad105)")
  (net 213 "Net-(J2-Pad102)")
  (net 214 "Net-(J2-Pad101)")
  (net 215 "Net-(J2-Pad100)")
  (net 216 "Net-(J2-Pad99)")
  (net 217 "Net-(J2-Pad96)")
  (net 218 "Net-(J2-Pad95)")
  (net 219 /3V3)
  (net 220 /FPGA/IN_3V3_0_N)
  (net 221 /FPGA/IN_3V3_0_P)
  (net 222 /1V8)
  (net 223 /FPGA_DONE)
  (net 224 "Net-(J2-Pad12)")
  (net 225 /MCU_RST_N)
  (net 226 /FPGA_RST_N)
  (net 227 /JTAG_TCK)
  (net 228 /MCU_TDO)
  (net 229 /FPGA_TDI)
  (net 230 /JTAG_TMS)
  (net 231 /MCU/CLK_32KHZ)
  (net 232 "Net-(U1-PadF1)")
  (net 233 /MCU/MCU_CLK_25MHZ)
  (net 234 "Net-(U1-PadH1)")
  (net 235 "Net-(U1-PadL1)")
  (net 236 "Net-(U1-PadC2)")
  (net 237 "Net-(U1-PadB3)")
  (net 238 "Net-(U1-PadC3)")
  (net 239 "Net-(U1-PadD3)")
  (net 240 "Net-(U1-PadE3)")
  (net 241 "Net-(U1-PadF3)")
  (net 242 "Net-(U1-PadG3)")
  (net 243 "Net-(U1-PadH3)")
  (net 244 "Net-(U1-PadJ3)")
  (net 245 "Net-(U1-PadA4)")
  (net 246 "Net-(U1-PadC4)")
  (net 247 "Net-(U1-PadD4)")
  (net 248 "Net-(U1-PadE4)")
  (net 249 "Net-(U1-PadG4)")
  (net 250 "Net-(U1-PadH4)")
  (net 251 "Net-(U1-PadJ4)")
  (net 252 "Net-(U1-PadK4)")
  (net 253 "Net-(U1-PadC5)")
  (net 254 "Net-(U1-PadD5)")
  (net 255 "Net-(U1-PadC6)")
  (net 256 "Net-(U1-PadD6)")
  (net 257 "Net-(U1-PadM6)")
  (net 258 "Net-(U1-PadN6)")
  (net 259 "Net-(U1-PadP6)")
  (net 260 "Net-(U1-PadR6)")
  (net 261 "Net-(U1-PadB7)")
  (net 262 "Net-(U1-PadC7)")
  (net 263 "Net-(U1-PadD7)")
  (net 264 "Net-(U1-PadM7)")
  (net 265 "Net-(U1-PadN7)")
  (net 266 "Net-(U1-PadP7)")
  (net 267 "Net-(U1-PadR7)")
  (net 268 "Net-(U1-PadB8)")
  (net 269 "Net-(U1-PadC8)")
  (net 270 "Net-(U1-PadD8)")
  (net 271 "Net-(U1-PadM8)")
  (net 272 "Net-(U1-PadN8)")
  (net 273 "Net-(U1-PadP8)")
  (net 274 "Net-(U1-PadB9)")
  (net 275 "Net-(U1-PadC9)")
  (net 276 "Net-(U1-PadD9)")
  (net 277 "Net-(U1-PadM9)")
  (net 278 "Net-(U1-PadB10)")
  (net 279 "Net-(U1-PadD10)")
  (net 280 "Net-(C2-Pad1)")
  (net 281 "Net-(C1-Pad2)")
  (net 282 "Net-(U1-PadN11)")
  (net 283 "Net-(U1-PadE12)")
  (net 284 "Net-(U1-PadF12)")
  (net 285 "Net-(U1-PadG12)")
  (net 286 "Net-(U1-PadH12)")
  (net 287 "Net-(U1-PadJ12)")
  (net 288 "Net-(U1-PadK12)")
  (net 289 "Net-(U1-PadM12)")
  (net 290 "Net-(U1-PadN12)")
  (net 291 /FPGA_TDO)
  (net 292 "Net-(U1-PadC13)")
  (net 293 "Net-(U1-PadD13)")
  (net 294 "Net-(U1-PadE13)")
  (net 295 "Net-(U1-PadF13)")
  (net 296 "Net-(U1-PadG13)")
  (net 297 "Net-(U1-PadH13)")
  (net 298 "Net-(U1-PadJ13)")
  (net 299 "Net-(U1-PadM13)")
  (net 300 "Net-(U1-PadN13)")
  (net 301 "Net-(U1-PadP13)")
  (net 302 "Net-(U1-PadC14)")
  (net 303 "Net-(U1-PadD14)")
  (net 304 "Net-(U1-PadE14)")
  (net 305 "Net-(U1-PadH14)")
  (net 306 "Net-(U1-PadJ14)")
  (net 307 "Net-(U1-PadM14)")
  (net 308 "Net-(U1-PadN14)")
  (net 309 "Net-(U1-PadP14)")
  (net 310 "Net-(U1-PadJ15)")
  (net 311 "Net-(U1-PadM15)")
  (net 312 "Net-(U1-PadN15)")
  (net 313 "Net-(U1-PadP15)")
  (net 314 "Net-(U2-PadG12)")
  (net 315 "Net-(U2-PadE15)")
  (net 316 "Net-(U2-PadF15)")
  (net 317 "Net-(U2-PadH11)")
  (net 318 "Net-(U2-PadG11)")
  (net 319 "Net-(U2-PadF14)")
  (net 320 /FPGA/I2C_SCL)
  (net 321 "Net-(U2-PadG14)")
  (net 322 "Net-(U2-PadF13)")
  (net 323 "Net-(U2-PadH13)")
  (net 324 "Net-(U2-PadH12)")
  (net 325 "Net-(U2-PadG16)")
  (net 326 /FPGA/I2C_SDA)
  (net 327 "Net-(U2-PadH16)")
  (net 328 /QSPI_CLK)
  (net 329 /FPGA/3V3)
  (net 330 /FPGA/GND)
  (net 331 "Net-(U2-PadH8)")
  (net 332 "Net-(U2-PadJ16)")
  (net 333 "Net-(U2-PadJ15)")
  (net 334 "Net-(U2-PadR13)")
  (net 335 /ETH_LED2_N)
  (net 336 "Net-(U2-PadT13)")
  (net 337 "Net-(U2-PadT12)")
  (net 338 "Net-(U2-PadK12)")
  (net 339 /FPGA/FPGA_INIT)
  (net 340 "Net-(U2-PadN9)")
  (net 341 "Net-(U2-PadR11)")
  (net 342 /ETH_LED1_N)
  (net 343 "Net-(U2-PadR10)")
  (net 344 "Net-(U2-PadJ7)")
  (net 345 "Net-(R2-Pad2)")
  (net 346 "Net-(U5-Pad47)")
  (net 347 /Ethernet/ETH_CLK_25MHZ)
  (net 348 "Net-(U5-Pad45)")
  (net 349 /Ethernet/A1V2_PLL)
  (net 350 "Net-(U5-Pad43)")
  (net 351 "Net-(R5-Pad2)")
  (net 352 /1V2)
  (net 353 "Net-(U5-Pad38)")
  (net 354 "Net-(U5-Pad13)")
  (net 355 /Ethernet/A2V5)
  (net 356 /Ethernet/A1V2)
  (net 357 "Net-(U7-Pad31)")
  (net 358 "Net-(U7-Pad30)")
  (net 359 "Net-(U7-Pad29)")
  (net 360 "Net-(U7-Pad28)")
  (net 361 "Net-(U7-Pad27)")
  (net 362 "Net-(U7-Pad26)")
  (net 363 "Net-(U7-Pad25)")
  (net 364 "Net-(U7-Pad24)")
  (net 365 "Net-(U7-Pad23)")
  (net 366 "Net-(U7-Pad22)")
  (net 367 "Net-(U7-Pad21)")
  (net 368 "Net-(U7-Pad20)")
  (net 369 "Net-(U7-Pad19)")
  (net 370 "Net-(U7-Pad18)")
  (net 371 "Net-(U7-Pad17)")
  (net 372 "Net-(U7-Pad16)")
  (net 373 "Net-(U7-Pad15)")
  (net 374 "Net-(U7-Pad14)")
  (net 375 "Net-(U7-Pad13)")
  (net 376 "Net-(U7-Pad12)")
  (net 377 "Net-(U7-Pad11)")
  (net 378 "Net-(U7-Pad10)")
  (net 379 "Net-(U7-Pad9)")
  (net 380 "Net-(U7-Pad8)")
  (net 381 "Net-(U7-Pad7)")
  (net 382 "Net-(U7-Pad6)")
  (net 383 "Net-(U7-Pad5)")
  (net 384 "Net-(U7-Pad4)")
  (net 385 "Net-(U7-Pad3)")
  (net 386 "Net-(U7-Pad2)")
  (net 387 "Net-(U7-Pad1)")
  (net 388 "Net-(U7-Pad38)")
  (net 389 "Net-(U7-Pad37)")
  (net 390 "Net-(U7-Pad36)")
  (net 391 "Net-(U7-Pad35)")
  (net 392 "Net-(U7-Pad34)")
  (net 393 "Net-(U7-Pad33)")
  (net 394 "Net-(U7-Pad32)")

  (net_class Default "This is the default net class."
    (clearance 0.125)
    (trace_width 0.125)
    (via_dia 0.6)
    (via_drill 0.254)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_width 0.245)
    (diff_pair_gap 0.25)
    (add_net /1V2)
    (add_net /1V8)
    (add_net /3V3)
    (add_net /ETH_LED1_N)
    (add_net /ETH_LED2_N)
    (add_net /Ethernet/A1V2)
    (add_net /Ethernet/A1V2_PLL)
    (add_net /Ethernet/A2V5)
    (add_net /Ethernet/ETH_A_N)
    (add_net /Ethernet/ETH_A_P)
    (add_net /Ethernet/ETH_B_N)
    (add_net /Ethernet/ETH_B_P)
    (add_net /Ethernet/ETH_CLK_25MHZ)
    (add_net /Ethernet/ETH_C_N)
    (add_net /Ethernet/ETH_C_P)
    (add_net /Ethernet/ETH_D_N)
    (add_net /Ethernet/ETH_D_P)
    (add_net /Ethernet/RGMII_MDC)
    (add_net /Ethernet/RGMII_MDIO)
    (add_net /Ethernet/RGMII_RST_N)
    (add_net /Ethernet/RGMII_RXD0)
    (add_net /Ethernet/RGMII_RXD1)
    (add_net /Ethernet/RGMII_RXD2)
    (add_net /Ethernet/RGMII_RXD3)
    (add_net /Ethernet/RGMII_RX_CLK)
    (add_net /Ethernet/RGMII_RX_DV)
    (add_net /Ethernet/RGMII_TXD0)
    (add_net /Ethernet/RGMII_TXD1)
    (add_net /Ethernet/RGMII_TXD2)
    (add_net /Ethernet/RGMII_TXD3)
    (add_net /Ethernet/RGMII_TX_CLK)
    (add_net /Ethernet/RGMII_TX_EN)
    (add_net /FPGA/3V3)
    (add_net /FPGA/CLK_3V3_0)
    (add_net /FPGA/CLK_3V3_1)
    (add_net /FPGA/FPGA_INIT)
    (add_net /FPGA/GND)
    (add_net /FPGA/GPIO_2V5_0)
    (add_net /FPGA/GPIO_2V5_1)
    (add_net /FPGA/I2C_SCL)
    (add_net /FPGA/I2C_SDA)
    (add_net /FPGA/IN_3V3_0_N)
    (add_net /FPGA/IN_3V3_0_P)
    (add_net /FPGA/IO_3V3_0)
    (add_net /FPGA/IO_3V3_1)
    (add_net /FPGA/IO_3V3_10)
    (add_net /FPGA/IO_3V3_11)
    (add_net /FPGA/IO_3V3_12)
    (add_net /FPGA/IO_3V3_13)
    (add_net /FPGA/IO_3V3_14)
    (add_net /FPGA/IO_3V3_15)
    (add_net /FPGA/IO_3V3_16)
    (add_net /FPGA/IO_3V3_17)
    (add_net /FPGA/IO_3V3_18)
    (add_net /FPGA/IO_3V3_19)
    (add_net /FPGA/IO_3V3_2)
    (add_net /FPGA/IO_3V3_20)
    (add_net /FPGA/IO_3V3_21)
    (add_net /FPGA/IO_3V3_22)
    (add_net /FPGA/IO_3V3_23)
    (add_net /FPGA/IO_3V3_24)
    (add_net /FPGA/IO_3V3_25)
    (add_net /FPGA/IO_3V3_26)
    (add_net /FPGA/IO_3V3_27)
    (add_net /FPGA/IO_3V3_28)
    (add_net /FPGA/IO_3V3_29)
    (add_net /FPGA/IO_3V3_3)
    (add_net /FPGA/IO_3V3_4)
    (add_net /FPGA/IO_3V3_5)
    (add_net /FPGA/IO_3V3_6)
    (add_net /FPGA/IO_3V3_7)
    (add_net /FPGA/IO_3V3_8)
    (add_net /FPGA/IO_3V3_9)
    (add_net /FPGA/LVDS_DQ0_N)
    (add_net /FPGA/LVDS_DQ0_P)
    (add_net /FPGA/LVDS_DQ1_N)
    (add_net /FPGA/LVDS_DQ1_P)
    (add_net /FPGA/LVDS_DQ2_N)
    (add_net /FPGA/LVDS_DQ2_P)
    (add_net /FPGA/LVDS_DQ3_N)
    (add_net /FPGA/LVDS_DQ3_P)
    (add_net /FPGA/LVDS_DQ4_N)
    (add_net /FPGA/LVDS_DQ4_P)
    (add_net /FPGA/LVDS_DQ5_N)
    (add_net /FPGA/LVDS_DQ5_P)
    (add_net /FPGA/LVDS_DQ6_N)
    (add_net /FPGA/LVDS_DQ6_P)
    (add_net /FPGA/LVDS_DQ7_N)
    (add_net /FPGA/LVDS_DQ7_P)
    (add_net /FPGA/LVDS_DQ8_N)
    (add_net /FPGA/LVDS_DQ8_P)
    (add_net /FPGA_DONE)
    (add_net /FPGA_RST_N)
    (add_net /FPGA_TDI)
    (add_net /FPGA_TDO)
    (add_net /JTAG_TCK)
    (add_net /JTAG_TMS)
    (add_net /MCU/CLK_32KHZ)
    (add_net /MCU/DCMI_D0)
    (add_net /MCU/DCMI_D1)
    (add_net /MCU/DCMI_D2)
    (add_net /MCU/DCMI_D3)
    (add_net /MCU/DCMI_D4)
    (add_net /MCU/DCMI_D5)
    (add_net /MCU/DCMI_D6)
    (add_net /MCU/DCMI_D7)
    (add_net /MCU/DCMI_HSYNC)
    (add_net /MCU/DCMI_PIXCLK)
    (add_net /MCU/DCMI_VSYNC)
    (add_net /MCU/MCU_CLK_25MHZ)
    (add_net /MCU/QSPI_CS_N)
    (add_net /MCU/QSPI_DQ0)
    (add_net /MCU/QSPI_DQ1)
    (add_net /MCU/QSPI_DQ2)
    (add_net /MCU/QSPI_DQ3)
    (add_net /MCU/RMII_CRS_DV)
    (add_net /MCU/RMII_MDC)
    (add_net /MCU/RMII_MDIO)
    (add_net /MCU/RMII_REFCLK)
    (add_net /MCU/RMII_RXD0)
    (add_net /MCU/RMII_RXD1)
    (add_net /MCU/RMII_TXD0)
    (add_net /MCU/RMII_TXD1)
    (add_net /MCU/RMII_TX_EN)
    (add_net /MCU_RST_N)
    (add_net /MCU_TDO)
    (add_net "/Power Supply/1V0")
    (add_net "/Power Supply/2V5")
    (add_net "/Power Supply/5V0")
    (add_net /QSPI_CLK)
    (add_net /RAM/CLK_1V8_0)
    (add_net /RAM/CLK_1V8_1)
    (add_net /RAM/GPIO_1V8_0)
    (add_net /RAM/GPIO_1V8_1)
    (add_net /RAM/GPIO_1V8_10)
    (add_net /RAM/GPIO_1V8_11)
    (add_net /RAM/GPIO_1V8_12)
    (add_net /RAM/GPIO_1V8_13)
    (add_net /RAM/GPIO_1V8_14)
    (add_net /RAM/GPIO_1V8_15)
    (add_net /RAM/GPIO_1V8_16)
    (add_net /RAM/GPIO_1V8_17)
    (add_net /RAM/GPIO_1V8_2)
    (add_net /RAM/GPIO_1V8_3)
    (add_net /RAM/GPIO_1V8_4)
    (add_net /RAM/GPIO_1V8_5)
    (add_net /RAM/GPIO_1V8_6)
    (add_net /RAM/GPIO_1V8_7)
    (add_net /RAM/GPIO_1V8_8)
    (add_net /RAM/GPIO_1V8_9)
    (add_net /RAM/RAM0_CK_N)
    (add_net /RAM/RAM0_CK_P)
    (add_net /RAM/RAM0_CS_N)
    (add_net /RAM/RAM0_DQ0)
    (add_net /RAM/RAM0_DQ1)
    (add_net /RAM/RAM0_DQ2)
    (add_net /RAM/RAM0_DQ3)
    (add_net /RAM/RAM0_DQ4)
    (add_net /RAM/RAM0_DQ5)
    (add_net /RAM/RAM0_DQ6)
    (add_net /RAM/RAM0_DQ7)
    (add_net /RAM/RAM0_DQS)
    (add_net /RAM/RAM0_PSC_N)
    (add_net /RAM/RAM0_PSC_P)
    (add_net /RAM/RAM0_RST_N)
    (add_net /RAM/RAM1_CK_N)
    (add_net /RAM/RAM1_CK_P)
    (add_net /RAM/RAM1_CS_N)
    (add_net /RAM/RAM1_DQ0)
    (add_net /RAM/RAM1_DQ1)
    (add_net /RAM/RAM1_DQ2)
    (add_net /RAM/RAM1_DQ3)
    (add_net /RAM/RAM1_DQ4)
    (add_net /RAM/RAM1_DQ5)
    (add_net /RAM/RAM1_DQ6)
    (add_net /RAM/RAM1_DQ7)
    (add_net /RAM/RAM1_DQS)
    (add_net /RAM/RAM1_PSC_N)
    (add_net /RAM/RAM1_PSC_P)
    (add_net /RAM/RAM1_RST_N)
    (add_net "Net-(C1-Pad2)")
    (add_net "Net-(C2-Pad1)")
    (add_net "Net-(J2-Pad100)")
    (add_net "Net-(J2-Pad101)")
    (add_net "Net-(J2-Pad102)")
    (add_net "Net-(J2-Pad105)")
    (add_net "Net-(J2-Pad106)")
    (add_net "Net-(J2-Pad107)")
    (add_net "Net-(J2-Pad108)")
    (add_net "Net-(J2-Pad12)")
    (add_net "Net-(J2-Pad15)")
    (add_net "Net-(J2-Pad16)")
    (add_net "Net-(J2-Pad17)")
    (add_net "Net-(J2-Pad18)")
    (add_net "Net-(J2-Pad21)")
    (add_net "Net-(J2-Pad22)")
    (add_net "Net-(J2-Pad23)")
    (add_net "Net-(J2-Pad24)")
    (add_net "Net-(J2-Pad27)")
    (add_net "Net-(J2-Pad28)")
    (add_net "Net-(J2-Pad29)")
    (add_net "Net-(J2-Pad30)")
    (add_net "Net-(J2-Pad33)")
    (add_net "Net-(J2-Pad34)")
    (add_net "Net-(J2-Pad35)")
    (add_net "Net-(J2-Pad36)")
    (add_net "Net-(J2-Pad39)")
    (add_net "Net-(J2-Pad40)")
    (add_net "Net-(J2-Pad41)")
    (add_net "Net-(J2-Pad42)")
    (add_net "Net-(J2-Pad45)")
    (add_net "Net-(J2-Pad46)")
    (add_net "Net-(J2-Pad47)")
    (add_net "Net-(J2-Pad48)")
    (add_net "Net-(J2-Pad51)")
    (add_net "Net-(J2-Pad52)")
    (add_net "Net-(J2-Pad53)")
    (add_net "Net-(J2-Pad54)")
    (add_net "Net-(J2-Pad57)")
    (add_net "Net-(J2-Pad58)")
    (add_net "Net-(J2-Pad59)")
    (add_net "Net-(J2-Pad60)")
    (add_net "Net-(J2-Pad63)")
    (add_net "Net-(J2-Pad64)")
    (add_net "Net-(J2-Pad65)")
    (add_net "Net-(J2-Pad66)")
    (add_net "Net-(J2-Pad69)")
    (add_net "Net-(J2-Pad70)")
    (add_net "Net-(J2-Pad71)")
    (add_net "Net-(J2-Pad72)")
    (add_net "Net-(J2-Pad75)")
    (add_net "Net-(J2-Pad76)")
    (add_net "Net-(J2-Pad77)")
    (add_net "Net-(J2-Pad78)")
    (add_net "Net-(J2-Pad81)")
    (add_net "Net-(J2-Pad82)")
    (add_net "Net-(J2-Pad83)")
    (add_net "Net-(J2-Pad84)")
    (add_net "Net-(J2-Pad87)")
    (add_net "Net-(J2-Pad88)")
    (add_net "Net-(J2-Pad89)")
    (add_net "Net-(J2-Pad90)")
    (add_net "Net-(J2-Pad93)")
    (add_net "Net-(J2-Pad94)")
    (add_net "Net-(J2-Pad95)")
    (add_net "Net-(J2-Pad96)")
    (add_net "Net-(J2-Pad99)")
    (add_net "Net-(R2-Pad2)")
    (add_net "Net-(R5-Pad2)")
    (add_net "Net-(U1-PadA4)")
    (add_net "Net-(U1-PadB10)")
    (add_net "Net-(U1-PadB3)")
    (add_net "Net-(U1-PadB7)")
    (add_net "Net-(U1-PadB8)")
    (add_net "Net-(U1-PadB9)")
    (add_net "Net-(U1-PadC13)")
    (add_net "Net-(U1-PadC14)")
    (add_net "Net-(U1-PadC2)")
    (add_net "Net-(U1-PadC3)")
    (add_net "Net-(U1-PadC4)")
    (add_net "Net-(U1-PadC5)")
    (add_net "Net-(U1-PadC6)")
    (add_net "Net-(U1-PadC7)")
    (add_net "Net-(U1-PadC8)")
    (add_net "Net-(U1-PadC9)")
    (add_net "Net-(U1-PadD10)")
    (add_net "Net-(U1-PadD13)")
    (add_net "Net-(U1-PadD14)")
    (add_net "Net-(U1-PadD3)")
    (add_net "Net-(U1-PadD4)")
    (add_net "Net-(U1-PadD5)")
    (add_net "Net-(U1-PadD6)")
    (add_net "Net-(U1-PadD7)")
    (add_net "Net-(U1-PadD8)")
    (add_net "Net-(U1-PadD9)")
    (add_net "Net-(U1-PadE12)")
    (add_net "Net-(U1-PadE13)")
    (add_net "Net-(U1-PadE14)")
    (add_net "Net-(U1-PadE3)")
    (add_net "Net-(U1-PadE4)")
    (add_net "Net-(U1-PadF1)")
    (add_net "Net-(U1-PadF12)")
    (add_net "Net-(U1-PadF13)")
    (add_net "Net-(U1-PadF3)")
    (add_net "Net-(U1-PadG12)")
    (add_net "Net-(U1-PadG13)")
    (add_net "Net-(U1-PadG3)")
    (add_net "Net-(U1-PadG4)")
    (add_net "Net-(U1-PadH1)")
    (add_net "Net-(U1-PadH12)")
    (add_net "Net-(U1-PadH13)")
    (add_net "Net-(U1-PadH14)")
    (add_net "Net-(U1-PadH3)")
    (add_net "Net-(U1-PadH4)")
    (add_net "Net-(U1-PadJ12)")
    (add_net "Net-(U1-PadJ13)")
    (add_net "Net-(U1-PadJ14)")
    (add_net "Net-(U1-PadJ15)")
    (add_net "Net-(U1-PadJ3)")
    (add_net "Net-(U1-PadJ4)")
    (add_net "Net-(U1-PadK12)")
    (add_net "Net-(U1-PadK4)")
    (add_net "Net-(U1-PadL1)")
    (add_net "Net-(U1-PadM12)")
    (add_net "Net-(U1-PadM13)")
    (add_net "Net-(U1-PadM14)")
    (add_net "Net-(U1-PadM15)")
    (add_net "Net-(U1-PadM6)")
    (add_net "Net-(U1-PadM7)")
    (add_net "Net-(U1-PadM8)")
    (add_net "Net-(U1-PadM9)")
    (add_net "Net-(U1-PadN11)")
    (add_net "Net-(U1-PadN12)")
    (add_net "Net-(U1-PadN13)")
    (add_net "Net-(U1-PadN14)")
    (add_net "Net-(U1-PadN15)")
    (add_net "Net-(U1-PadN6)")
    (add_net "Net-(U1-PadN7)")
    (add_net "Net-(U1-PadN8)")
    (add_net "Net-(U1-PadP13)")
    (add_net "Net-(U1-PadP14)")
    (add_net "Net-(U1-PadP15)")
    (add_net "Net-(U1-PadP6)")
    (add_net "Net-(U1-PadP7)")
    (add_net "Net-(U1-PadP8)")
    (add_net "Net-(U1-PadR6)")
    (add_net "Net-(U1-PadR7)")
    (add_net "Net-(U2-PadE15)")
    (add_net "Net-(U2-PadF13)")
    (add_net "Net-(U2-PadF14)")
    (add_net "Net-(U2-PadF15)")
    (add_net "Net-(U2-PadG11)")
    (add_net "Net-(U2-PadG12)")
    (add_net "Net-(U2-PadG14)")
    (add_net "Net-(U2-PadG16)")
    (add_net "Net-(U2-PadH11)")
    (add_net "Net-(U2-PadH12)")
    (add_net "Net-(U2-PadH13)")
    (add_net "Net-(U2-PadH16)")
    (add_net "Net-(U2-PadH8)")
    (add_net "Net-(U2-PadJ15)")
    (add_net "Net-(U2-PadJ16)")
    (add_net "Net-(U2-PadJ7)")
    (add_net "Net-(U2-PadK12)")
    (add_net "Net-(U2-PadN9)")
    (add_net "Net-(U2-PadR10)")
    (add_net "Net-(U2-PadR11)")
    (add_net "Net-(U2-PadR13)")
    (add_net "Net-(U2-PadT12)")
    (add_net "Net-(U2-PadT13)")
    (add_net "Net-(U5-Pad13)")
    (add_net "Net-(U5-Pad38)")
    (add_net "Net-(U5-Pad43)")
    (add_net "Net-(U5-Pad45)")
    (add_net "Net-(U5-Pad47)")
    (add_net "Net-(U7-Pad1)")
    (add_net "Net-(U7-Pad10)")
    (add_net "Net-(U7-Pad11)")
    (add_net "Net-(U7-Pad12)")
    (add_net "Net-(U7-Pad13)")
    (add_net "Net-(U7-Pad14)")
    (add_net "Net-(U7-Pad15)")
    (add_net "Net-(U7-Pad16)")
    (add_net "Net-(U7-Pad17)")
    (add_net "Net-(U7-Pad18)")
    (add_net "Net-(U7-Pad19)")
    (add_net "Net-(U7-Pad2)")
    (add_net "Net-(U7-Pad20)")
    (add_net "Net-(U7-Pad21)")
    (add_net "Net-(U7-Pad22)")
    (add_net "Net-(U7-Pad23)")
    (add_net "Net-(U7-Pad24)")
    (add_net "Net-(U7-Pad25)")
    (add_net "Net-(U7-Pad26)")
    (add_net "Net-(U7-Pad27)")
    (add_net "Net-(U7-Pad28)")
    (add_net "Net-(U7-Pad29)")
    (add_net "Net-(U7-Pad3)")
    (add_net "Net-(U7-Pad30)")
    (add_net "Net-(U7-Pad31)")
    (add_net "Net-(U7-Pad32)")
    (add_net "Net-(U7-Pad33)")
    (add_net "Net-(U7-Pad34)")
    (add_net "Net-(U7-Pad35)")
    (add_net "Net-(U7-Pad36)")
    (add_net "Net-(U7-Pad37)")
    (add_net "Net-(U7-Pad38)")
    (add_net "Net-(U7-Pad4)")
    (add_net "Net-(U7-Pad5)")
    (add_net "Net-(U7-Pad6)")
    (add_net "Net-(U7-Pad7)")
    (add_net "Net-(U7-Pad8)")
    (add_net "Net-(U7-Pad9)")
    (add_net "Net-(U7-PadPAD)")
  )

  (module azonenberg_pcb:CONN_SAMTEC_QTH-060-01-L-D-A (layer F.Cu) (tedit 54A511A1) (tstamp 5B7ACF43)
    (at 92 45.4)
    (path /5BA274E9)
    (fp_text reference J2 (at -9.2 -0.7 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_INTEGRALSTICK_MCU_DEVICE (at 0 -21) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 1 (at -4.3 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 2 (at 4.5 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 60 (at 4.7 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 59 (at -4.5 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 61 (at -4.5 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 62 (at 4.7 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 119 (at -4.7 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 120 (at 5 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 3 -2) (end 3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -2) (end -3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 20) (end -3 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 18) (end 1 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end -3 -20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end 3 -18) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -18) (end -3 -20) (layer F.SilkS) (width 0.15))
    (pad 120 smd rect (at 3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 33 /Ethernet/ETH_A_P))
    (pad 119 smd rect (at -3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 35 /Ethernet/ETH_B_P))
    (pad 118 smd rect (at 3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 34 /Ethernet/ETH_A_N))
    (pad 117 smd rect (at -3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 36 /Ethernet/ETH_B_N))
    (pad 116 smd rect (at 3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 115 smd rect (at -3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 114 smd rect (at 3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 37 /Ethernet/ETH_C_P))
    (pad 113 smd rect (at -3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 39 /Ethernet/ETH_D_P))
    (pad 112 smd rect (at 3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 38 /Ethernet/ETH_C_N))
    (pad 111 smd rect (at -3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 40 /Ethernet/ETH_D_N))
    (pad 110 smd rect (at 3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 109 smd rect (at -3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 108 smd rect (at 3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 209 "Net-(J2-Pad108)"))
    (pad 107 smd rect (at -3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 210 "Net-(J2-Pad107)"))
    (pad 106 smd rect (at 3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 211 "Net-(J2-Pad106)"))
    (pad 105 smd rect (at -3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 212 "Net-(J2-Pad105)"))
    (pad 104 smd rect (at 3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 103 smd rect (at -3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 102 smd rect (at 3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(J2-Pad102)"))
    (pad 101 smd rect (at -3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(J2-Pad101)"))
    (pad 100 smd rect (at 3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 215 "Net-(J2-Pad100)"))
    (pad 99 smd rect (at -3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 216 "Net-(J2-Pad99)"))
    (pad 98 smd rect (at 3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 97 smd rect (at -3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 96 smd rect (at 3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 217 "Net-(J2-Pad96)"))
    (pad 95 smd rect (at -3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 218 "Net-(J2-Pad95)"))
    (pad 94 smd rect (at 3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(J2-Pad94)"))
    (pad 93 smd rect (at -3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 194 "Net-(J2-Pad93)"))
    (pad 92 smd rect (at 3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 91 smd rect (at -3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 90 smd rect (at 3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 195 "Net-(J2-Pad90)"))
    (pad 89 smd rect (at -3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 196 "Net-(J2-Pad89)"))
    (pad 88 smd rect (at 3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 197 "Net-(J2-Pad88)"))
    (pad 87 smd rect (at -3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(J2-Pad87)"))
    (pad 86 smd rect (at 3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 85 smd rect (at -3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 84 smd rect (at 3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 199 "Net-(J2-Pad84)"))
    (pad 83 smd rect (at -3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(J2-Pad83)"))
    (pad 82 smd rect (at 3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(J2-Pad82)"))
    (pad 81 smd rect (at -3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(J2-Pad81)"))
    (pad 80 smd rect (at 3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 79 smd rect (at -3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 78 smd rect (at 3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 203 "Net-(J2-Pad78)"))
    (pad 77 smd rect (at -3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(J2-Pad77)"))
    (pad 76 smd rect (at 3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 205 "Net-(J2-Pad76)"))
    (pad 75 smd rect (at -3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 206 "Net-(J2-Pad75)"))
    (pad 74 smd rect (at 3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 73 smd rect (at -3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 72 smd rect (at 3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 207 "Net-(J2-Pad72)"))
    (pad 71 smd rect (at -3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 208 "Net-(J2-Pad71)"))
    (pad 70 smd rect (at 3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(J2-Pad70)"))
    (pad 69 smd rect (at -3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 178 "Net-(J2-Pad69)"))
    (pad 68 smd rect (at 3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 67 smd rect (at -3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 66 smd rect (at 3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(J2-Pad66)"))
    (pad 65 smd rect (at -3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 180 "Net-(J2-Pad65)"))
    (pad 64 smd rect (at 3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(J2-Pad64)"))
    (pad 63 smd rect (at -3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 182 "Net-(J2-Pad63)"))
    (pad 62 smd rect (at 3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 61 smd rect (at -3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 59 smd rect (at -3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(J2-Pad59)"))
    (pad 60 smd rect (at 3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 184 "Net-(J2-Pad60)"))
    (pad 57 smd rect (at -3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(J2-Pad57)"))
    (pad 58 smd rect (at 3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 186 "Net-(J2-Pad58)"))
    (pad 55 smd rect (at -3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 56 smd rect (at 3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 53 smd rect (at -3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(J2-Pad53)"))
    (pad 54 smd rect (at 3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 188 "Net-(J2-Pad54)"))
    (pad 51 smd rect (at -3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 189 "Net-(J2-Pad51)"))
    (pad 52 smd rect (at 3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(J2-Pad52)"))
    (pad 49 smd rect (at -3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 50 smd rect (at 3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 47 smd rect (at -3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(J2-Pad47)"))
    (pad 48 smd rect (at 3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(J2-Pad48)"))
    (pad 45 smd rect (at -3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(J2-Pad45)"))
    (pad 46 smd rect (at 3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 172 "Net-(J2-Pad46)"))
    (pad 43 smd rect (at -3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 44 smd rect (at 3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 41 smd rect (at -3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(J2-Pad41)"))
    (pad 42 smd rect (at 3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 174 "Net-(J2-Pad42)"))
    (pad 39 smd rect (at -3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(J2-Pad39)"))
    (pad 40 smd rect (at 3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 176 "Net-(J2-Pad40)"))
    (pad 37 smd rect (at -3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 38 smd rect (at 3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 35 smd rect (at -3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 155 "Net-(J2-Pad35)"))
    (pad 36 smd rect (at 3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 156 "Net-(J2-Pad36)"))
    (pad 33 smd rect (at -3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 157 "Net-(J2-Pad33)"))
    (pad 34 smd rect (at 3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 158 "Net-(J2-Pad34)"))
    (pad 31 smd rect (at -3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 32 smd rect (at 3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 29 smd rect (at -3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 159 "Net-(J2-Pad29)"))
    (pad 30 smd rect (at 3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 160 "Net-(J2-Pad30)"))
    (pad 27 smd rect (at -3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 161 "Net-(J2-Pad27)"))
    (pad 28 smd rect (at 3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 162 "Net-(J2-Pad28)"))
    (pad 25 smd rect (at -3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 26 smd rect (at 3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 23 smd rect (at -3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 163 "Net-(J2-Pad23)"))
    (pad 24 smd rect (at 3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 164 "Net-(J2-Pad24)"))
    (pad 21 smd rect (at -3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 165 "Net-(J2-Pad21)"))
    (pad 22 smd rect (at 3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 166 "Net-(J2-Pad22)"))
    (pad 19 smd rect (at -3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 20 smd rect (at 3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 17 smd rect (at -3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(J2-Pad17)"))
    (pad 18 smd rect (at 3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 168 "Net-(J2-Pad18)"))
    (pad 15 smd rect (at -3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 169 "Net-(J2-Pad15)"))
    (pad 16 smd rect (at 3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(J2-Pad16)"))
    (pad 13 smd rect (at -3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 14 smd rect (at 3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 11 smd rect (at -3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 223 /FPGA_DONE))
    (pad 12 smd rect (at 3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 224 "Net-(J2-Pad12)"))
    (pad 9 smd rect (at -3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 225 /MCU_RST_N))
    (pad 10 smd rect (at 3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 226 /FPGA_RST_N))
    (pad 7 smd rect (at -3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 8 smd rect (at 3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 5 smd rect (at -3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 227 /JTAG_TCK))
    (pad 6 smd rect (at 3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 228 /MCU_TDO))
    (pad 3 smd rect (at -3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 229 /FPGA_TDI))
    (pad 4 smd rect (at 3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 230 /JTAG_TMS))
    (pad 1 smd rect (at -3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad "" thru_hole circle (at -2.03 19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad "" thru_hole circle (at -2.03 -19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad 125 smd rect (at 0 -1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 128 smd rect (at 0 -18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 124 smd rect (at 0 1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 121 smd rect (at 0 18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 126 smd rect (at 0 -6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 123 smd rect (at 0 6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 122 smd rect (at 0 13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 127 smd rect (at 0 -13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 2 smd rect (at 3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (model /nfs4/home/azonenberg/kicad-libs/imported-models/Samtec-QTH-060-01-L-D-exported.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.3937))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:CONN_SAMTEC_QTH-060-01-L-D-A (layer F.Cu) (tedit 54A511A1) (tstamp 5B6E1475)
    (at 27.8 44.2)
    (path /5B6B7005/5B8A9FBF)
    (fp_text reference J1 (at -9.2 -0.7 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_INTEGRALSTICK_FPGA_DEVICE (at 0 -21) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 1 (at -4.3 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 2 (at 4.5 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 60 (at 4.7 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 59 (at -4.5 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 61 (at -4.5 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 62 (at 4.7 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 119 (at -4.7 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 120 (at 5 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 3 -2) (end 3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -2) (end -3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 20) (end -3 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 18) (end 1 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end -3 -20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end 3 -18) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -18) (end -3 -20) (layer F.SilkS) (width 0.15))
    (pad 120 smd rect (at 3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 125 /FPGA/IO_3V3_29))
    (pad 119 smd rect (at -3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 126 /FPGA/IO_3V3_28))
    (pad 118 smd rect (at 3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 117 smd rect (at -3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 116 smd rect (at 3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 127 /FPGA/IO_3V3_27))
    (pad 115 smd rect (at -3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 128 /FPGA/IO_3V3_26))
    (pad 114 smd rect (at 3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 129 /FPGA/IO_3V3_25))
    (pad 113 smd rect (at -3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 130 /FPGA/IO_3V3_24))
    (pad 112 smd rect (at 3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 111 smd rect (at -3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 110 smd rect (at 3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 131 /FPGA/IO_3V3_23))
    (pad 109 smd rect (at -3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 132 /FPGA/IO_3V3_22))
    (pad 108 smd rect (at 3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 133 /FPGA/IO_3V3_21))
    (pad 107 smd rect (at -3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 134 /FPGA/IO_3V3_20))
    (pad 106 smd rect (at 3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 105 smd rect (at -3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 104 smd rect (at 3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 135 /FPGA/IO_3V3_19))
    (pad 103 smd rect (at -3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 136 /FPGA/IO_3V3_18))
    (pad 102 smd rect (at 3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 137 /FPGA/IO_3V3_17))
    (pad 101 smd rect (at -3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 138 /FPGA/IO_3V3_16))
    (pad 100 smd rect (at 3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 99 smd rect (at -3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 98 smd rect (at 3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 139 /FPGA/IO_3V3_15))
    (pad 97 smd rect (at -3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 140 /FPGA/IO_3V3_14))
    (pad 96 smd rect (at 3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 141 /FPGA/IO_3V3_13))
    (pad 95 smd rect (at -3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 142 /FPGA/IO_3V3_12))
    (pad 94 smd rect (at 3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 93 smd rect (at -3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 92 smd rect (at 3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 143 /FPGA/IO_3V3_11))
    (pad 91 smd rect (at -3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 144 /FPGA/IO_3V3_10))
    (pad 90 smd rect (at 3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 145 /FPGA/IO_3V3_9))
    (pad 89 smd rect (at -3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 146 /FPGA/IO_3V3_8))
    (pad 88 smd rect (at 3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 87 smd rect (at -3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 86 smd rect (at 3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 147 /FPGA/IO_3V3_7))
    (pad 85 smd rect (at -3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 148 /FPGA/IO_3V3_6))
    (pad 84 smd rect (at 3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 149 /FPGA/IO_3V3_5))
    (pad 83 smd rect (at -3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 150 /FPGA/IO_3V3_4))
    (pad 82 smd rect (at 3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 81 smd rect (at -3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 80 smd rect (at 3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 220 /FPGA/IN_3V3_0_N))
    (pad 79 smd rect (at -3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 121 /FPGA/IO_3V3_3))
    (pad 78 smd rect (at 3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 221 /FPGA/IN_3V3_0_P))
    (pad 77 smd rect (at -3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 122 /FPGA/IO_3V3_2))
    (pad 76 smd rect (at 3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 75 smd rect (at -3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 74 smd rect (at 3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 123 /FPGA/IO_3V3_1))
    (pad 73 smd rect (at -3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 124 /FPGA/IO_3V3_0))
    (pad 72 smd rect (at 3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 151 /FPGA/CLK_3V3_1))
    (pad 71 smd rect (at -3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 152 /FPGA/CLK_3V3_0))
    (pad 70 smd rect (at 3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 69 smd rect (at -3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 68 smd rect (at 3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 100 /FPGA/GPIO_2V5_1))
    (pad 67 smd rect (at -3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 101 /FPGA/LVDS_DQ8_N))
    (pad 66 smd rect (at 3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 102 /FPGA/GPIO_2V5_0))
    (pad 65 smd rect (at -3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 103 /FPGA/LVDS_DQ8_P))
    (pad 64 smd rect (at 3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 63 smd rect (at -3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 62 smd rect (at 3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Power Supply/5V0"))
    (pad 61 smd rect (at -3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Power Supply/5V0"))
    (pad 59 smd rect (at -3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Power Supply/5V0"))
    (pad 60 smd rect (at 3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 120 "/Power Supply/5V0"))
    (pad 57 smd rect (at -3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 58 smd rect (at 3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 55 smd rect (at -3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 104 /FPGA/LVDS_DQ6_N))
    (pad 56 smd rect (at 3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 105 /FPGA/LVDS_DQ7_N))
    (pad 53 smd rect (at -3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 106 /FPGA/LVDS_DQ6_P))
    (pad 54 smd rect (at 3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 107 /FPGA/LVDS_DQ7_P))
    (pad 51 smd rect (at -3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 52 smd rect (at 3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 49 smd rect (at -3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 108 /FPGA/LVDS_DQ4_N))
    (pad 50 smd rect (at 3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 109 /FPGA/LVDS_DQ5_N))
    (pad 47 smd rect (at -3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 110 /FPGA/LVDS_DQ4_P))
    (pad 48 smd rect (at 3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 111 /FPGA/LVDS_DQ5_P))
    (pad 45 smd rect (at -3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 46 smd rect (at 3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 43 smd rect (at -3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 112 /FPGA/LVDS_DQ2_N))
    (pad 44 smd rect (at 3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 113 /FPGA/LVDS_DQ3_N))
    (pad 41 smd rect (at -3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 114 /FPGA/LVDS_DQ2_P))
    (pad 42 smd rect (at 3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 115 /FPGA/LVDS_DQ3_P))
    (pad 39 smd rect (at -3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 40 smd rect (at 3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 37 smd rect (at -3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 116 /FPGA/LVDS_DQ0_N))
    (pad 38 smd rect (at 3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 117 /FPGA/LVDS_DQ1_N))
    (pad 35 smd rect (at -3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 118 /FPGA/LVDS_DQ0_P))
    (pad 36 smd rect (at 3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 119 /FPGA/LVDS_DQ1_P))
    (pad 33 smd rect (at -3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 34 smd rect (at 3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad 31 smd rect (at -3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 32 smd rect (at 3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 29 smd rect (at -3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 153 /RAM/CLK_1V8_0))
    (pad 30 smd rect (at 3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 154 /RAM/CLK_1V8_1))
    (pad 27 smd rect (at -3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 82 /RAM/GPIO_1V8_16))
    (pad 28 smd rect (at 3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 83 /RAM/GPIO_1V8_17))
    (pad 25 smd rect (at -3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 26 smd rect (at 3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 23 smd rect (at -3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 84 /RAM/GPIO_1V8_14))
    (pad 24 smd rect (at 3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 85 /RAM/GPIO_1V8_15))
    (pad 21 smd rect (at -3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 86 /RAM/GPIO_1V8_12))
    (pad 22 smd rect (at 3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 87 /RAM/GPIO_1V8_13))
    (pad 19 smd rect (at -3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 20 smd rect (at 3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 17 smd rect (at -3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 88 /RAM/GPIO_1V8_10))
    (pad 18 smd rect (at 3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 89 /RAM/GPIO_1V8_11))
    (pad 15 smd rect (at -3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 90 /RAM/GPIO_1V8_8))
    (pad 16 smd rect (at 3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 91 /RAM/GPIO_1V8_9))
    (pad 13 smd rect (at -3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 14 smd rect (at 3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 11 smd rect (at -3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 92 /RAM/GPIO_1V8_6))
    (pad 12 smd rect (at 3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 93 /RAM/GPIO_1V8_7))
    (pad 9 smd rect (at -3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 94 /RAM/GPIO_1V8_4))
    (pad 10 smd rect (at 3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 95 /RAM/GPIO_1V8_5))
    (pad 7 smd rect (at -3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 8 smd rect (at 3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 5 smd rect (at -3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 96 /RAM/GPIO_1V8_2))
    (pad 6 smd rect (at 3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 97 /RAM/GPIO_1V8_3))
    (pad 3 smd rect (at -3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 98 /RAM/GPIO_1V8_0))
    (pad 4 smd rect (at 3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 99 /RAM/GPIO_1V8_1))
    (pad 1 smd rect (at -3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad "" thru_hole circle (at -2.03 19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad "" thru_hole circle (at -2.03 -19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad 125 smd rect (at 0 -1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 128 smd rect (at 0 -18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 124 smd rect (at 0 1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 121 smd rect (at 0 18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 126 smd rect (at 0 -6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 123 smd rect (at 0 6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 122 smd rect (at 0 13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 127 smd rect (at 0 -13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 2 smd rect (at 3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/imported-models/Samtec-QTH-060-01-L-D-exported.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.3937))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:QFN_38_0.5MM_5x7MM (layer F.Cu) (tedit 54AFBC03) (tstamp 5B6DF4F6)
    (at 41.5 36.5)
    (path /5B6B7005/5B82803D)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U7 (at 0.1 3.75) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value LTC3374-QFN (at 0.3 4.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 3.5 -2.5) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 -2) (end 3.5 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 2.5) (end 3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 2.5) (end 3.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 2.5) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 2) (end -3.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 -2.5) (end -3.5 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -2.5) (end -3.5 -2.5) (layer F.SilkS) (width 0.15))
    (pad 31 smd rect (at -2.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 357 "Net-(U7-Pad31)"))
    (pad 30 smd rect (at -2.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 358 "Net-(U7-Pad30)"))
    (pad 29 smd rect (at -1.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 359 "Net-(U7-Pad29)"))
    (pad 28 smd rect (at -1.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 360 "Net-(U7-Pad28)"))
    (pad 27 smd rect (at -0.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 361 "Net-(U7-Pad27)"))
    (pad 26 smd rect (at -0.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 362 "Net-(U7-Pad26)"))
    (pad 25 smd rect (at 0.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 363 "Net-(U7-Pad25)"))
    (pad 24 smd rect (at 0.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 364 "Net-(U7-Pad24)"))
    (pad 23 smd rect (at 1.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 365 "Net-(U7-Pad23)"))
    (pad 22 smd rect (at 1.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 366 "Net-(U7-Pad22)"))
    (pad 21 smd rect (at 2.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 367 "Net-(U7-Pad21)"))
    (pad 20 smd rect (at 2.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 368 "Net-(U7-Pad20)"))
    (pad 19 smd rect (at 3.4 -1.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 369 "Net-(U7-Pad19)"))
    (pad 18 smd rect (at 3.4 -1 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 370 "Net-(U7-Pad18)"))
    (pad 17 smd rect (at 3.4 -0.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 371 "Net-(U7-Pad17)"))
    (pad 16 smd rect (at 3.4 0 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 372 "Net-(U7-Pad16)"))
    (pad 15 smd rect (at 3.4 0.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 373 "Net-(U7-Pad15)"))
    (pad 14 smd rect (at 3.4 1 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 374 "Net-(U7-Pad14)"))
    (pad 13 smd rect (at 3.4 1.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 375 "Net-(U7-Pad13)"))
    (pad 12 smd rect (at 2.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 376 "Net-(U7-Pad12)"))
    (pad 11 smd rect (at 2.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 377 "Net-(U7-Pad11)"))
    (pad 10 smd rect (at 1.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 378 "Net-(U7-Pad10)"))
    (pad 9 smd rect (at 1.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 379 "Net-(U7-Pad9)"))
    (pad 8 smd rect (at 0.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 380 "Net-(U7-Pad8)"))
    (pad 7 smd rect (at 0.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 381 "Net-(U7-Pad7)"))
    (pad 6 smd rect (at -0.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 382 "Net-(U7-Pad6)"))
    (pad 5 smd rect (at -0.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 383 "Net-(U7-Pad5)"))
    (pad 4 smd rect (at -1.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 384 "Net-(U7-Pad4)"))
    (pad 3 smd rect (at -1.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 385 "Net-(U7-Pad3)"))
    (pad 2 smd rect (at -2.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 386 "Net-(U7-Pad2)"))
    (pad 1 smd rect (at -2.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 387 "Net-(U7-Pad1)"))
    (pad 38 smd rect (at -3.4 1.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 388 "Net-(U7-Pad38)"))
    (pad 37 smd rect (at -3.4 1 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 389 "Net-(U7-Pad37)"))
    (pad 36 smd rect (at -3.4 0.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 390 "Net-(U7-Pad36)"))
    (pad 35 smd rect (at -3.4 0 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 391 "Net-(U7-Pad35)"))
    (pad 34 smd rect (at -3.4 -0.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 392 "Net-(U7-Pad34)"))
    (pad 33 smd rect (at -3.4 -1 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 393 "Net-(U7-Pad33)"))
    (pad 32 smd rect (at -3.4 -1.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask)
      (net 394 "Net-(U7-Pad32)"))
    (pad PAD smd rect (at 0 0) (size 5.15 3.15) (layers F.Cu F.Mask)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -2 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 0 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 2 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 2 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 2 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 0 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -2 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -2 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 0 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 41 "Net-(U7-PadPAD)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/s-pvqfn-n40.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.1 0.8 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_1.27MM_6x5MM (layer F.Cu) (tedit 54AFB9A1) (tstamp 5B6D125F)
    (at 67.5 38)
    (path /5B6B7044/5B830EB3)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U6 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value S25FL064LABNFI011 (at 0 5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3 -3) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end 3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -2.5 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3) (end -3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 8 smd rect (at -1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 7 smd rect (at -0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 57 /MCU/QSPI_DQ3))
    (pad 6 smd rect (at 0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 328 /QSPI_CLK))
    (pad 5 smd rect (at 1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/QSPI_DQ0))
    (pad 1 smd rect (at -1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/QSPI_CS_N))
    (pad 2 smd rect (at -0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 60 /MCU/QSPI_DQ1))
    (pad 3 smd rect (at 0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 61 /MCU/QSPI_DQ2))
    (pad 4 smd rect (at 1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad PAD smd rect (at 0 0) (size 4 3.4) (layers F.Cu F.Mask))
    (pad PAD smd rect (at -1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_48_0.5MM_7x7MM (layer F.Cu) (tedit 54AFB938) (tstamp 5B6E09FF)
    (at 75.8 31.2 180)
    (path /5B6B700F/5B80E0B7)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U5 (at 0.4 4.75 180) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value KSZ9031RN (at 0.4 5.75 180) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -3 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3.75) (end 3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3) (end 3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3.75) (end -3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3) (end -3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 -3.75) (end 3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3.75) (end 3.75 -3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3.75) (end -3.75 -3.75) (layer F.SilkS) (width 0.15))
    (pad 48 smd rect (at -2.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 345 "Net-(R2-Pad2)"))
    (pad 47 smd rect (at -2.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 346 "Net-(U5-Pad47)"))
    (pad 46 smd rect (at -1.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 347 /Ethernet/ETH_CLK_25MHZ))
    (pad 45 smd rect (at -1.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 348 "Net-(U5-Pad45)"))
    (pad 44 smd rect (at -0.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 349 /Ethernet/A1V2_PLL))
    (pad 43 smd rect (at -0.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 350 "Net-(U5-Pad43)"))
    (pad 42 smd rect (at 0.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 42 /Ethernet/RGMII_RST_N))
    (pad 41 smd rect (at 0.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 351 "Net-(R5-Pad2)"))
    (pad 40 smd rect (at 1.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 39 smd rect (at 1.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 352 /1V2))
    (pad 38 smd rect (at 2.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 353 "Net-(U5-Pad38)"))
    (pad 37 smd rect (at 2.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 43 /Ethernet/RGMII_MDIO))
    (pad 24 smd rect (at 2.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 44 /Ethernet/RGMII_TX_CLK))
    (pad 23 smd rect (at 2.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 352 /1V2))
    (pad 22 smd rect (at 1.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /Ethernet/RGMII_TXD3))
    (pad 21 smd rect (at 1.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 46 /Ethernet/RGMII_TXD2))
    (pad 20 smd rect (at 0.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 47 /Ethernet/RGMII_TXD1))
    (pad 19 smd rect (at 0.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 48 /Ethernet/RGMII_TXD0))
    (pad 18 smd rect (at -0.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 352 /1V2))
    (pad 17 smd rect (at -0.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 342 /ETH_LED1_N))
    (pad 16 smd rect (at -1.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 15 smd rect (at -1.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 335 /ETH_LED2_N))
    (pad 14 smd rect (at -2.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 352 /1V2))
    (pad 13 smd rect (at -2.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 354 "Net-(U5-Pad13)"))
    (pad 1 smd rect (at -3.4 -2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 355 /Ethernet/A2V5))
    (pad 2 smd rect (at -3.4 -2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 33 /Ethernet/ETH_A_P))
    (pad 3 smd rect (at -3.4 -1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 34 /Ethernet/ETH_A_N))
    (pad 4 smd rect (at -3.4 -1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 356 /Ethernet/A1V2))
    (pad 5 smd rect (at -3.4 -0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 35 /Ethernet/ETH_B_P))
    (pad 6 smd rect (at -3.4 -0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 36 /Ethernet/ETH_B_N))
    (pad 7 smd rect (at -3.4 0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 37 /Ethernet/ETH_C_P))
    (pad 8 smd rect (at -3.4 0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 38 /Ethernet/ETH_C_N))
    (pad 9 smd rect (at -3.4 1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 356 /Ethernet/A1V2))
    (pad 10 smd rect (at -3.4 1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 39 /Ethernet/ETH_D_P))
    (pad 11 smd rect (at -3.4 2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 /Ethernet/ETH_D_N))
    (pad 12 smd rect (at -3.4 2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 355 /Ethernet/A2V5))
    (pad 36 smd rect (at 3.4 -2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 49 /Ethernet/RGMII_MDC))
    (pad 35 smd rect (at 3.4 -2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 50 /Ethernet/RGMII_RX_CLK))
    (pad 34 smd rect (at 3.4 -1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad 33 smd rect (at 3.4 -1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 51 /Ethernet/RGMII_RX_DV))
    (pad 32 smd rect (at 3.4 -0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 52 /Ethernet/RGMII_RXD0))
    (pad 31 smd rect (at 3.4 -0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 53 /Ethernet/RGMII_RXD1))
    (pad 30 smd rect (at 3.4 0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 352 /1V2))
    (pad 28 smd rect (at 3.4 1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 54 /Ethernet/RGMII_RXD2))
    (pad 29 smd rect (at 3.4 0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad 27 smd rect (at 3.4 1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 55 /Ethernet/RGMII_RXD3))
    (pad 26 smd rect (at 3.4 2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 352 /1V2))
    (pad 25 smd rect (at 3.4 2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 56 /Ethernet/RGMII_TX_EN))
    (pad PAD smd rect (at 0 0 180) (size 3 3) (layers F.Cu F.Mask)
      (net 222 /1V8))
    (pad PAD smd rect (at -1 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at 0 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at 1 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at 1 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at 0 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at -1 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at -1 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at 0 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (pad PAD smd rect (at 1 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 222 /1V8))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/lfcsp-48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:BGA_24_6x8_DEPOP1_1MM (layer F.Cu) (tedit 590FCF9D) (tstamp 5B6CFEF8)
    (at 50.150001 36.550001)
    (path /5B6B703A/5B80CFD7)
    (fp_text reference U4 (at 0 5.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value S27KS0641 (at 0 -6) (layer F.Fab)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3.5 -4.5) (end 3.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3 -4.5) (end 3.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 -4) (end -3 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 4.5) (end -3.5 -4) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.5 4.5) (end -3.5 4.5) (layer F.SilkS) (width 0.1))
    (pad E5 smd circle (at 2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad E4 smd circle (at 1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad E3 smd circle (at 0 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 25 /RAM/RAM1_DQ5))
    (pad E2 smd circle (at -1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 21 /RAM/RAM1_DQ6))
    (pad E1 smd circle (at -2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 22 /RAM/RAM1_DQ7))
    (pad D5 smd circle (at 2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 20 /RAM/RAM1_DQ4))
    (pad D4 smd circle (at 1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 31 /RAM/RAM1_DQ3))
    (pad D3 smd circle (at 0 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 3 /RAM/RAM1_DQ0))
    (pad D2 smd circle (at -1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 14 /RAM/RAM1_DQ1))
    (pad D1 smd circle (at -2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad C5 smd circle (at 2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 32 /RAM/RAM1_PSC_N))
    (pad C4 smd circle (at 1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 8 /RAM/RAM1_DQ2))
    (pad C3 smd circle (at 0 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 9 /RAM/RAM1_DQS))
    (pad C2 smd circle (at -1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C1 smd circle (at -2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad B5 smd circle (at 2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 27 /RAM/RAM1_PSC_P))
    (pad B4 smd circle (at 1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad B3 smd circle (at 0 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad B2 smd circle (at -1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 29 /RAM/RAM1_CK_P))
    (pad B1 smd circle (at -2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 26 /RAM/RAM1_CK_N))
    (pad A5 smd circle (at 2 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A4 smd circle (at 1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 30 /RAM/RAM1_RST_N))
    (pad A3 smd circle (at 0 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 17 /RAM/RAM1_CS_N))
    (pad A2 smd circle (at -1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (model :WALTER:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_24_6x8_DEPOP1_1MM (layer F.Cu) (tedit 590FCF9D) (tstamp 5B6CFED7)
    (at 58.5 36.550001)
    (path /5B6B703A/5B804D11)
    (fp_text reference U3 (at 0 5.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value S27KS0641 (at 0 -6) (layer F.Fab)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3.5 4.5) (end -3.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 4.5) (end -3.5 -4) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 -4) (end -3 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3 -4.5) (end 3.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.5 -4.5) (end 3.5 4.5) (layer F.SilkS) (width 0.1))
    (pad A2 smd circle (at -1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A3 smd circle (at 0 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 19 /RAM/RAM0_CS_N))
    (pad A4 smd circle (at 1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 18 /RAM/RAM0_RST_N))
    (pad A5 smd circle (at 2 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B1 smd circle (at -2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 23 /RAM/RAM0_CK_N))
    (pad B2 smd circle (at -1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 24 /RAM/RAM0_CK_P))
    (pad B3 smd circle (at 0 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad B4 smd circle (at 1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad B5 smd circle (at 2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 16 /RAM/RAM0_PSC_P))
    (pad C1 smd circle (at -2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad C2 smd circle (at -1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C3 smd circle (at 0 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 28 /RAM/RAM0_DQS))
    (pad C4 smd circle (at 1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 12 /RAM/RAM0_DQ2))
    (pad C5 smd circle (at 2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 15 /RAM/RAM0_PSC_N))
    (pad D1 smd circle (at -2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad D2 smd circle (at -1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 7 /RAM/RAM0_DQ1))
    (pad D3 smd circle (at 0 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 13 /RAM/RAM0_DQ0))
    (pad D4 smd circle (at 1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 11 /RAM/RAM0_DQ3))
    (pad D5 smd circle (at 2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 6 /RAM/RAM0_DQ4))
    (pad E1 smd circle (at -2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM/RAM0_DQ7))
    (pad E2 smd circle (at -1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 10 /RAM/RAM0_DQ6))
    (pad E3 smd circle (at 0 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 5 /RAM/RAM0_DQ5))
    (pad E4 smd circle (at 1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad E5 smd circle (at 2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (model :WALTER:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_216_13x13_DEPOP3x3_0.8MM (layer F.Cu) (tedit 5B6A1513) (tstamp 5B6CEEC3)
    (at 78.4 43.8 270)
    (path /5B6B7005/5B6DDE7E)
    (fp_text reference U1 (at 0 8.5 270) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value STM32F777NIH6 (at 0 7.5 270) (layer F.Fab)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -5.6 -6.4) (end -6.4 -5.6) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 -5.6) (end -6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 6.4) (end 6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.4 6.4) (end 6.4 -6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.4 -6.4) (end -5.6 -6.4) (layer F.SilkS) (width 0.15))
    (pad A1 smd circle (at -5.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(J2-Pad77)"))
    (pad B1 smd circle (at -5.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 203 "Net-(J2-Pad78)"))
    (pad C1 smd circle (at -5.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad D1 smd circle (at -5.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 172 "Net-(J2-Pad46)"))
    (pad E1 smd circle (at -5.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 231 /MCU/CLK_32KHZ))
    (pad F1 smd circle (at -5.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 232 "Net-(U1-PadF1)"))
    (pad G1 smd circle (at -5.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 233 /MCU/MCU_CLK_25MHZ))
    (pad H1 smd circle (at -5.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 234 "Net-(U1-PadH1)"))
    (pad J1 smd circle (at -5.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 225 /MCU_RST_N))
    (pad K1 smd circle (at -5.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 211 "Net-(J2-Pad106)"))
    (pad L1 smd circle (at -5.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 235 "Net-(U1-PadL1)"))
    (pad M1 smd circle (at -5.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad N1 smd circle (at -5.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad P1 smd circle (at -5.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad R1 smd circle (at -5.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad A2 smd circle (at -4.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 205 "Net-(J2-Pad76)"))
    (pad B2 smd circle (at -4.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(J2-Pad81)"))
    (pad C2 smd circle (at -4.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 236 "Net-(U1-PadC2)"))
    (pad D2 smd circle (at -4.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 218 "Net-(J2-Pad95)"))
    (pad E2 smd circle (at -4.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 217 "Net-(J2-Pad96)"))
    (pad F2 smd circle (at -4.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G2 smd circle (at -4.8 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 "Net-(J2-Pad99)"))
    (pad H2 smd circle (at -4.8 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 215 "Net-(J2-Pad100)"))
    (pad J2 smd circle (at -4.8 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(J2-Pad101)"))
    (pad K2 smd circle (at -4.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 212 "Net-(J2-Pad105)"))
    (pad L2 smd circle (at -4.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 209 "Net-(J2-Pad108)"))
    (pad M2 smd circle (at -4.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(J2-Pad39)"))
    (pad N2 smd circle (at -4.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 65 /MCU/RMII_REFCLK))
    (pad P2 smd circle (at -4.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 67 /MCU/RMII_MDIO))
    (pad R2 smd circle (at -4.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(J2-Pad16)"))
    (pad A3 smd circle (at -4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 206 "Net-(J2-Pad75)"))
    (pad B3 smd circle (at -4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 237 "Net-(U1-PadB3)"))
    (pad C3 smd circle (at -4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 238 "Net-(U1-PadC3)"))
    (pad D3 smd circle (at -4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 239 "Net-(U1-PadD3)"))
    (pad E3 smd circle (at -4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 240 "Net-(U1-PadE3)"))
    (pad F3 smd circle (at -4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 241 "Net-(U1-PadF3)"))
    (pad G3 smd circle (at -4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 242 "Net-(U1-PadG3)"))
    (pad H3 smd circle (at -4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 243 "Net-(U1-PadH3)"))
    (pad J3 smd circle (at -4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 244 "Net-(U1-PadJ3)"))
    (pad K3 smd circle (at -4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(J2-Pad102)"))
    (pad L3 smd circle (at -4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 210 "Net-(J2-Pad107)"))
    (pad M3 smd circle (at -4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 68 /MCU/RMII_MDC))
    (pad N3 smd circle (at -4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 169 "Net-(J2-Pad15)"))
    (pad P3 smd circle (at -4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 62 /MCU/DCMI_PIXCLK))
    (pad R3 smd circle (at -4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 69 /MCU/RMII_CRS_DV))
    (pad A4 smd circle (at -3.2 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 245 "Net-(U1-PadA4)"))
    (pad B4 smd circle (at -3.2 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 76 /MCU/DCMI_D7))
    (pad C4 smd circle (at -3.2 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 246 "Net-(U1-PadC4)"))
    (pad D4 smd circle (at -3.2 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 247 "Net-(U1-PadD4)"))
    (pad E4 smd circle (at -3.2 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 248 "Net-(U1-PadE4)"))
    (pad F4 smd circle (at -3.2 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad G4 smd circle (at -3.2 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 249 "Net-(U1-PadG4)"))
    (pad H4 smd circle (at -3.2 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 250 "Net-(U1-PadH4)"))
    (pad J4 smd circle (at -3.2 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 251 "Net-(U1-PadJ4)"))
    (pad K4 smd circle (at -3.2 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 252 "Net-(U1-PadK4)"))
    (pad L4 smd circle (at -3.2 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(J2-Pad41)"))
    (pad M4 smd circle (at -3.2 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 176 "Net-(J2-Pad40)"))
    (pad N4 smd circle (at -3.2 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 64 /MCU/DCMI_HSYNC))
    (pad P4 smd circle (at -3.2 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 167 "Net-(J2-Pad17)"))
    (pad R4 smd circle (at -3.2 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 162 "Net-(J2-Pad28)"))
    (pad A5 smd circle (at -2.4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 207 "Net-(J2-Pad72)"))
    (pad B5 smd circle (at -2.4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 63 /MCU/DCMI_VSYNC))
    (pad C5 smd circle (at -2.4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 253 "Net-(U1-PadC5)"))
    (pad D5 smd circle (at -2.4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 254 "Net-(U1-PadD5)"))
    (pad E5 smd circle (at -2.4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad F5 smd circle (at -2.4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad G5 smd circle (at -2.4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad H5 smd circle (at -2.4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad J5 smd circle (at -2.4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad K5 smd circle (at -2.4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad L5 smd circle (at -2.4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad M5 smd circle (at -2.4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 159 "Net-(J2-Pad29)"))
    (pad N5 smd circle (at -2.4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 72 /MCU/RMII_RXD0))
    (pad P5 smd circle (at -2.4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 71 /MCU/RMII_RXD1))
    (pad R5 smd circle (at -2.4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 161 "Net-(J2-Pad27)"))
    (pad A6 smd circle (at -1.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 208 "Net-(J2-Pad71)"))
    (pad B6 smd circle (at -1.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 79 /MCU/DCMI_D5))
    (pad C6 smd circle (at -1.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 255 "Net-(U1-PadC6)"))
    (pad D6 smd circle (at -1.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 256 "Net-(U1-PadD6)"))
    (pad E6 smd circle (at -1.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad F6 smd circle (at -1.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G6 smd circle (at -1.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad H6 smd circle (at -1.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J6 smd circle (at -1.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad K6 smd circle (at -1.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L6 smd circle (at -1.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad M6 smd circle (at -1.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 257 "Net-(U1-PadM6)"))
    (pad N6 smd circle (at -1.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 258 "Net-(U1-PadN6)"))
    (pad P6 smd circle (at -1.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 259 "Net-(U1-PadP6)"))
    (pad R6 smd circle (at -1.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 260 "Net-(U1-PadR6)"))
    (pad A7 smd circle (at -0.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 78 /MCU/DCMI_D6))
    (pad B7 smd circle (at -0.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 261 "Net-(U1-PadB7)"))
    (pad C7 smd circle (at -0.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 262 "Net-(U1-PadC7)"))
    (pad D7 smd circle (at -0.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 263 "Net-(U1-PadD7)"))
    (pad E7 smd circle (at -0.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad F7 smd circle (at -0.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad K7 smd circle (at -0.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L7 smd circle (at -0.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad M7 smd circle (at -0.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 264 "Net-(U1-PadM7)"))
    (pad N7 smd circle (at -0.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 265 "Net-(U1-PadN7)"))
    (pad P7 smd circle (at -0.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 266 "Net-(U1-PadP7)"))
    (pad R7 smd circle (at -0.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 267 "Net-(U1-PadR7)"))
    (pad A8 smd circle (at 0 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 157 "Net-(J2-Pad33)"))
    (pad B8 smd circle (at 0 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 268 "Net-(U1-PadB8)"))
    (pad C8 smd circle (at 0 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 269 "Net-(U1-PadC8)"))
    (pad D8 smd circle (at 0 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 270 "Net-(U1-PadD8)"))
    (pad E8 smd circle (at 0 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad F8 smd circle (at 0 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad K8 smd circle (at 0 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L8 smd circle (at 0 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad M8 smd circle (at 0 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 271 "Net-(U1-PadM8)"))
    (pad N8 smd circle (at 0 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 272 "Net-(U1-PadN8)"))
    (pad P8 smd circle (at 0 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 273 "Net-(U1-PadP8)"))
    (pad R8 smd circle (at 0 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(J2-Pad82)"))
    (pad A9 smd circle (at 0.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 160 "Net-(J2-Pad30)"))
    (pad B9 smd circle (at 0.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 274 "Net-(U1-PadB9)"))
    (pad C9 smd circle (at 0.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 275 "Net-(U1-PadC9)"))
    (pad D9 smd circle (at 0.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 276 "Net-(U1-PadD9)"))
    (pad E9 smd circle (at 0.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad F9 smd circle (at 0.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad K9 smd circle (at 0.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L9 smd circle (at 0.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad M9 smd circle (at 0.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 277 "Net-(U1-PadM9)"))
    (pad N9 smd circle (at 0.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(J2-Pad83)"))
    (pad P9 smd circle (at 0.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 199 "Net-(J2-Pad84)"))
    (pad R9 smd circle (at 0.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(J2-Pad87)"))
    (pad A10 smd circle (at 1.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 228 /MCU_TDO))
    (pad B10 smd circle (at 1.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 278 "Net-(U1-PadB10)"))
    (pad C10 smd circle (at 1.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 188 "Net-(J2-Pad54)"))
    (pad D10 smd circle (at 1.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 279 "Net-(U1-PadD10)"))
    (pad E10 smd circle (at 1.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad F10 smd circle (at 1.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G10 smd circle (at 1.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad H10 smd circle (at 1.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J10 smd circle (at 1.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad K10 smd circle (at 1.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L10 smd circle (at 1.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad M10 smd circle (at 1.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 180 "Net-(J2-Pad65)"))
    (pad N10 smd circle (at 1.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(J2-Pad64)"))
    (pad P10 smd circle (at 1.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 197 "Net-(J2-Pad88)"))
    (pad R10 smd circle (at 1.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 196 "Net-(J2-Pad89)"))
    (pad A11 smd circle (at 2.4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 186 "Net-(J2-Pad58)"))
    (pad B11 smd circle (at 2.4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(J2-Pad57)"))
    (pad C11 smd circle (at 2.4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(J2-Pad52)"))
    (pad D11 smd circle (at 2.4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(J2-Pad53)"))
    (pad E11 smd circle (at 2.4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 280 "Net-(C2-Pad1)"))
    (pad F11 smd circle (at 2.4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad G11 smd circle (at 2.4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad H11 smd circle (at 2.4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad J11 smd circle (at 2.4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad K11 smd circle (at 2.4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad L11 smd circle (at 2.4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 281 "Net-(C1-Pad2)"))
    (pad M11 smd circle (at 2.4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(J2-Pad66)"))
    (pad N11 smd circle (at 2.4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 282 "Net-(U1-PadN11)"))
    (pad P11 smd circle (at 2.4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 194 "Net-(J2-Pad93)"))
    (pad R11 smd circle (at 2.4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(J2-Pad94)"))
    (pad A12 smd circle (at 3.2 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(J2-Pad45)"))
    (pad B12 smd circle (at 3.2 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(J2-Pad47)"))
    (pad C12 smd circle (at 3.2 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(J2-Pad48)"))
    (pad D12 smd circle (at 3.2 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 189 "Net-(J2-Pad51)"))
    (pad E12 smd circle (at 3.2 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 283 "Net-(U1-PadE12)"))
    (pad F12 smd circle (at 3.2 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 284 "Net-(U1-PadF12)"))
    (pad G12 smd circle (at 3.2 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 285 "Net-(U1-PadG12)"))
    (pad H12 smd circle (at 3.2 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 286 "Net-(U1-PadH12)"))
    (pad J12 smd circle (at 3.2 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 287 "Net-(U1-PadJ12)"))
    (pad K12 smd circle (at 3.2 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 288 "Net-(U1-PadK12)"))
    (pad L12 smd circle (at 3.2 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 178 "Net-(J2-Pad69)"))
    (pad M12 smd circle (at 3.2 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 289 "Net-(U1-PadM12)"))
    (pad N12 smd circle (at 3.2 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 290 "Net-(U1-PadN12)"))
    (pad P12 smd circle (at 3.2 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 158 "Net-(J2-Pad34)"))
    (pad R12 smd circle (at 3.2 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 195 "Net-(J2-Pad90)"))
    (pad A13 smd circle (at 4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 291 /FPGA_TDO))
    (pad B13 smd circle (at 4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 80 /MCU/DCMI_D4))
    (pad C13 smd circle (at 4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 292 "Net-(U1-PadC13)"))
    (pad D13 smd circle (at 4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 293 "Net-(U1-PadD13)"))
    (pad E13 smd circle (at 4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 294 "Net-(U1-PadE13)"))
    (pad F13 smd circle (at 4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 295 "Net-(U1-PadF13)"))
    (pad G13 smd circle (at 4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 296 "Net-(U1-PadG13)"))
    (pad H13 smd circle (at 4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 297 "Net-(U1-PadH13)"))
    (pad J13 smd circle (at 4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 298 "Net-(U1-PadJ13)"))
    (pad K13 smd circle (at 4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(J2-Pad70)"))
    (pad L13 smd circle (at 4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 66 /MCU/RMII_TXD0))
    (pad M13 smd circle (at 4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 299 "Net-(U1-PadM13)"))
    (pad N13 smd circle (at 4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 300 "Net-(U1-PadN13)"))
    (pad P13 smd circle (at 4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 301 "Net-(U1-PadP13)"))
    (pad R13 smd circle (at 4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 73 /MCU/RMII_TX_EN))
    (pad A14 smd circle (at 4.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 227 /JTAG_TCK))
    (pad B14 smd circle (at 4.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 174 "Net-(J2-Pad42)"))
    (pad C14 smd circle (at 4.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 302 "Net-(U1-PadC14)"))
    (pad D14 smd circle (at 4.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 303 "Net-(U1-PadD14)"))
    (pad E14 smd circle (at 4.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 304 "Net-(U1-PadE14)"))
    (pad F14 smd circle (at 4.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 81 /MCU/DCMI_D3))
    (pad G14 smd circle (at 4.8 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 74 /MCU/DCMI_D2))
    (pad H14 smd circle (at 4.8 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 305 "Net-(U1-PadH14)"))
    (pad J14 smd circle (at 4.8 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 306 "Net-(U1-PadJ14)"))
    (pad K14 smd circle (at 4.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 70 /MCU/RMII_TXD1))
    (pad L14 smd circle (at 4.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 184 "Net-(J2-Pad60)"))
    (pad M14 smd circle (at 4.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 307 "Net-(U1-PadM14)"))
    (pad N14 smd circle (at 4.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 308 "Net-(U1-PadN14)"))
    (pad P14 smd circle (at 4.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 309 "Net-(U1-PadP14)"))
    (pad R14 smd circle (at 4.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 155 "Net-(J2-Pad35)"))
    (pad A15 smd circle (at 5.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 230 /JTAG_TMS))
    (pad B15 smd circle (at 5.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 164 "Net-(J2-Pad24)"))
    (pad C15 smd circle (at 5.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 163 "Net-(J2-Pad23)"))
    (pad D15 smd circle (at 5.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 166 "Net-(J2-Pad22)"))
    (pad E15 smd circle (at 5.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 165 "Net-(J2-Pad21)"))
    (pad F15 smd circle (at 5.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 168 "Net-(J2-Pad18)"))
    (pad G15 smd circle (at 5.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 75 /MCU/DCMI_D1))
    (pad H15 smd circle (at 5.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 77 /MCU/DCMI_D0))
    (pad J15 smd circle (at 5.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 310 "Net-(U1-PadJ15)"))
    (pad K15 smd circle (at 5.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 182 "Net-(J2-Pad63)"))
    (pad L15 smd circle (at 5.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(J2-Pad59)"))
    (pad M15 smd circle (at 5.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 311 "Net-(U1-PadM15)"))
    (pad N15 smd circle (at 5.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 312 "Net-(U1-PadN15)"))
    (pad P15 smd circle (at 5.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 313 "Net-(U1-PadP15)"))
    (pad R15 smd circle (at 5.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 156 "Net-(J2-Pad36)"))
  )

  (module azonenberg_pcb:BGA_256_17x17_FULLARRAY_1MM (layer F.Cu) (tedit 573EB821) (tstamp 5B6CEDE2)
    (at 55.575001 52.075001)
    (path /5B6B7005/5B6B763A)
    (fp_text reference U2 (at -7 -10) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value XC7A50T-1FTG256C (at 0 10) (layer F.Fab) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -8 -9) (end -9 -8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -8 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end -9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 9) (end 9 9) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 9) (layer F.SilkS) (width 0.15))
    (pad A1 smd circle (at -7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad A2 smd circle (at -6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 /RAM/RAM1_DQ0))
    (pad A3 smd circle (at -5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 /RAM/RAM0_DQ7))
    (pad A4 smd circle (at -4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 /RAM/RAM0_DQ5))
    (pad A5 smd circle (at -3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 6 /RAM/RAM0_DQ4))
    (pad A6 smd circle (at -2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad A7 smd circle (at -1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 7 /RAM/RAM0_DQ1))
    (pad A8 smd circle (at -0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 121 /FPGA/IO_3V3_3))
    (pad A9 smd circle (at 0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 150 /FPGA/IO_3V3_4))
    (pad A10 smd circle (at 1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 148 /FPGA/IO_3V3_6))
    (pad A11 smd circle (at 2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad A12 smd circle (at 3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 144 /FPGA/IO_3V3_10))
    (pad A13 smd circle (at 4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 141 /FPGA/IO_3V3_13))
    (pad A14 smd circle (at 5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 140 /FPGA/IO_3V3_14))
    (pad A15 smd circle (at 6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 136 /FPGA/IO_3V3_18))
    (pad A16 smd circle (at 7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad B1 smd circle (at -7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 8 /RAM/RAM1_DQ2))
    (pad B2 smd circle (at -6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 9 /RAM/RAM1_DQS))
    (pad B3 smd circle (at -5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad B4 smd circle (at -4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 10 /RAM/RAM0_DQ6))
    (pad B5 smd circle (at -3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /RAM/RAM0_DQ3))
    (pad B6 smd circle (at -2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 12 /RAM/RAM0_DQ2))
    (pad B7 smd circle (at -1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 13 /RAM/RAM0_DQ0))
    (pad B8 smd circle (at -0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad B9 smd circle (at 0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 149 /FPGA/IO_3V3_5))
    (pad B10 smd circle (at 1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 147 /FPGA/IO_3V3_7))
    (pad B11 smd circle (at 2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 146 /FPGA/IO_3V3_8))
    (pad B12 smd circle (at 3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 145 /FPGA/IO_3V3_9))
    (pad B13 smd circle (at 4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad B14 smd circle (at 5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 138 /FPGA/IO_3V3_16))
    (pad B15 smd circle (at 6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 137 /FPGA/IO_3V3_17))
    (pad B16 smd circle (at 7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 134 /FPGA/IO_3V3_20))
    (pad C1 smd circle (at -7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 14 /RAM/RAM1_DQ1))
    (pad C2 smd circle (at -6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 15 /RAM/RAM0_PSC_N))
    (pad C3 smd circle (at -5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 16 /RAM/RAM0_PSC_P))
    (pad C4 smd circle (at -4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 22 /RAM/RAM1_DQ7))
    (pad C5 smd circle (at -3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad C6 smd circle (at -2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 18 /RAM/RAM0_RST_N))
    (pad C7 smd circle (at -1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /RAM/RAM0_CS_N))
    (pad C8 smd circle (at -0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 123 /FPGA/IO_3V3_1))
    (pad C9 smd circle (at 0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 122 /FPGA/IO_3V3_2))
    (pad C10 smd circle (at 1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad C11 smd circle (at 2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 133 /FPGA/IO_3V3_21))
    (pad C12 smd circle (at 3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 132 /FPGA/IO_3V3_22))
    (pad C13 smd circle (at 4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 131 /FPGA/IO_3V3_23))
    (pad C14 smd circle (at 5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 139 /FPGA/IO_3V3_15))
    (pad C15 smd circle (at 6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad C16 smd circle (at 7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 135 /FPGA/IO_3V3_19))
    (pad D1 smd circle (at -7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 20 /RAM/RAM1_DQ4))
    (pad D2 smd circle (at -6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad D3 smd circle (at -5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 21 /RAM/RAM1_DQ6))
    (pad D4 smd circle (at -4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 154 /RAM/CLK_1V8_1))
    (pad D5 smd circle (at -3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 23 /RAM/RAM0_CK_N))
    (pad D6 smd circle (at -2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 24 /RAM/RAM0_CK_P))
    (pad D7 smd circle (at -1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad D8 smd circle (at -0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 143 /FPGA/IO_3V3_11))
    (pad D9 smd circle (at 0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 142 /FPGA/IO_3V3_12))
    (pad D10 smd circle (at 1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 124 /FPGA/IO_3V3_0))
    (pad D11 smd circle (at 2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 128 /FPGA/IO_3V3_26))
    (pad D12 smd circle (at 3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad D13 smd circle (at 4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 152 /FPGA/CLK_3V3_0))
    (pad D14 smd circle (at 5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 127 /FPGA/IO_3V3_27))
    (pad D15 smd circle (at 6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 126 /FPGA/IO_3V3_28))
    (pad D16 smd circle (at 7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 220 /FPGA/IN_3V3_0_N))
    (pad E13 smd circle (at 4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 130 /FPGA/IO_3V3_24))
    (pad E12 smd circle (at 3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 151 /FPGA/CLK_3V3_1))
    (pad F12 smd circle (at 3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 125 /FPGA/IO_3V3_29))
    (pad G12 smd circle (at 3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 314 "Net-(U2-PadG12)"))
    (pad E14 smd circle (at 5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad E16 smd circle (at 7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 221 /FPGA/IN_3V3_0_P))
    (pad E15 smd circle (at 6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 315 "Net-(U2-PadE15)"))
    (pad F15 smd circle (at 6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 316 "Net-(U2-PadF15)"))
    (pad E10 smd circle (at 1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad E11 smd circle (at 2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 129 /FPGA/IO_3V3_25))
    (pad F11 smd circle (at 2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad H11 smd circle (at 2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 317 "Net-(U2-PadH11)"))
    (pad F10 smd circle (at 1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G11 smd circle (at 2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 318 "Net-(U2-PadG11)"))
    (pad G10 smd circle (at 1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad H10 smd circle (at 1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 223 /FPGA_DONE))
    (pad F14 smd circle (at 5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 319 "Net-(U2-PadF14)"))
    (pad H14 smd circle (at 5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 320 /FPGA/I2C_SCL))
    (pad G14 smd circle (at 5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 321 "Net-(U2-PadG14)"))
    (pad F13 smd circle (at 4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 322 "Net-(U2-PadF13)"))
    (pad G13 smd circle (at 4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad H13 smd circle (at 4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 323 "Net-(U2-PadH13)"))
    (pad H12 smd circle (at 3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 324 "Net-(U2-PadH12)"))
    (pad F16 smd circle (at 7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G16 smd circle (at 7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 325 "Net-(U2-PadG16)"))
    (pad H15 smd circle (at 6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad G15 smd circle (at 6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 326 /FPGA/I2C_SDA))
    (pad H16 smd circle (at 7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 327 "Net-(U2-PadH16)"))
    (pad F9 smd circle (at 0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad E8 smd circle (at -0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 328 /QSPI_CLK))
    (pad E9 smd circle (at 0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad F8 smd circle (at -0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad F7 smd circle (at -1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad E7 smd circle (at -1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 329 /FPGA/3V3))
    (pad E3 smd circle (at -5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 25 /RAM/RAM1_DQ5))
    (pad F4 smd circle (at -4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 29 /RAM/RAM1_CK_P))
    (pad E4 smd circle (at -4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad F3 smd circle (at -5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 26 /RAM/RAM1_CK_N))
    (pad G6 smd circle (at -2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad E6 smd circle (at -2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 28 /RAM/RAM0_DQS))
    (pad E5 smd circle (at -3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 17 /RAM/RAM1_CS_N))
    (pad F5 smd circle (at -3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 153 /RAM/CLK_1V8_0))
    (pad F6 smd circle (at -2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G5 smd circle (at -3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 30 /RAM/RAM1_RST_N))
    (pad H5 smd circle (at -3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 97 /RAM/GPIO_1V8_3))
    (pad H6 smd circle (at -2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad E2 smd circle (at -6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 31 /RAM/RAM1_DQ3))
    (pad E1 smd circle (at -7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 32 /RAM/RAM1_PSC_N))
    (pad F2 smd circle (at -6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 27 /RAM/RAM1_PSC_P))
    (pad G2 smd circle (at -6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 99 /RAM/GPIO_1V8_1))
    (pad F1 smd circle (at -7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad H1 smd circle (at -7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 90 /RAM/GPIO_1V8_8))
    (pad G1 smd circle (at -7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 96 /RAM/GPIO_1V8_2))
    (pad H2 smd circle (at -6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 93 /RAM/GPIO_1V8_7))
    (pad H7 smd circle (at -1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 330 /FPGA/GND))
    (pad G8 smd circle (at -0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G9 smd circle (at 0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad G7 smd circle (at -1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad H8 smd circle (at -0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 331 "Net-(U2-PadH8)"))
    (pad H9 smd circle (at 0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad G4 smd circle (at -4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 98 /RAM/GPIO_1V8_0))
    (pad H4 smd circle (at -4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 94 /RAM/GPIO_1V8_4))
    (pad G3 smd circle (at -5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad H3 smd circle (at -5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 88 /RAM/GPIO_1V8_10))
    (pad R16 smd circle (at 7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 62 /MCU/DCMI_PIXCLK))
    (pad T15 smd circle (at 6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 53 /Ethernet/RGMII_RXD1))
    (pad R15 smd circle (at 6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 63 /MCU/DCMI_VSYNC))
    (pad P16 smd circle (at 7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 64 /MCU/DCMI_HSYNC))
    (pad R14 smd circle (at 5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad P15 smd circle (at 6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 65 /MCU/RMII_REFCLK))
    (pad P14 smd circle (at 5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 51 /Ethernet/RGMII_RX_DV))
    (pad T16 smd circle (at 7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J14 smd circle (at 5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 60 /MCU/QSPI_DQ1))
    (pad K16 smd circle (at 7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 57 /MCU/QSPI_DQ3))
    (pad L14 smd circle (at 5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 66 /MCU/RMII_TXD0))
    (pad K14 smd circle (at 5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad K15 smd circle (at 6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 61 /MCU/QSPI_DQ2))
    (pad J16 smd circle (at 7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 332 "Net-(U2-PadJ16)"))
    (pad J15 smd circle (at 6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 333 "Net-(U2-PadJ15)"))
    (pad R13 smd circle (at 4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 334 "Net-(U2-PadR13)"))
    (pad R12 smd circle (at 3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 335 /ETH_LED2_N))
    (pad T13 smd circle (at 4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 336 "Net-(U2-PadT13)"))
    (pad P13 smd circle (at 4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 55 /Ethernet/RGMII_RXD3))
    (pad T14 smd circle (at 5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 52 /Ethernet/RGMII_RXD0))
    (pad T12 smd circle (at 3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 337 "Net-(U2-PadT12)"))
    (pad P12 smd circle (at 3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J13 smd circle (at 4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 58 /MCU/QSPI_DQ0))
    (pad K12 smd circle (at 3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 338 "Net-(U2-PadK12)"))
    (pad L13 smd circle (at 4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 67 /MCU/RMII_MDIO))
    (pad K13 smd circle (at 4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 68 /MCU/RMII_MDC))
    (pad L12 smd circle (at 3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 59 /MCU/QSPI_CS_N))
    (pad J12 smd circle (at 3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad M12 smd circle (at 3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 69 /MCU/RMII_CRS_DV))
    (pad M13 smd circle (at 4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad N12 smd circle (at 3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 49 /Ethernet/RGMII_MDC))
    (pad M14 smd circle (at 5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 70 /MCU/RMII_TXD1))
    (pad N14 smd circle (at 5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 50 /Ethernet/RGMII_RX_CLK))
    (pad N13 smd circle (at 4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 54 /Ethernet/RGMII_RXD2))
    (pad N16 smd circle (at 7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 71 /MCU/RMII_RXD1))
    (pad M16 smd circle (at 7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 72 /MCU/RMII_RXD0))
    (pad M15 smd circle (at 6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 73 /MCU/RMII_TX_EN))
    (pad N15 smd circle (at 6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L15 smd circle (at 6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad L16 smd circle (at 7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad K10 smd circle (at 1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 339 /FPGA/FPGA_INIT))
    (pad K11 smd circle (at 2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J9 smd circle (at 0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L11 smd circle (at 2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad K9 smd circle (at 0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad L10 smd circle (at 1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J10 smd circle (at 1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J11 smd circle (at 2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L7 smd circle (at -1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 227 /JTAG_TCK))
    (pad M7 smd circle (at -1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 230 /JTAG_TMS))
    (pad M8 smd circle (at -0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L8 smd circle (at -0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad N9 smd circle (at 0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 340 "Net-(U2-PadN9)"))
    (pad M9 smd circle (at 0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 329 /FPGA/3V3))
    (pad L9 smd circle (at 0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 226 /FPGA_RST_N))
    (pad T11 smd circle (at 2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad M11 smd circle (at 2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 330 /FPGA/GND))
    (pad N10 smd circle (at 1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad N11 smd circle (at 2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 43 /Ethernet/RGMII_MDIO))
    (pad R11 smd circle (at 2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 341 "Net-(U2-PadR11)"))
    (pad P11 smd circle (at 2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 342 /ETH_LED1_N))
    (pad M10 smd circle (at 1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 330 /FPGA/GND))
    (pad P10 smd circle (at 1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 42 /Ethernet/RGMII_RST_N))
    (pad R10 smd circle (at 1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 343 "Net-(U2-PadR10)"))
    (pad T10 smd circle (at 1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 74 /MCU/DCMI_D2))
    (pad P9 smd circle (at 0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 45 /Ethernet/RGMII_TXD3))
    (pad R9 smd circle (at 0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad T9 smd circle (at 0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 75 /MCU/DCMI_D1))
    (pad N8 smd circle (at -0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 291 /FPGA_TDO))
    (pad N7 smd circle (at -1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 229 /FPGA_TDI))
    (pad M6 smd circle (at -2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 46 /Ethernet/RGMII_TXD2))
    (pad N6 smd circle (at -2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 47 /Ethernet/RGMII_TXD1))
    (pad P7 smd circle (at -1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad P8 smd circle (at -0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 48 /Ethernet/RGMII_TXD0))
    (pad P6 smd circle (at -2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 76 /MCU/DCMI_D7))
    (pad L6 smd circle (at -2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 219 /3V3))
    (pad K8 smd circle (at -0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 330 /FPGA/GND))
    (pad K6 smd circle (at -2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J6 smd circle (at -2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/1V0"))
    (pad K7 smd circle (at -1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 330 /FPGA/GND))
    (pad J8 smd circle (at -0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 330 /FPGA/GND))
    (pad J7 smd circle (at -1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 344 "Net-(U2-PadJ7)"))
    (pad T8 smd circle (at -0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 77 /MCU/DCMI_D0))
    (pad R8 smd circle (at -0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 56 /Ethernet/RGMII_TX_EN))
    (pad T7 smd circle (at -1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 44 /Ethernet/RGMII_TX_CLK))
    (pad R7 smd circle (at -1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 78 /MCU/DCMI_D6))
    (pad R6 smd circle (at -2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 79 /MCU/DCMI_D5))
    (pad T6 smd circle (at -2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad P2 smd circle (at -6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad N2 smd circle (at -6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 112 /FPGA/LVDS_DQ2_N))
    (pad P3 smd circle (at -5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 108 /FPGA/LVDS_DQ4_N))
    (pad N3 smd circle (at -5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 114 /FPGA/LVDS_DQ2_P))
    (pad P1 smd circle (at -7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 113 /FPGA/LVDS_DQ3_N))
    (pad N1 smd circle (at -7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 115 /FPGA/LVDS_DQ3_P))
    (pad M3 smd circle (at -5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad L1 smd circle (at -7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad L2 smd circle (at -6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 84 /RAM/GPIO_1V8_14))
    (pad M1 smd circle (at -7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 117 /FPGA/LVDS_DQ1_N))
    (pad L3 smd circle (at -5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 87 /RAM/GPIO_1V8_13))
    (pad M2 smd circle (at -6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 119 /FPGA/LVDS_DQ1_P))
    (pad M5 smd circle (at -3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 111 /FPGA/LVDS_DQ5_P))
    (pad M4 smd circle (at -4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 116 /FPGA/LVDS_DQ0_N))
    (pad N5 smd circle (at -3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad P4 smd circle (at -4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 110 /FPGA/LVDS_DQ4_P))
    (pad N4 smd circle (at -4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 109 /FPGA/LVDS_DQ5_N))
    (pad P5 smd circle (at -3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 100 /FPGA/GPIO_2V5_1))
    (pad K2 smd circle (at -6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 82 /RAM/GPIO_1V8_16))
    (pad K1 smd circle (at -7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 89 /RAM/GPIO_1V8_11))
    (pad J3 smd circle (at -5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 91 /RAM/GPIO_1V8_9))
    (pad J2 smd circle (at -6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad J1 smd circle (at -7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 86 /RAM/GPIO_1V8_12))
    (pad K3 smd circle (at -5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 85 /RAM/GPIO_1V8_15))
    (pad R4 smd circle (at -4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad T5 smd circle (at -3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 80 /MCU/DCMI_D4))
    (pad R5 smd circle (at -3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 81 /MCU/DCMI_D3))
    (pad T4 smd circle (at -4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 103 /FPGA/LVDS_DQ8_P))
    (pad K5 smd circle (at -3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 83 /RAM/GPIO_1V8_17))
    (pad L4 smd circle (at -4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 118 /FPGA/LVDS_DQ0_P))
    (pad L5 smd circle (at -3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 102 /FPGA/GPIO_2V5_0))
    (pad J4 smd circle (at -4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 92 /RAM/GPIO_1V8_6))
    (pad J5 smd circle (at -3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 95 /RAM/GPIO_1V8_5))
    (pad K4 smd circle (at -4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 222 /1V8))
    (pad R3 smd circle (at -5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 107 /FPGA/LVDS_DQ7_P))
    (pad T1 smd circle (at -7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 "/Power Supply/2V5"))
    (pad T2 smd circle (at -6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 105 /FPGA/LVDS_DQ7_N))
    (pad R1 smd circle (at -7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 104 /FPGA/LVDS_DQ6_N))
    (pad R2 smd circle (at -6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 106 /FPGA/LVDS_DQ6_P))
    (pad T3 smd circle (at -5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 101 /FPGA/LVDS_DQ8_N))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_bga/lbga256.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

)
