/**
 *
 * @file PWM_RegisterDefines_GEN_INTEN.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 24 dic. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 24 dic. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_INTEN_H_
#define XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_INTEN_H_

#include <xDriver_MCU/Common/xHeader/MCU_Variables.h>

/******************************************************************************************
************************************ 13 GEN_INTEN *********************************************
******************************************************************************************/
/*--------*/
#define PWM_GEN_INTEN_R_INTCNTZERO_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_R_INTCNTZERO_BIT    ((uint32_t) 0UL)
#define PWM_GEN_INTEN_R_INTCNTZERO_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_INTCNTZERO_ENA    ((uint32_t) 0x00000001UL)

#define PWM_GEN_INTEN_INTCNTZERO_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_INTCNTZERO_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_INTCNTZERO_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_INTCNTLOAD_MASK    ((uint32_t) 0x00000002UL)
#define PWM_GEN_INTEN_R_INTCNTLOAD_BIT    ((uint32_t) 1UL)
#define PWM_GEN_INTEN_R_INTCNTLOAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_INTCNTLOAD_ENA    ((uint32_t) 0x00000002UL)

#define PWM_GEN_INTEN_INTCNTLOAD_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_INTCNTLOAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_INTCNTLOAD_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_INTCMPAU_MASK    ((uint32_t) 0x00000004UL)
#define PWM_GEN_INTEN_R_INTCMPAU_BIT    ((uint32_t) 2UL)
#define PWM_GEN_INTEN_R_INTCMPAU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_INTCMPAU_ENA    ((uint32_t) 0x00000004UL)

#define PWM_GEN_INTEN_INTCMPAU_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_INTCMPAU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_INTCMPAU_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_INTCMPAD_MASK    ((uint32_t) 0x00000008UL)
#define PWM_GEN_INTEN_R_INTCMPAD_BIT    ((uint32_t) 3UL)
#define PWM_GEN_INTEN_R_INTCMPAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_INTCMPAD_ENA    ((uint32_t) 0x00000008UL)

#define PWM_GEN_INTEN_INTCMPAD_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_INTCMPAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_INTCMPAD_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_INTCMPBU_MASK    ((uint32_t) 0x00000010UL)
#define PWM_GEN_INTEN_R_INTCMPBU_BIT    ((uint32_t) 4UL)
#define PWM_GEN_INTEN_R_INTCMPBU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_INTCMPBU_ENA    ((uint32_t) 0x00000010UL)

#define PWM_GEN_INTEN_INTCMPBU_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_INTCMPBU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_INTCMPBU_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_INTCMPBD_MASK    ((uint32_t) 0x00000020UL)
#define PWM_GEN_INTEN_R_INTCMPBD_BIT    ((uint32_t) 5UL)
#define PWM_GEN_INTEN_R_INTCMPBD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_INTCMPBD_ENA    ((uint32_t) 0x00000020UL)

#define PWM_GEN_INTEN_INTCMPBD_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_INTCMPBD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_INTCMPBD_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_TRCNTZERO_MASK    ((uint32_t) 0x00000100UL)
#define PWM_GEN_INTEN_R_TRCNTZERO_BIT    ((uint32_t) 8UL)
#define PWM_GEN_INTEN_R_TRCNTZERO_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_TRCNTZERO_ENA    ((uint32_t) 0x00000100UL)

#define PWM_GEN_INTEN_TRCNTZERO_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_TRCNTZERO_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_TRCNTZERO_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_TRCNTLOAD_MASK    ((uint32_t) 0x00000200UL)
#define PWM_GEN_INTEN_R_TRCNTLOAD_BIT    ((uint32_t) 9UL)
#define PWM_GEN_INTEN_R_TRCNTLOAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_TRCNTLOAD_ENA    ((uint32_t) 0x00000200UL)

#define PWM_GEN_INTEN_TRCNTLOAD_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_TRCNTLOAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_TRCNTLOAD_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_TRCMPAU_MASK    ((uint32_t) 0x00000400UL)
#define PWM_GEN_INTEN_R_TRCMPAU_BIT    ((uint32_t) 10UL)
#define PWM_GEN_INTEN_R_TRCMPAU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_TRCMPAU_ENA    ((uint32_t) 0x00000400UL)

#define PWM_GEN_INTEN_TRCMPAU_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_TRCMPAU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_TRCMPAU_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_TRCMPAD_MASK    ((uint32_t) 0x00000800UL)
#define PWM_GEN_INTEN_R_TRCMPAD_BIT    ((uint32_t) 11UL)
#define PWM_GEN_INTEN_R_TRCMPAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_TRCMPAD_ENA    ((uint32_t) 0x00000800UL)

#define PWM_GEN_INTEN_TRCMPAD_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_TRCMPAD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_TRCMPAD_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_TRCMPBU_MASK    ((uint32_t) 0x00001000UL)
#define PWM_GEN_INTEN_R_TRCMPBU_BIT    ((uint32_t) 12UL)
#define PWM_GEN_INTEN_R_TRCMPBU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_TRCMPBU_ENA    ((uint32_t) 0x00001000UL)

#define PWM_GEN_INTEN_TRCMPBU_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_TRCMPBU_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_TRCMPBU_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define PWM_GEN_INTEN_R_TRCMPBD_MASK    ((uint32_t) 0x00002000UL)
#define PWM_GEN_INTEN_R_TRCMPBD_BIT    ((uint32_t) 13UL)
#define PWM_GEN_INTEN_R_TRCMPBD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_R_TRCMPBD_ENA    ((uint32_t) 0x00002000UL)

#define PWM_GEN_INTEN_TRCMPBD_MASK    ((uint32_t) 0x00000001UL)
#define PWM_GEN_INTEN_TRCMPBD_DIS    ((uint32_t) 0x00000000UL)
#define PWM_GEN_INTEN_TRCMPBD_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_PWM_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_PWM_REGISTERDEFINES_GEN_INTEN_H_ */
