read -sv run_verilog_mid/adder_32b_10_70_1fe8f56dd289fd259b0c30df41cbf700.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_70_1fe8f56dd289fd259b0c30df41cbf700_yosys.v
