/**
 *   @file  mmw_res.h
 *
 *   @brief
 *      Defines partitioning of hardware resources (HWA, EDMA etc) among the
 *      DPCs and other components in the millimeter wave demo.
 *
 *  \par
 *  NOTE:
 *      (C) Copyright 2020-2021 Texas Instruments, Inc.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef MMW_DEMO_RES_H
#define MMW_DEMO_RES_H

#ifdef __cplusplus
extern "C" {
#endif

#if defined (SOC_AWR294X) 
#include <drivers/edma.h>
#include <ti/common/syscommon.h>


#elif defined (SOC_AWR2544)
#include <drivers/edma.h>
#include <ti/common/syscommon.h>
#else

#include <ti/drivers/edma/edma.h>
#include <ti/common/sys_common.h>
#endif
#define EDMA_INSTANCE_0 0
#define EDMA_INSTANCE_1 1
#define MMW_RES_EDMA_SHADOW_BASE 64



/*************************LVDS streaming EDMA resources*******************************/
#if defined (SOC_AWR294X) 
#define EDMA_NUM_DMA_CHANNELS   64
/*EDMA instance used*/
#define MMW_LVDS_STREAM_EDMA_INSTANCE            EDMA_DRV_INST_DSS_B
#define MMW_LVDS_STREAM_EDMA_SHADOW_BASE         EDMA_NUM_DMA_CHANNELS

/* CBUFF EDMA trigger channels */
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_0          EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ0
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_1          EDMA_DSS_TPCC_B_EVT_CBUFF_DMA_REQ1

/* HW Session*/
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_0     EDMA_DSS_TPCC_B_EVT_FREE_0
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_1     EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ0
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_2     EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ1
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_3     EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ2
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_4     EDMA_DSS_TPCC_B_EVT_RTIA_DMA_REQ3
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_5     EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ0
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_6     EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ1
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_7     EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ2
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_8     EDMA_DSS_TPCC_B_EVT_RTIB_DMA_REQ3
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_9     EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ0
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_10    EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ1

/* SW Session*/
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_0     EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ2
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_1     EDMA_DSS_TPCC_B_EVT_WDT_DMA_REQ3
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_2     EDMA_DSS_TPCC_B_EVT_MCRC_DMA_REQ0

#elif defined (SOC_AWR2544)

/*EDMA instance used*/
#define MMW_LVDS_STREAM_EDMA_INSTANCE                       EDMA_DRV_INST_RSS_A
/* CBUFF EDMA trigger channels */
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_0  EDMA_RSS_TPCC_A_EVT_DSS_CBUFF_DMA_REQ0
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_1  EDMA_RSS_TPCC_A_EVT_DSS_CBUFF_DMA_REQ1

/* HW Session*/
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_0         EDMA_RSS_TPCC_A_EVT_FREE_0
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_1         EDMA_RSS_TPCC_A_EVT_FREE_1
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_2         EDMA_RSS_TPCC_A_EVT_FREE_2
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_3         EDMA_RSS_TPCC_A_EVT_FREE_3
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_4         EDMA_RSS_TPCC_A_EVT_FREE_4
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_5         EDMA_RSS_TPCC_A_EVT_FREE_5
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_6         EDMA_RSS_TPCC_A_EVT_FREE_6
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_7         EDMA_RSS_TPCC_A_EVT_FREE_7
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_8         EDMA_RSS_TPCC_A_EVT_FREE_8
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_9         EDMA_RSS_TPCC_A_EVT_FREE_9
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_10        EDMA_RSS_TPCC_A_EVT_FREE_10

// /* SW Session*/
// #define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_0     EDMA_RSS_TPCC_A_EVT_FREE_11
// #define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_1     EDMA_RSS_TPCC_A_EVT_FREE_12
// #define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_2     EDMA_RSS_TPCC_A_EVT_FREE_13

#else
/*EDMA instance used*/
#define MMW_LVDS_STREAM_EDMA_INSTANCE            EDMA_INSTANCE_1
#define MMW_LVDS_STREAM_EDMA_SHADOW_BASE         EDMA_NUM_DMA_CHANNELS

#if defined(SOC_XWR16XX) || defined(SOC_XWR18XX) || defined(SOC_XWR68XX) 
/* CBUFF EDMA trigger channels */
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_0          EDMA_TPCC1_REQ_CBUFF_0
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_1          EDMA_TPCC1_REQ_CBUFF_1

/* HW Session*/
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_0     EDMA_TPCC1_REQ_FREE_0
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_1     EDMA_TPCC1_REQ_FREE_1
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_2     EDMA_TPCC1_REQ_FREE_2
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_3     EDMA_TPCC1_REQ_FREE_3
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_4     EDMA_TPCC1_REQ_FREE_4
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_5     EDMA_TPCC1_REQ_FREE_5
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_6     EDMA_TPCC1_REQ_FREE_6
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_7     EDMA_TPCC1_REQ_FREE_7
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_8     EDMA_TPCC1_REQ_FREE_8
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_9     EDMA_TPCC1_REQ_FREE_9
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_10    EDMA_TPCC1_REQ_FREE_10

/* SW Session*/
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_0     EDMA_TPCC1_REQ_FREE_11
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_1     EDMA_TPCC1_REQ_FREE_12
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_2     EDMA_TPCC1_REQ_FREE_13

#endif

#endif

#if defined(SOC_XWR14XX)

/*! @brief EDMA definitions for CBUFF/LVDS streaming */
/*Unverified code. Conflicts with data path processing and should not be used.*/
/* CBUFF EDMA trigger channels */
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_0          EDMA_TPCC0_REQ_CBUFF_0
#define MMW_LVDS_STREAM_CBUFF_EDMA_CH_1          EDMA_TPCC0_REQ_CBUFF_1
/*HW Session*/
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_0     EDMA_TPCC0_REQ_FREE_14
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_1     EDMA_TPCC0_REQ_FREE_15
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_2     EDMA_TPCC0_REQ_FREE_16
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_3     EDMA_TPCC0_REQ_FREE_17
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_4     EDMA_TPCC0_REQ_FREE_18
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_5     EDMA_TPCC0_REQ_FREE_19
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_6     EDMA_TPCC0_REQ_FREE_20
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_7     EDMA_TPCC0_REQ_FREE_21
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_8     EDMA_TPCC0_REQ_FREE_22
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_CH_9     EDMA_TPCC0_REQ_FREE_23
/*SW Session*/
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_0     EDMA_TPCC0_REQ_FREE_24
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_CH_1     EDMA_TPCC0_REQ_FREE_25
/*shadow CBUFF trigger channels*/
#define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_0   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 19U)
#define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_1   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 20U)
/*shadow HW Session*/
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_0   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 21U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_1   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 22U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_2   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 23U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_3   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 24U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_4   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 25U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_5   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 26U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_6   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 27U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_7   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 28U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_8   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 29U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_9   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 30U)
/*shadow SW Session*/
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_0   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 31U)
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_1   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 32U)

#elif defined(SOC_AWR2544)
// /*shadow*/
// /*shadow CBUFF trigger channels*/
// #define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_0   (MMW_RES_EDMA_SHADOW_BASE + 0U)
// #define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_1   (MMW_RES_EDMA_SHADOW_BASE + 1U)

// /* HW Session*/
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_0   (MMW_RES_EDMA_SHADOW_BASE + 2U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_1   (MMW_RES_EDMA_SHADOW_BASE + 3U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_2   (MMW_RES_EDMA_SHADOW_BASE + 4U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_3   (MMW_RES_EDMA_SHADOW_BASE + 5U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_4   (MMW_RES_EDMA_SHADOW_BASE + 6U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_5   (MMW_RES_EDMA_SHADOW_BASE + 7U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_6   (MMW_RES_EDMA_SHADOW_BASE + 8U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_7   (MMW_RES_EDMA_SHADOW_BASE + 9U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_8   (MMW_RES_EDMA_SHADOW_BASE + 10U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_9   (MMW_RES_EDMA_SHADOW_BASE + 11U)
// #define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_10  (MMW_RES_EDMA_SHADOW_BASE + 12U)
#define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_0  (MMW_RES_EDMA_SHADOW_BASE + 0U)
#define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_1      \
                                                (MMW_RES_EDMA_SHADOW_BASE + 1U)

/* HW Session*/
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_0   (MMW_RES_EDMA_SHADOW_BASE + 2U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_1   \
                                                (MMW_RES_EDMA_SHADOW_BASE + 3U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_2   \
                                                (MMW_RES_EDMA_SHADOW_BASE + 4U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_3   \
                                                (MMW_RES_EDMA_SHADOW_BASE + 5U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_4   \
                                                (MMW_RES_EDMA_SHADOW_BASE + 6U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_5   \
                                                (MMW_RES_EDMA_SHADOW_BASE + 7U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_6   \
                                                (MMW_RES_EDMA_SHADOW_BASE + 8U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_7   \
                                                (MMW_RES_EDMA_SHADOW_BASE + 9U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_8   \
                                              (MMW_RES_EDMA_SHADOW_BASE + 10U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_9   \
                                              (MMW_RES_EDMA_SHADOW_BASE + 11U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_10  \
                                              (MMW_RES_EDMA_SHADOW_BASE + 12U)

// /* SW Session*/
// #define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_0   (MMW_RES_EDMA_SHADOW_BASE + 13U)
// #define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_1   (MMW_RES_EDMA_SHADOW_BASE + 14U)
// #define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_2   (MMW_RES_EDMA_SHADOW_BASE + 15U)

#else

/*shadow*/
/*shadow CBUFF trigger channels*/
#define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_0   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 0U)
#define MMW_LVDS_STREAM_CBUFF_EDMA_SHADOW_CH_1   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 1U)

/* HW Session*/
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_0   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 2U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_1   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 3U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_2   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 4U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_3   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 5U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_4   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 6U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_5   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 7U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_6   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 8U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_7   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 9U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_8   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 10U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_9   (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 11U)
#define MMW_LVDS_STREAM_HW_SESSION_EDMA_SHADOW_CH_10  (MMW_LVDS_STREAM_EDMA_SHADOW_BASE + 12U)

/* SW Session*/
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_0   (EDMA_NUM_DMA_CHANNELS + 13U)
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_1   (EDMA_NUM_DMA_CHANNELS + 14U)
#define MMW_LVDS_STREAM_SW_SESSION_EDMA_SHADOW_CH_2   (EDMA_NUM_DMA_CHANNELS + 15U)


#endif


/*************************LVDS streaming EDMA resources END*******************************/


#ifdef __cplusplus
}
#endif

#endif /* MMW_DEMO_RES_H */

