<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>lvin</spirit:vendor>
  <spirit:library>Verification</spirit:library>
  <spirit:name>Axi4LiteVIP</spirit:name>
  <spirit:version>v1_0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>Slave</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="Slave"/>
      </spirit:slave>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_AWAddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_AWProt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_AWValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_AWReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_WData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_WStrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_WValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_WReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_BResp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_BValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_BReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_ARAddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_ARProt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_ARValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_ARReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_RData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_RResp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_RValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Slave_RReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.Slave" xilinx:dependency="$Mode != &quot;Master&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AResetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AResetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AClk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AClk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">Slave:Master</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">AResetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Master</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="Master"/>
      </spirit:master>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_AWAddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_AWProt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_AWValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_AWReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_WData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_WStrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_WValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_WReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_BResp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_BValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_BReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_ARAddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_ARProt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_ARValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_ARReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_RData</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_RResp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_RValid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Master_RReady</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.Master">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>Master</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AddrWidth&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>Slave</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.AddrWidth&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Axi4LiteVIP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_lvin_Verification_Axi4LiteIntf_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e3501ddf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Axi4LiteVIP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_lvin_Verification_Axi4LiteIntf_v1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e3501ddf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03e20fc8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>AClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AResetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_ARValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_ARReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_ARAddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AddrWidth&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_ARProt</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_RValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_RReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_RData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_RResp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_AWValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_AWReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_AWAddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AddrWidth&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_AWProt</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_WValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_WReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_WData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_WStrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_BValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_BReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Slave_BResp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_ARValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_ARReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_ARAddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AddrWidth&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_ARProt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_RValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_RReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_RData</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_RResp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_AWValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_AWReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_AWAddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AddrWidth&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_AWProt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_WValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_WReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_WData</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_WStrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_BValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_BReady</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Master_BResp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>IntfIndex</spirit:name>
        <spirit:displayName>Intfindex</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IntfIndex" spirit:minimum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AddrWidth</spirit:name>
        <spirit:displayName>Addrwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AddrWidth" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>Mode</spirit:name>
        <spirit:displayName>Mode</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Mode">Passthrough</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99ba8646</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_e1cd8124</spirit:name>
      <spirit:enumeration>Passthrough</spirit:enumeration>
      <spirit:enumeration>Master</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/Axi4LiteVIP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e3501ddf</spirit:userFileType>
        <spirit:logicalName>lvin_Simulation_Axi4LiteVIP_v1_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_lvin_Verification_Axi4LiteIntf_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Verification" xilinx:name="Axi4LiteIntf" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rtl/Axi4LiteVIP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lvin_Simulation_Axi4LiteVIP_v1_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_lvin_Verification_Axi4LiteIntf_v1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="lvin" xilinx:library="Verification" xilinx:name="Axi4LiteIntf" xilinx:version="v1_0">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Axi4LiteVIP_vv1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_03e20fc8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Axi4LiteVIP v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Axi4LitePassThroughAdaptor_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IntfIndex</spirit:name>
      <spirit:displayName>Intfindex</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IntfIndex" spirit:minimum="0" spirit:maximum="15" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AddrWidth</spirit:name>
      <spirit:displayName>Addrwidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AddrWidth" spirit:choiceRef="choice_list_99ba8646">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Mode</spirit:name>
      <spirit:displayName>Mode</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Mode" spirit:choiceRef="choice_list_e1cd8124">Passthrough</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Axi4LiteVIP v1_0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_2</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>25</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-23T16:37:07Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177ae159_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7bf63a_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4227de52_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d24ae8d_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e83754_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71130f96_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49643beb_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360c7e6b_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214572f8_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59798add_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683766b_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca6e1ee_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8dfac6_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747ca194_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea48460_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55971061_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450f215d_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ae3a35_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba8e419_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411a9f2c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1d775a_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3689ed0f_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e772ea_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324637f9_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bffecd7_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e46bd2f_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36688f23_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7096a3a2_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1875216e_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a4b4c3_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae7bb09_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704dbc3d_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32afc173_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a88d7a4_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d26a5ec_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@996e275_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6c3a5a_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4123fe75_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48259917_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63aa1672_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6180a6_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bafaebb_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1a892_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14012eb8_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f033f91_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609188d8_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6000f6a2_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c36c8c4_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d919c02_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b04939_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159a95f5_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c1bf4e_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172a413a_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3854c63c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74491408_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c6eaa0_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5559dc2c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eff2c9_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@952ee7f_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c9055c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a8921c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c1cd10_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48636407_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710fc7fe_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7493504e_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b83040_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d56ae8_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efdf371_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cce399_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4622fc95_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3609036a_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211178a8_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6952f2fb_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5653923f_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e11cf8c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196f5888_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643ac465_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d39995c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@951d1d8_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbd91fc_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9cee9d_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71575a1f_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78db8849_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256eb5fd_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a8e706_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49169b88_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be9e120_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59662f93_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9ec70a_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680abeb_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500ec2dc_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34561f82_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94b1384_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12716f9b_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a26ee5c_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e017fa9_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605e89ce_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7272ed81_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d58d77_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ecc78e_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22636fe2_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140cad39_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44da5119_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a30852_ARCHIVE_LOCATION">e:/Documents/Git/IpLibrary/lvin_Verification_Axi4LiteVIP_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d8dee91e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1b7a7a93"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f593be24"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7ec56466"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="543b1b40"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
