ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.SystemClock_Config,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	SystemClock_Config
  22              		.syntax unified
  23              		.code	16
  24              		.thumb_func
  26              	SystemClock_Config:
  27              	.LFB1427:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  * *	Version: 1.2
  17:Core/Src/main.c ****  *
  18:Core/Src/main.c ****  *	Optimization -O3
  19:Core/Src/main.c ****  *
  20:Core/Src/main.c ****  ******************************************************************************
  21:Core/Src/main.c ****  */
  22:Core/Src/main.c **** /* USER CODE END Header */
  23:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  24:Core/Src/main.c **** #include "main.h"
  25:Core/Src/main.c **** #include "adc.h"
  26:Core/Src/main.c **** #include "rtc.h"
  27:Core/Src/main.c **** #include "spi.h"
  28:Core/Src/main.c **** #include "usart.h"
  29:Core/Src/main.c **** #include "gpio.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** #include "stm32u0xx_ll_spi.h"
  35:Core/Src/main.c **** #include "AB1805_RK.h"
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** #include "bme280.h"
  38:Core/Src/main.c **** #include "bme280_utils.h"
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** #include "paint_sensor.h"
  41:Core/Src/main.c **** #include "EPD_1in54_V2.h"
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END Includes */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PTD */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  51:Core/Src/main.c **** /* USER CODE BEGIN PD */
  52:Core/Src/main.c **** #define H_OLD_RAM_ADDRESS 0x40
  53:Core/Src/main.c **** #define T_OLD_RAM_ADDRESS 0x42
  54:Core/Src/main.c **** #define VBAT_OLD_RAM_ADDRESS 0x44
  55:Core/Src/main.c **** #define VBAT_OUTPUT_FLAG_ADDRESS 0x46
  56:Core/Src/main.c **** #define INITIALIZED_FLAG_ADDRESS 0x48
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** #define UNDERVOLTAGE 220
  59:Core/Src/main.c **** #define BAT_OUTPUT_PERIOD 16
  60:Core/Src/main.c **** #define BAT_OUTPUT_MAX_PERIOD 30
  61:Core/Src/main.c **** #define SLEEP_TIME_SEC 60
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** #define MAGIC_WORD_1 0xa0
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PD */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN PM */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PM */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE BEGIN PV */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** struct bme280_dev dev;
  77:Core/Src/main.c **** extern struct bme280_data comp_data;
  78:Core/Src/main.c **** int8_t reslt = BME280_OK;
  79:Core/Src/main.c **** uint32_t req_delay = 0;
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** uint16_t H_old = 0;
  82:Core/Src/main.c **** uint16_t T_old = 0;
  83:Core/Src/main.c **** uint16_t vbat_old = 0;
  84:Core/Src/main.c **** uint8_t initialized_flag = 0;
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** extern UBYTE *BlackImage;
  87:Core/Src/main.c **** /* USER CODE END PV */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 3


  89:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  90:Core/Src/main.c **** void SystemClock_Config(void);
  91:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  92:Core/Src/main.c **** int8_t stream_sensor_data_forced_mode(struct bme280_dev *dev);
  93:Core/Src/main.c **** bool read_RTCRam(uint8_t address, uint16_t *read_data, bool lock);
  94:Core/Src/main.c **** bool write_ToRTCRam(uint8_t address, uint16_t write_data, bool lock);
  95:Core/Src/main.c **** void go_down(uint16_t vBat);
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* USER CODE END PFP */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 100:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /* USER CODE END 0 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /**
 105:Core/Src/main.c ****  * @brief  The application entry point.
 106:Core/Src/main.c ****  * @retval int
 107:Core/Src/main.c ****  */
 108:Core/Src/main.c **** int main(void)
 109:Core/Src/main.c **** {
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   volatile int8_t rslt;
 114:Core/Src/main.c ****   uint8_t dev_addr = 0;
 115:Core/Src/main.c ****   dev.intf_ptr = &dev_addr;
 116:Core/Src/main.c ****   dev.intf = BME280_SPI_INTF;
 117:Core/Src/main.c ****   dev.read = user_spi_read;
 118:Core/Src/main.c ****   dev.write = user_spi_write;
 119:Core/Src/main.c ****   dev.delay_us = user_delay_us;
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* USER CODE END 1 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 126:Core/Src/main.c ****   HAL_Init();
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 129:Core/Src/main.c ****   uint16_t h_;
 130:Core/Src/main.c ****   uint16_t t_;
 131:Core/Src/main.c ****   uint16_t vbat_output_flag;
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   uint8_t temperature_new = 0;
 134:Core/Src/main.c ****   uint8_t battery_new = 0;
 135:Core/Src/main.c ****   uint8_t humidity_new = 0;
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* USER CODE END Init */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /* Configure the system clock */
 140:Core/Src/main.c ****   SystemClock_Config();
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* USER CODE END SysInit */
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 4


 146:Core/Src/main.c ****   /* Initialize all configured peripherals */
 147:Core/Src/main.c ****   MX_GPIO_Init();
 148:Core/Src/main.c ****   MX_ADC1_Init();
 149:Core/Src/main.c ****   MX_RTC_Init();
 150:Core/Src/main.c ****   MX_SPI1_Init();
 151:Core/Src/main.c ****   MX_USART2_UART_Init();
 152:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   LL_DBGMCU_DisableDBGStopMode(); // !!!__ Disable debug in stop mode __!!!
 155:Core/Src/main.c ****                                   //	LL_DBGMCU_EnableDBGStopMode();
 156:Core/Src/main.c ****   // LED1_ON();
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   LL_SPI_Enable(SPI1);
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   //  ==============___ Power ON __=======================
 161:Core/Src/main.c ****   // Use 0x0E - Weekday Alarm registry 4 bits to detect first time power on
 162:Core/Src/main.c ****   // write MAGIC_WORD_1 to REG_WEEKDAY_ALARM general purpuse upper bits
 163:Core/Src/main.c ****   uint8_t wdalarm = read(REG_WEEKDAY_ALARM); // REG_WEEKDAY_ALARM = 0x0e;
 164:Core/Src/main.c ****   if ((wdalarm & 0xf8) != MAGIC_WORD_1)      // ********   Startup from power on **** ((wdalarm & 0
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****     uint32_t clk = HAL_RCC_GetSysClockFreq();
 167:Core/Src/main.c ****     printf("\nMAIN. First power ON.   %d\n", clk);
 168:Core/Src/main.c ****     HAL_Delay(3000); // AB1805 after ~3 sec start communicate with controller
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****     vbat_output_flag = (BAT_OUTPUT_PERIOD); // For first time output must be bigger 15
 171:Core/Src/main.c ****     resetConfig(0);
 172:Core/Src/main.c ****     write(REG_WEEKDAY_ALARM, MAGIC_WORD_1); // Magic word = 0xa0
 173:Core/Src/main.c ****     printf("wdalarm = 0x%x\n", read(REG_WEEKDAY_ALARM));
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****     writeRam(H_OLD_RAM_ADDRESS, 0, 1, 0);
 176:Core/Src/main.c ****     writeRam(T_OLD_RAM_ADDRESS, 0, 1, 0);
 177:Core/Src/main.c ****     writeRam(VBAT_OLD_RAM_ADDRESS, 0, 1, 0);
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c ****   else
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     read_RTCRam(VBAT_OUTPUT_FLAG_ADDRESS, &vbat_output_flag, 1); // Read vbat_output_flag from RTC 
 182:Core/Src/main.c ****     vbat_output_flag++;
 183:Core/Src/main.c ****     printf("\nMAIN. Startup from RTC\n");
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****     read_RTCRam(H_OLD_RAM_ADDRESS, &H_old, 0);
 186:Core/Src/main.c ****     read_RTCRam(T_OLD_RAM_ADDRESS, &T_old, 0);
 187:Core/Src/main.c ****     read_RTCRam(VBAT_OLD_RAM_ADDRESS, &vbat_old, 0);
 188:Core/Src/main.c ****     initialized_flag = read(INITIALIZED_FLAG_ADDRESS); // uint8_t
 189:Core/Src/main.c ****   }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   // ##################________measureME280_________#########################
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 194:Core/Src/main.c ****   dev.settings.osr_p = BME280_NO_OVERSAMPLING; // UINT8_C(0x00)
 195:Core/Src/main.c ****   dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 196:Core/Src/main.c ****   dev.settings.filter = BME280_FILTER_COEFF_OFF;
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   rslt = bme280_init(&dev);
 199:Core/Src/main.c ****   if (rslt != BME280_OK) // OK = 0
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     printf("Failed to initialize the device (code %+d).\n", rslt);
 202:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 5


 203:Core/Src/main.c ****   }
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL
 206:Core/Src/main.c ****   /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor
 207:Core/Src/main.c ****    *  and the oversampling configuration. */
 208:Core/Src/main.c ****   req_delay = bme280_cal_meas_delay(&dev.settings);
 209:Core/Src/main.c ****   // printf("req_delay = %d\n", req_delay);
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   rslt = stream_sensor_data_forced_mode(&dev); // working time = 0.8 sec
 212:Core/Src/main.c ****   if (rslt != BME280_OK)
 213:Core/Src/main.c ****   {
 214:Core/Src/main.c ****     fprintf(stderr, "Failed to stream sensor data (code %+d).", rslt);
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c ****   // h_ = comp_data.humidity / 1000.0;
 218:Core/Src/main.c ****   h_ = (((uint16_t)comp_data.humidity * 1049 + 500) >> 20); // fast_divide_by_1000
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   // t_ = comp_data.temperature / 10.0;
 221:Core/Src/main.c ****   t_ = (((uint16_t)comp_data.temperature * 6554 + 2) >> 16); // fast_divide_by_10
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   printf("h_ = %d   h_old = %d   t_ = %d   t_old = %d\n", h_, H_old, t_, T_old);
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   // ========================_____END measure BME280____===========================
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   if ((t_ != T_old) | (vbat_output_flag > BAT_OUTPUT_MAX_PERIOD))
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     int32_t vBat;
 230:Core/Src/main.c ****     // Temperature need output
 231:Core/Src/main.c ****     write_ToRTCRam(T_OLD_RAM_ADDRESS, t_, 1);
 232:Core/Src/main.c ****     temperature_new = 1;
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****     if (vbat_output_flag > 15) // output Vbat and Hum after every 15 min;
 235:Core/Src/main.c ****     {
 236:Core/Src/main.c ****       vbat_output_flag = 0;
 237:Core/Src/main.c ****       write_ToRTCRam(VBAT_OUTPUT_FLAG_ADDRESS, vbat_output_flag, 1); // save vbat_output_flag
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****       Activate_ADC();
 240:Core/Src/main.c ****       vBat = get_vbat();
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****       // vBat = vBat / 10.0; // go with 3 digits
 243:Core/Src/main.c ****       vBat = ((uint32_t)vBat * 6554 + 2) >> 16; // fast_divide_by_10
 244:Core/Src/main.c ****       printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****       if (vBat < UNDERVOLTAGE) // #define UNDERVOLTAGE 220
 247:Core/Src/main.c ****       {
 248:Core/Src/main.c ****         final_message(vBat);
 249:Core/Src/main.c ****         go_down(vBat); // shutdown forever  ****  R E W R I T E !!!   *****
 250:Core/Src/main.c ****       }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****       if (!(vBat == vbat_old)) // it's going to output
 253:Core/Src/main.c ****       {
 254:Core/Src/main.c ****         write_ToRTCRam(VBAT_OLD_RAM_ADDRESS, vBat, 1); // write vbat_old = vBat
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****         battery_new = 1;
 257:Core/Src/main.c ****       }
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****       if (h_ != H_old)
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 6


 260:Core/Src/main.c ****       {
 261:Core/Src/main.c ****         write_ToRTCRam(H_OLD_RAM_ADDRESS, h_, 1);
 262:Core/Src/main.c ****         humidity_new = 1;
 263:Core/Src/main.c ****       }
 264:Core/Src/main.c ****     }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****     PAPER_ON();
 267:Core/Src/main.c ****     printf("initialized_flag5 = 0x%x\n", initialized_flag);
 268:Core/Src/main.c ****     if (initialized_flag == 0)
 269:Core/Src/main.c ****     {
 270:Core/Src/main.c ****       ESP_Init();           // e-paper full initialization
 271:Core/Src/main.c ****       initialized_flag = 1; // Flag that ESP is initialized, to do it only once
 272:Core/Src/main.c ****       write(INITIALIZED_FLAG_ADDRESS, initialized_flag);
 273:Core/Src/main.c ****       printf("initialized_flag = 0x%x\n", read(INITIALIZED_FLAG_ADDRESS));
 274:Core/Src/main.c ****     }
 275:Core/Src/main.c ****     else
 276:Core/Src/main.c ****     {
 277:Core/Src/main.c ****       EPD_1IN54_V2_Reset();
 278:Core/Src/main.c ****       ESP_Init_after_sleep(); // Initialize after deep power down
 279:Core/Src/main.c ****     }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****     if (temperature_new)
 282:Core/Src/main.c ****     {
 283:Core/Src/main.c ****       temperature_out(t_);
 284:Core/Src/main.c ****     }
 285:Core/Src/main.c ****     if (battery_new)
 286:Core/Src/main.c ****     {
 287:Core/Src/main.c ****       battery_out(vBat);
 288:Core/Src/main.c ****     }
 289:Core/Src/main.c ****     if (humidity_new)
 290:Core/Src/main.c ****     {
 291:Core/Src/main.c ****       humidity_out(h_);
 292:Core/Src/main.c ****     }
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****     EPD_1IN54_V2_DisplayPart(BlackImage);
 295:Core/Src/main.c ****     // EPD_1IN54_V2_Sleep(); // No need for Deep sleep mode
 296:Core/Src/main.c ****     PAPER_OFF(); // e-Paper power OFF
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   deepPowerDown(SLEEP_TIME_SEC); // All Power off for SLEEP_TIME_SEC , except RTC which is on
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END 2 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* Infinite loop */
 304:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   while (1)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     /* USER CODE END WHILE */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 311:Core/Src/main.c ****     // Never be here
 312:Core/Src/main.c ****     LED1_ON();
 313:Core/Src/main.c ****     HAL_Delay(100);
 314:Core/Src/main.c ****     LED1_OFF();
 315:Core/Src/main.c ****     HAL_Delay(100);
 316:Core/Src/main.c ****   }
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE END 3 */
 318:Core/Src/main.c **** }
 319:Core/Src/main.c **** 
 320:Core/Src/main.c **** /**
 321:Core/Src/main.c ****  * @brief System Clock Configuration
 322:Core/Src/main.c ****  * @retval None
 323:Core/Src/main.c ****  */
 324:Core/Src/main.c **** void SystemClock_Config(void)
 325:Core/Src/main.c **** {
  28              		.loc 1 325 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 96
  31              		@ frame_needed = 0, uses_anonymous_args = 0
 326:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  32              		.loc 1 326 3 view .LVU1
 325:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  33              		.loc 1 325 1 is_stmt 0 view .LVU2
  34 0000 00B5     		push	{lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
  38 0002 99B0     		sub	sp, sp, #100
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 104
  41              		.loc 1 326 22 view .LVU3
  42 0004 4C22     		movs	r2, #76
  43 0006 0021     		movs	r1, #0
  44 0008 05A8     		add	r0, sp, #20
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
 327:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  47              		.loc 1 327 3 is_stmt 1 view .LVU4
  48              		.loc 1 327 22 is_stmt 0 view .LVU5
  49 000e 1022     		movs	r2, #16
  50 0010 0021     		movs	r1, #0
  51 0012 6846     		mov	r0, sp
  52 0014 FFF7FEFF 		bl	memset
  53              	.LVL1:
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 330:Core/Src/main.c ****    */
 331:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2);
  54              		.loc 1 331 3 is_stmt 1 view .LVU6
  55 0018 8020     		movs	r0, #128
  56 001a C000     		lsls	r0, r0, #3
  57 001c FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  58              	.LVL2:
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 334:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 335:Core/Src/main.c ****    */
 336:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_MSI;
  59              		.loc 1 336 3 view .LVU7
  60              		.loc 1 336 36 is_stmt 0 view .LVU8
  61 0020 1823     		movs	r3, #24
  62 0022 0593     		str	r3, [sp, #20]
 337:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 8


  63              		.loc 1 337 3 is_stmt 1 view .LVU9
  64              		.loc 1 337 30 is_stmt 0 view .LVU10
  65 0024 173B     		subs	r3, r3, #23
 338:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 339:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 340:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
  66              		.loc 1 340 35 view .LVU11
  67 0026 8022     		movs	r2, #128
 337:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  68              		.loc 1 337 30 view .LVU12
  69 0028 0A93     		str	r3, [sp, #40]
 338:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  70              		.loc 1 338 3 is_stmt 1 view .LVU13
 338:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  71              		.loc 1 338 30 is_stmt 0 view .LVU14
  72 002a 0C93     		str	r3, [sp, #48]
 339:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
  73              		.loc 1 339 3 is_stmt 1 view .LVU15
 339:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
  74              		.loc 1 339 41 is_stmt 0 view .LVU16
  75 002c 0023     		movs	r3, #0
 341:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 342:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  76              		.loc 1 342 7 view .LVU17
  77 002e 05A8     		add	r0, sp, #20
 339:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
  78              		.loc 1 339 41 view .LVU18
  79 0030 0D93     		str	r3, [sp, #52]
 340:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  80              		.loc 1 340 3 is_stmt 1 view .LVU19
 340:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  81              		.loc 1 340 35 is_stmt 0 view .LVU20
  82 0032 0E92     		str	r2, [sp, #56]
 341:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  83              		.loc 1 341 3 is_stmt 1 view .LVU21
 341:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  84              		.loc 1 341 34 is_stmt 0 view .LVU22
  85 0034 1093     		str	r3, [sp, #64]
  86              		.loc 1 342 3 is_stmt 1 view .LVU23
  87              		.loc 1 342 7 is_stmt 0 view .LVU24
  88 0036 FFF7FEFF 		bl	HAL_RCC_OscConfig
  89              	.LVL3:
  90              		.loc 1 342 6 view .LVU25
  91 003a 0028     		cmp	r0, #0
  92 003c 01D0     		beq	.L2
 343:Core/Src/main.c ****   {
 344:Core/Src/main.c ****     Error_Handler();
  93              		.loc 1 344 5 is_stmt 1 view .LVU26
  94              	.LBB34:
  95              	.LBI34:
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 348:Core/Src/main.c ****    */
 349:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 350:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 351:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 9


 352:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****     Error_Handler();
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c **** }
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c **** // Function to read a uint16_t value from RTC RAM
 363:Core/Src/main.c **** bool read_RTCRam(uint8_t address, uint16_t *read_data, bool lock)
 364:Core/Src/main.c **** {
 365:Core/Src/main.c ****   // Create a buffer to hold the data to be read
 366:Core/Src/main.c ****   uint8_t data[sizeof(uint16_t)];
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   // Call the driver's readRam function
 369:Core/Src/main.c ****   if (!readRam(address, (uint8_t *)data, sizeof(data), lock))
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     // If the read operation fails, return false
 372:Core/Src/main.c ****     return false;
 373:Core/Src/main.c ****   }
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   // Combine the two bytes into a uint16_t value
 376:Core/Src/main.c ****   *read_data = (uint16_t)data[0] | ((uint16_t)data[1] << 8);
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   return true;
 379:Core/Src/main.c **** }
 380:Core/Src/main.c **** 
 381:Core/Src/main.c **** // Function to write a uint16_t value to RTC RAM
 382:Core/Src/main.c **** bool write_ToRTCRam(uint8_t address, uint16_t write_data, bool lock)
 383:Core/Src/main.c **** {
 384:Core/Src/main.c ****   // Create a buffer to hold the data to be written
 385:Core/Src/main.c ****   uint8_t data[sizeof(uint16_t)];
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   // Split the uint16_t value into two bytes
 388:Core/Src/main.c ****   data[0] = (uint8_t)(write_data & 0xFF);        // Lower byte
 389:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   // Call the driver's writeRam function
 392:Core/Src/main.c ****   return writeRam(address, (uint8_t *)data, sizeof(data), lock);
 393:Core/Src/main.c **** }
 394:Core/Src/main.c **** 
 395:Core/Src/main.c **** // Function to print timeout errors
 396:Core/Src/main.c **** void print_error(const char *func, uint32_t line)
 397:Core/Src/main.c **** {
 398:Core/Src/main.c ****   printf(" *** Error:  %s ,   %d\n", func, line);
 399:Core/Src/main.c ****   HAL_Delay(100);
 400:Core/Src/main.c ****   timeout_reset(__func__, __LINE__);
 401:Core/Src/main.c **** }
 402:Core/Src/main.c **** 
 403:Core/Src/main.c **** void timeout_reset(const char *func, uint32_t line)
 404:Core/Src/main.c **** {
 405:Core/Src/main.c ****   printf(" *** timeout_reset:  %s    %d\n", func, line);
 406:Core/Src/main.c ****   HAL_Delay(10);
 407:Core/Src/main.c ****   deepPowerDown(10);
 408:Core/Src/main.c **** }
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 10


 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** // Read BME280 data
 411:Core/Src/main.c **** int8_t stream_sensor_data_forced_mode(struct bme280_dev *dev)
 412:Core/Src/main.c **** {
 413:Core/Src/main.c ****   reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 414:Core/Src/main.c ****   /* Wait for the measurement to complete and print data  */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   HAL_Delay(req_delay); // 9 ms !!!
 417:Core/Src/main.c ****   reslt = bme280_get_sensor_data(BME280_TEMP | BME280_HUM, &comp_data, dev);
 418:Core/Src/main.c ****   return reslt;
 419:Core/Src/main.c **** }
 420:Core/Src/main.c **** 
 421:Core/Src/main.c **** void go_down(uint16_t vBat)
 422:Core/Src/main.c **** {
 423:Core/Src/main.c ****   /* S H U T   D O W N */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   printf("Go down\n");
 426:Core/Src/main.c ****   printf("Clear...\r\n");
 427:Core/Src/main.c ****   final_message(vBat);
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   // Turn all power off, exept the RTC.
 430:Core/Src/main.c ****   // Code must be inserted here !
 431:Core/Src/main.c ****   // write RTC_Register Magic2
 432:Core/Src/main.c ****   // First at main check Magic2, if true  deepPowerDown
 433:Core/Src/main.c ****   // deepPowerDown(255); // need minutes
 434:Core/Src/main.c **** }
 435:Core/Src/main.c **** 
 436:Core/Src/main.c **** /* USER CODE END 4 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /**
 439:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 440:Core/Src/main.c ****  * @retval None
 441:Core/Src/main.c ****  */
 442:Core/Src/main.c **** void Error_Handler(void)
  96              		.loc 1 442 6 view .LVU27
 443:Core/Src/main.c **** {
 444:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 445:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 446:Core/Src/main.c ****   __disable_irq();
  97              		.loc 1 446 3 view .LVU28
  98              	.LBB35:
  99              	.LBI35:
 100              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 11


  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 12


  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 13


 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 14


 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 15


 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 16


 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 17


 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 18


 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 19


 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 20


 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 21


 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 22


 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 23


 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 24


 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 25


 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 26


 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 27


 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 101              		.loc 2 960 27 view .LVU29
 102              	.LBB36:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 103              		.loc 2 962 3 view .LVU30
 104              		.syntax divided
 105              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 106 003e 72B6     		cpsid i
 107              	@ 0 "" 2
 108              		.thumb
 109              		.syntax unified
 110              	.L3:
 111              	.LBE36:
 112              	.LBE35:
 447:Core/Src/main.c ****   while (1)
 113              		.loc 1 447 3 view .LVU31
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****   }
 114              		.loc 1 449 3 view .LVU32
 447:Core/Src/main.c ****   while (1)
 115              		.loc 1 447 9 view .LVU33
 447:Core/Src/main.c ****   while (1)
 116              		.loc 1 447 3 view .LVU34
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 28


 117              		.loc 1 449 3 view .LVU35
 447:Core/Src/main.c ****   while (1)
 118              		.loc 1 447 9 view .LVU36
 119 0040 FEE7     		b	.L3
 120              	.L2:
 121              	.LBE34:
 349:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 122              		.loc 1 349 3 view .LVU37
 350:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 123              		.loc 1 350 3 view .LVU38
 351:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 124              		.loc 1 351 3 view .LVU39
 352:Core/Src/main.c **** 
 125              		.loc 1 352 3 view .LVU40
 349:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 126              		.loc 1 349 31 is_stmt 0 view .LVU41
 127 0042 0722     		movs	r2, #7
 128 0044 0023     		movs	r3, #0
 129 0046 0092     		str	r2, [sp]
 130 0048 0193     		str	r3, [sp, #4]
 131 004a 0022     		movs	r2, #0
 132 004c 0023     		movs	r3, #0
 354:Core/Src/main.c ****   {
 133              		.loc 1 354 7 view .LVU42
 134 004e 0121     		movs	r1, #1
 135 0050 6846     		mov	r0, sp
 349:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 136              		.loc 1 349 31 view .LVU43
 137 0052 0292     		str	r2, [sp, #8]
 138 0054 0393     		str	r3, [sp, #12]
 354:Core/Src/main.c ****   {
 139              		.loc 1 354 3 is_stmt 1 view .LVU44
 354:Core/Src/main.c ****   {
 140              		.loc 1 354 7 is_stmt 0 view .LVU45
 141 0056 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 142              	.LVL4:
 354:Core/Src/main.c ****   {
 143              		.loc 1 354 6 view .LVU46
 144 005a 0028     		cmp	r0, #0
 145 005c 01D0     		beq	.L1
 356:Core/Src/main.c ****   }
 146              		.loc 1 356 5 is_stmt 1 view .LVU47
 147              	.LBB37:
 148              	.LBI37:
 442:Core/Src/main.c **** {
 149              		.loc 1 442 6 view .LVU48
 446:Core/Src/main.c ****   while (1)
 150              		.loc 1 446 3 view .LVU49
 151              	.LBB38:
 152              	.LBI38:
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153              		.loc 2 960 27 view .LVU50
 154              	.LBB39:
 155              		.loc 2 962 3 view .LVU51
 156              		.syntax divided
 157              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 158 005e 72B6     		cpsid i
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 29


 159              	@ 0 "" 2
 160              		.thumb
 161              		.syntax unified
 162              	.L5:
 163              	.LBE39:
 164              	.LBE38:
 447:Core/Src/main.c ****   {
 165              		.loc 1 447 3 view .LVU52
 166              		.loc 1 449 3 view .LVU53
 447:Core/Src/main.c ****   {
 167              		.loc 1 447 9 view .LVU54
 447:Core/Src/main.c ****   {
 168              		.loc 1 447 3 view .LVU55
 169              		.loc 1 449 3 view .LVU56
 447:Core/Src/main.c ****   {
 170              		.loc 1 447 9 view .LVU57
 171 0060 FEE7     		b	.L5
 172              	.L1:
 173              	.LBE37:
 358:Core/Src/main.c **** 
 174              		.loc 1 358 1 is_stmt 0 view .LVU58
 175 0062 19B0     		add	sp, sp, #100
 176              		@ sp needed
 177 0064 00BD     		pop	{pc}
 178              		.cfi_endproc
 179              	.LFE1427:
 181 0066 C046     		.section	.text.read_RTCRam,"ax",%progbits
 182              		.align	1
 183              		.p2align 2,,3
 184              		.global	read_RTCRam
 185              		.syntax unified
 186              		.code	16
 187              		.thumb_func
 189              	read_RTCRam:
 190              	.LVL5:
 191              	.LFB1428:
 364:Core/Src/main.c ****   // Create a buffer to hold the data to be read
 192              		.loc 1 364 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 8
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 366:Core/Src/main.c **** 
 196              		.loc 1 366 3 view .LVU60
 369:Core/Src/main.c ****   {
 197              		.loc 1 369 3 view .LVU61
 364:Core/Src/main.c ****   // Create a buffer to hold the data to be read
 198              		.loc 1 364 1 is_stmt 0 view .LVU62
 199 0000 10B5     		push	{r4, lr}
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
 204 0002 82B0     		sub	sp, sp, #8
 205              	.LCFI3:
 206              		.cfi_def_cfa_offset 16
 364:Core/Src/main.c ****   // Create a buffer to hold the data to be read
 207              		.loc 1 364 1 view .LVU63
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 30


 208 0004 0C00     		movs	r4, r1
 209 0006 1300     		movs	r3, r2
 369:Core/Src/main.c ****   {
 210              		.loc 1 369 8 view .LVU64
 211 0008 01A9     		add	r1, sp, #4
 212              	.LVL6:
 369:Core/Src/main.c ****   {
 213              		.loc 1 369 8 view .LVU65
 214 000a 0222     		movs	r2, #2
 215              	.LVL7:
 369:Core/Src/main.c ****   {
 216              		.loc 1 369 8 view .LVU66
 217 000c FFF7FEFF 		bl	readRam
 218              	.LVL8:
 369:Core/Src/main.c ****   {
 219              		.loc 1 369 6 view .LVU67
 220 0010 0028     		cmp	r0, #0
 221 0012 02D0     		beq	.L8
 376:Core/Src/main.c **** 
 222              		.loc 1 376 3 is_stmt 1 view .LVU68
 376:Core/Src/main.c **** 
 223              		.loc 1 376 14 is_stmt 0 view .LVU69
 224 0014 6B46     		mov	r3, sp
 225 0016 9B88     		ldrh	r3, [r3, #4]
 226 0018 2380     		strh	r3, [r4]
 378:Core/Src/main.c **** }
 227              		.loc 1 378 3 is_stmt 1 view .LVU70
 228              	.L8:
 379:Core/Src/main.c **** 
 229              		.loc 1 379 1 is_stmt 0 view .LVU71
 230 001a 02B0     		add	sp, sp, #8
 231              		@ sp needed
 232              	.LVL9:
 379:Core/Src/main.c **** 
 233              		.loc 1 379 1 view .LVU72
 234 001c 10BD     		pop	{r4, pc}
 235              		.cfi_endproc
 236              	.LFE1428:
 238 001e C046     		.section	.text.write_ToRTCRam,"ax",%progbits
 239              		.align	1
 240              		.p2align 2,,3
 241              		.global	write_ToRTCRam
 242              		.syntax unified
 243              		.code	16
 244              		.thumb_func
 246              	write_ToRTCRam:
 247              	.LVL10:
 248              	.LFB1429:
 383:Core/Src/main.c ****   // Create a buffer to hold the data to be written
 249              		.loc 1 383 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 8
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 385:Core/Src/main.c **** 
 253              		.loc 1 385 3 view .LVU74
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 254              		.loc 1 388 3 view .LVU75
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 31


 389:Core/Src/main.c **** 
 255              		.loc 1 389 3 view .LVU76
 383:Core/Src/main.c ****   // Create a buffer to hold the data to be written
 256              		.loc 1 383 1 is_stmt 0 view .LVU77
 257 0000 10B5     		push	{r4, lr}
 258              	.LCFI4:
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 4, -8
 261              		.cfi_offset 14, -4
 262 0002 0C00     		movs	r4, r1
 263 0004 82B0     		sub	sp, sp, #8
 264              	.LCFI5:
 265              		.cfi_def_cfa_offset 16
 383:Core/Src/main.c ****   // Create a buffer to hold the data to be written
 266              		.loc 1 383 1 view .LVU78
 267 0006 1300     		movs	r3, r2
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 268              		.loc 1 388 11 view .LVU79
 269 0008 01A9     		add	r1, sp, #4
 270              	.LVL11:
 392:Core/Src/main.c **** }
 271              		.loc 1 392 10 view .LVU80
 272 000a 0222     		movs	r2, #2
 273              	.LVL12:
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 274              		.loc 1 388 11 view .LVU81
 275 000c 0C80     		strh	r4, [r1]
 392:Core/Src/main.c **** }
 276              		.loc 1 392 3 is_stmt 1 view .LVU82
 392:Core/Src/main.c **** }
 277              		.loc 1 392 10 is_stmt 0 view .LVU83
 278 000e FFF7FEFF 		bl	writeRam
 279              	.LVL13:
 393:Core/Src/main.c **** 
 280              		.loc 1 393 1 view .LVU84
 281 0012 02B0     		add	sp, sp, #8
 282              		@ sp needed
 283 0014 10BD     		pop	{r4, pc}
 284              		.cfi_endproc
 285              	.LFE1429:
 287 0016 C046     		.section	.rodata.print_error.str1.4,"aMS",%progbits,1
 288              		.align	2
 289              	.LC0:
 290 0000 202A2A2A 		.ascii	" *** Error:  %s ,   %d\012\000"
 290      20457272 
 290      6F723A20 
 290      20257320 
 290      2C202020 
 291              		.align	2
 292              	.LC3:
 293 0018 202A2A2A 		.ascii	" *** timeout_reset:  %s    %d\012\000"
 293      2074696D 
 293      656F7574 
 293      5F726573 
 293      65743A20 
 294              		.section	.text.print_error,"ax",%progbits
 295              		.align	1
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 32


 296              		.p2align 2,,3
 297              		.global	print_error
 298              		.syntax unified
 299              		.code	16
 300              		.thumb_func
 302              	print_error:
 303              	.LVL14:
 304              	.LFB1430:
 397:Core/Src/main.c ****   printf(" *** Error:  %s ,   %d\n", func, line);
 305              		.loc 1 397 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 398:Core/Src/main.c ****   HAL_Delay(100);
 309              		.loc 1 398 3 view .LVU86
 310 0000 0B4B     		ldr	r3, .L14
 397:Core/Src/main.c ****   printf(" *** Error:  %s ,   %d\n", func, line);
 311              		.loc 1 397 1 is_stmt 0 view .LVU87
 312 0002 10B5     		push	{r4, lr}
 313              	.LCFI6:
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 4, -8
 316              		.cfi_offset 14, -4
 397:Core/Src/main.c ****   printf(" *** Error:  %s ,   %d\n", func, line);
 317              		.loc 1 397 1 view .LVU88
 318 0004 0A00     		movs	r2, r1
 401:Core/Src/main.c **** 
 319              		.loc 1 401 1 view .LVU89
 320              		@ sp needed
 398:Core/Src/main.c ****   HAL_Delay(100);
 321              		.loc 1 398 3 view .LVU90
 322 0006 0100     		movs	r1, r0
 323              	.LVL15:
 398:Core/Src/main.c ****   HAL_Delay(100);
 324              		.loc 1 398 3 view .LVU91
 325 0008 1800     		movs	r0, r3
 326              	.LVL16:
 398:Core/Src/main.c ****   HAL_Delay(100);
 327              		.loc 1 398 3 view .LVU92
 328 000a FFF7FEFF 		bl	printf_
 329              	.LVL17:
 399:Core/Src/main.c ****   timeout_reset(__func__, __LINE__);
 330              		.loc 1 399 3 is_stmt 1 view .LVU93
 331 000e 6420     		movs	r0, #100
 332 0010 FFF7FEFF 		bl	HAL_Delay
 333              	.LVL18:
 400:Core/Src/main.c **** }
 334              		.loc 1 400 3 view .LVU94
 335              	.LBB42:
 336              	.LBI42:
 403:Core/Src/main.c **** {
 337              		.loc 1 403 6 view .LVU95
 338              	.LBB43:
 405:Core/Src/main.c ****   HAL_Delay(10);
 339              		.loc 1 405 3 view .LVU96
 340 0014 C822     		movs	r2, #200
 341 0016 0749     		ldr	r1, .L14+4
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 33


 342 0018 5200     		lsls	r2, r2, #1
 343 001a 0748     		ldr	r0, .L14+8
 344 001c FFF7FEFF 		bl	printf_
 345              	.LVL19:
 406:Core/Src/main.c ****   deepPowerDown(10);
 346              		.loc 1 406 3 view .LVU97
 347 0020 0A20     		movs	r0, #10
 348 0022 FFF7FEFF 		bl	HAL_Delay
 349              	.LVL20:
 407:Core/Src/main.c **** }
 350              		.loc 1 407 3 view .LVU98
 351 0026 0A20     		movs	r0, #10
 352 0028 FFF7FEFF 		bl	deepPowerDown
 353              	.LVL21:
 407:Core/Src/main.c **** }
 354              		.loc 1 407 3 is_stmt 0 view .LVU99
 355              	.LBE43:
 356              	.LBE42:
 401:Core/Src/main.c **** 
 357              		.loc 1 401 1 view .LVU100
 358 002c 10BD     		pop	{r4, pc}
 359              	.L15:
 360 002e C046     		.align	2
 361              	.L14:
 362 0030 00000000 		.word	.LC0
 363 0034 00000000 		.word	__func__.0
 364 0038 18000000 		.word	.LC3
 365              		.cfi_endproc
 366              	.LFE1430:
 368              		.section	.text.timeout_reset,"ax",%progbits
 369              		.align	1
 370              		.p2align 2,,3
 371              		.global	timeout_reset
 372              		.syntax unified
 373              		.code	16
 374              		.thumb_func
 376              	timeout_reset:
 377              	.LVL22:
 378              	.LFB1431:
 404:Core/Src/main.c ****   printf(" *** timeout_reset:  %s    %d\n", func, line);
 379              		.loc 1 404 1 is_stmt 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 405:Core/Src/main.c ****   HAL_Delay(10);
 383              		.loc 1 405 3 view .LVU102
 404:Core/Src/main.c ****   printf(" *** timeout_reset:  %s    %d\n", func, line);
 384              		.loc 1 404 1 is_stmt 0 view .LVU103
 385 0000 10B5     		push	{r4, lr}
 386              	.LCFI7:
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 4, -8
 389              		.cfi_offset 14, -4
 405:Core/Src/main.c ****   HAL_Delay(10);
 390              		.loc 1 405 3 view .LVU104
 391 0002 064B     		ldr	r3, .L17
 404:Core/Src/main.c ****   printf(" *** timeout_reset:  %s    %d\n", func, line);
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 34


 392              		.loc 1 404 1 view .LVU105
 393 0004 0A00     		movs	r2, r1
 408:Core/Src/main.c **** 
 394              		.loc 1 408 1 view .LVU106
 395              		@ sp needed
 405:Core/Src/main.c ****   HAL_Delay(10);
 396              		.loc 1 405 3 view .LVU107
 397 0006 0100     		movs	r1, r0
 398              	.LVL23:
 405:Core/Src/main.c ****   HAL_Delay(10);
 399              		.loc 1 405 3 view .LVU108
 400 0008 1800     		movs	r0, r3
 401              	.LVL24:
 405:Core/Src/main.c ****   HAL_Delay(10);
 402              		.loc 1 405 3 view .LVU109
 403 000a FFF7FEFF 		bl	printf_
 404              	.LVL25:
 406:Core/Src/main.c ****   deepPowerDown(10);
 405              		.loc 1 406 3 is_stmt 1 view .LVU110
 406 000e 0A20     		movs	r0, #10
 407 0010 FFF7FEFF 		bl	HAL_Delay
 408              	.LVL26:
 407:Core/Src/main.c **** }
 409              		.loc 1 407 3 view .LVU111
 410 0014 0A20     		movs	r0, #10
 411 0016 FFF7FEFF 		bl	deepPowerDown
 412              	.LVL27:
 408:Core/Src/main.c **** 
 413              		.loc 1 408 1 is_stmt 0 view .LVU112
 414 001a 10BD     		pop	{r4, pc}
 415              	.L18:
 416              		.align	2
 417              	.L17:
 418 001c 18000000 		.word	.LC3
 419              		.cfi_endproc
 420              	.LFE1431:
 422              		.section	.text.stream_sensor_data_forced_mode,"ax",%progbits
 423              		.align	1
 424              		.p2align 2,,3
 425              		.global	stream_sensor_data_forced_mode
 426              		.syntax unified
 427              		.code	16
 428              		.thumb_func
 430              	stream_sensor_data_forced_mode:
 431              	.LVL28:
 432              	.LFB1432:
 412:Core/Src/main.c ****   reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 433              		.loc 1 412 1 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 413:Core/Src/main.c ****   /* Wait for the measurement to complete and print data  */
 437              		.loc 1 413 3 view .LVU114
 412:Core/Src/main.c ****   reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 438              		.loc 1 412 1 is_stmt 0 view .LVU115
 439 0000 70B5     		push	{r4, r5, r6, lr}
 440              	.LCFI8:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 35


 441              		.cfi_def_cfa_offset 16
 442              		.cfi_offset 4, -16
 443              		.cfi_offset 5, -12
 444              		.cfi_offset 6, -8
 445              		.cfi_offset 14, -4
 413:Core/Src/main.c ****   /* Wait for the measurement to complete and print data  */
 446              		.loc 1 413 11 view .LVU116
 447 0002 0100     		movs	r1, r0
 419:Core/Src/main.c **** 
 448              		.loc 1 419 1 view .LVU117
 449              		@ sp needed
 412:Core/Src/main.c ****   reslt = bme280_set_sensor_mode(BME280_FORCED_MODE, dev);
 450              		.loc 1 412 1 view .LVU118
 451 0004 0400     		movs	r4, r0
 413:Core/Src/main.c ****   /* Wait for the measurement to complete and print data  */
 452              		.loc 1 413 11 view .LVU119
 453 0006 0120     		movs	r0, #1
 454              	.LVL29:
 413:Core/Src/main.c ****   /* Wait for the measurement to complete and print data  */
 455              		.loc 1 413 11 view .LVU120
 456 0008 FFF7FEFF 		bl	bme280_set_sensor_mode
 457              	.LVL30:
 413:Core/Src/main.c ****   /* Wait for the measurement to complete and print data  */
 458              		.loc 1 413 9 view .LVU121
 459 000c 064D     		ldr	r5, .L20
 416:Core/Src/main.c ****   reslt = bme280_get_sensor_data(BME280_TEMP | BME280_HUM, &comp_data, dev);
 460              		.loc 1 416 3 view .LVU122
 461 000e 074B     		ldr	r3, .L20+4
 413:Core/Src/main.c ****   /* Wait for the measurement to complete and print data  */
 462              		.loc 1 413 9 view .LVU123
 463 0010 2870     		strb	r0, [r5]
 416:Core/Src/main.c ****   reslt = bme280_get_sensor_data(BME280_TEMP | BME280_HUM, &comp_data, dev);
 464              		.loc 1 416 3 is_stmt 1 view .LVU124
 465 0012 1868     		ldr	r0, [r3]
 466 0014 FFF7FEFF 		bl	HAL_Delay
 467              	.LVL31:
 417:Core/Src/main.c ****   return reslt;
 468              		.loc 1 417 3 view .LVU125
 417:Core/Src/main.c ****   return reslt;
 469              		.loc 1 417 11 is_stmt 0 view .LVU126
 470 0018 2200     		movs	r2, r4
 471 001a 0549     		ldr	r1, .L20+8
 472 001c 0620     		movs	r0, #6
 473 001e FFF7FEFF 		bl	bme280_get_sensor_data
 474              	.LVL32:
 417:Core/Src/main.c ****   return reslt;
 475              		.loc 1 417 9 view .LVU127
 476 0022 2870     		strb	r0, [r5]
 418:Core/Src/main.c **** }
 477              		.loc 1 418 3 is_stmt 1 view .LVU128
 478              	.LVL33:
 419:Core/Src/main.c **** 
 479              		.loc 1 419 1 is_stmt 0 view .LVU129
 480 0024 70BD     		pop	{r4, r5, r6, pc}
 481              	.L21:
 482 0026 C046     		.align	2
 483              	.L20:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 36


 484 0028 00000000 		.word	reslt
 485 002c 00000000 		.word	req_delay
 486 0030 00000000 		.word	comp_data
 487              		.cfi_endproc
 488              	.LFE1432:
 490              		.section	.rodata.go_down.str1.4,"aMS",%progbits,1
 491              		.align	2
 492              	.LC9:
 493 0000 476F2064 		.ascii	"Go down\012\000"
 493      6F776E0A 
 493      00
 494 0009 000000   		.align	2
 495              	.LC11:
 496 000c 436C6561 		.ascii	"Clear...\015\012\000"
 496      722E2E2E 
 496      0D0A00
 497              		.section	.text.go_down,"ax",%progbits
 498              		.align	1
 499              		.p2align 2,,3
 500              		.global	go_down
 501              		.syntax unified
 502              		.code	16
 503              		.thumb_func
 505              	go_down:
 506              	.LVL34:
 507              	.LFB1433:
 422:Core/Src/main.c ****   /* S H U T   D O W N */
 508              		.loc 1 422 1 is_stmt 1 view -0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 425:Core/Src/main.c ****   printf("Clear...\r\n");
 512              		.loc 1 425 3 view .LVU131
 422:Core/Src/main.c ****   /* S H U T   D O W N */
 513              		.loc 1 422 1 is_stmt 0 view .LVU132
 514 0000 10B5     		push	{r4, lr}
 515              	.LCFI9:
 516              		.cfi_def_cfa_offset 8
 517              		.cfi_offset 4, -8
 518              		.cfi_offset 14, -4
 422:Core/Src/main.c ****   /* S H U T   D O W N */
 519              		.loc 1 422 1 view .LVU133
 520 0002 0400     		movs	r4, r0
 434:Core/Src/main.c **** 
 521              		.loc 1 434 1 view .LVU134
 522              		@ sp needed
 425:Core/Src/main.c ****   printf("Clear...\r\n");
 523              		.loc 1 425 3 view .LVU135
 524 0004 0448     		ldr	r0, .L23
 525              	.LVL35:
 425:Core/Src/main.c ****   printf("Clear...\r\n");
 526              		.loc 1 425 3 view .LVU136
 527 0006 FFF7FEFF 		bl	printf_
 528              	.LVL36:
 426:Core/Src/main.c ****   final_message(vBat);
 529              		.loc 1 426 3 is_stmt 1 view .LVU137
 530 000a 0448     		ldr	r0, .L23+4
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 37


 531 000c FFF7FEFF 		bl	printf_
 532              	.LVL37:
 427:Core/Src/main.c **** 
 533              		.loc 1 427 3 view .LVU138
 534 0010 2000     		movs	r0, r4
 535 0012 FFF7FEFF 		bl	final_message
 536              	.LVL38:
 434:Core/Src/main.c **** 
 537              		.loc 1 434 1 is_stmt 0 view .LVU139
 538 0016 10BD     		pop	{r4, pc}
 539              	.L24:
 540              		.align	2
 541              	.L23:
 542 0018 00000000 		.word	.LC9
 543 001c 0C000000 		.word	.LC11
 544              		.cfi_endproc
 545              	.LFE1433:
 547              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 548              		.align	2
 549              	.LC18:
 550 0000 0A4D4149 		.ascii	"\012MAIN. First power ON.   %d\012\000"
 550      4E2E2046 
 550      69727374 
 550      20706F77 
 550      6572204F 
 551 001d 000000   		.align	2
 552              	.LC20:
 553 0020 7764616C 		.ascii	"wdalarm = 0x%x\012\000"
 553      61726D20 
 553      3D203078 
 553      25780A00 
 554              		.align	2
 555              	.LC22:
 556 0030 0A4D4149 		.ascii	"\012MAIN. Startup from RTC\012\000"
 556      4E2E2053 
 556      74617274 
 556      75702066 
 556      726F6D20 
 557 0049 000000   		.align	2
 558              	.LC28:
 559 004c 4661696C 		.ascii	"Failed to initialize the device (code %+d).\012\000"
 559      65642074 
 559      6F20696E 
 559      69746961 
 559      6C697A65 
 560 0079 000000   		.align	2
 561              	.LC32:
 562 007c 4661696C 		.ascii	"Failed to stream sensor data (code %+d).\000"
 562      65642074 
 562      6F207374 
 562      7265616D 
 562      2073656E 
 563 00a5 000000   		.align	2
 564              	.LC36:
 565 00a8 685F203D 		.ascii	"h_ = %d   h_old = %d   t_ = %d   t_old = %d\012\000"
 565      20256420 
 565      2020685F 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 38


 565      6F6C6420 
 565      3D202564 
 566 00d5 000000   		.align	2
 567              	.LC38:
 568 00d8 76426174 		.ascii	"vBat = %d, vbat_old = %d\012\000"
 568      203D2025 
 568      642C2076 
 568      6261745F 
 568      6F6C6420 
 569 00f2 0000     		.align	2
 570              	.LC40:
 571 00f4 696E6974 		.ascii	"initialized_flag5 = 0x%x\012\000"
 571      69616C69 
 571      7A65645F 
 571      666C6167 
 571      35203D20 
 572 010e 0000     		.align	2
 573              	.LC42:
 574 0110 696E6974 		.ascii	"initialized_flag = 0x%x\012\000"
 574      69616C69 
 574      7A65645F 
 574      666C6167 
 574      203D2030 
 575              		.section	.text.startup.main,"ax",%progbits
 576              		.align	1
 577              		.p2align 2,,3
 578              		.global	main
 579              		.syntax unified
 580              		.code	16
 581              		.thumb_func
 583              	main:
 584              	.LFB1426:
 109:Core/Src/main.c **** 
 585              		.loc 1 109 1 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 24
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Core/Src/main.c ****   uint8_t dev_addr = 0;
 589              		.loc 1 113 3 view .LVU141
 114:Core/Src/main.c ****   dev.intf_ptr = &dev_addr;
 590              		.loc 1 114 3 view .LVU142
 109:Core/Src/main.c **** 
 591              		.loc 1 109 1 is_stmt 0 view .LVU143
 592 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 593              	.LCFI10:
 594              		.cfi_def_cfa_offset 20
 595              		.cfi_offset 4, -20
 596              		.cfi_offset 5, -16
 597              		.cfi_offset 6, -12
 598              		.cfi_offset 7, -8
 599              		.cfi_offset 14, -4
 600 0002 DE46     		mov	lr, fp
 601 0004 5746     		mov	r7, r10
 602 0006 4E46     		mov	r6, r9
 603 0008 4546     		mov	r5, r8
 604 000a E0B5     		push	{r5, r6, r7, lr}
 605              	.LCFI11:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 39


 606              		.cfi_def_cfa_offset 36
 607              		.cfi_offset 8, -36
 608              		.cfi_offset 9, -32
 609              		.cfi_offset 10, -28
 610              		.cfi_offset 11, -24
 611 000c 89B0     		sub	sp, sp, #36
 612              	.LCFI12:
 613              		.cfi_def_cfa_offset 72
 114:Core/Src/main.c ****   dev.intf_ptr = &dev_addr;
 614              		.loc 1 114 11 view .LVU144
 615 000e 04AB     		add	r3, sp, #16
 616 0010 9C46     		mov	ip, r3
 617 0012 0B22     		movs	r2, #11
 618 0014 0023     		movs	r3, #0
 115:Core/Src/main.c ****   dev.intf = BME280_SPI_INTF;
 619              		.loc 1 115 16 view .LVU145
 620 0016 C14F     		ldr	r7, .L62
 114:Core/Src/main.c ****   dev.intf_ptr = &dev_addr;
 621              		.loc 1 114 11 view .LVU146
 622 0018 6244     		add	r2, r2, ip
 623 001a 1370     		strb	r3, [r2]
 115:Core/Src/main.c ****   dev.intf = BME280_SPI_INTF;
 624              		.loc 1 115 3 is_stmt 1 view .LVU147
 116:Core/Src/main.c ****   dev.read = user_spi_read;
 625              		.loc 1 116 12 is_stmt 0 view .LVU148
 626 001c 3B72     		strb	r3, [r7, #8]
 117:Core/Src/main.c ****   dev.write = user_spi_write;
 627              		.loc 1 117 12 view .LVU149
 628 001e C04B     		ldr	r3, .L62+4
 115:Core/Src/main.c ****   dev.intf = BME280_SPI_INTF;
 629              		.loc 1 115 16 view .LVU150
 630 0020 7A60     		str	r2, [r7, #4]
 116:Core/Src/main.c ****   dev.read = user_spi_read;
 631              		.loc 1 116 3 is_stmt 1 view .LVU151
 117:Core/Src/main.c ****   dev.write = user_spi_write;
 632              		.loc 1 117 3 view .LVU152
 117:Core/Src/main.c ****   dev.write = user_spi_write;
 633              		.loc 1 117 12 is_stmt 0 view .LVU153
 634 0022 FB60     		str	r3, [r7, #12]
 118:Core/Src/main.c ****   dev.delay_us = user_delay_us;
 635              		.loc 1 118 3 is_stmt 1 view .LVU154
 118:Core/Src/main.c ****   dev.delay_us = user_delay_us;
 636              		.loc 1 118 13 is_stmt 0 view .LVU155
 637 0024 BF4B     		ldr	r3, .L62+8
 638 0026 3B61     		str	r3, [r7, #16]
 119:Core/Src/main.c **** 
 639              		.loc 1 119 3 is_stmt 1 view .LVU156
 119:Core/Src/main.c **** 
 640              		.loc 1 119 16 is_stmt 0 view .LVU157
 641 0028 BF4B     		ldr	r3, .L62+12
 642 002a 7B61     		str	r3, [r7, #20]
 126:Core/Src/main.c **** 
 643              		.loc 1 126 3 is_stmt 1 view .LVU158
 644 002c FFF7FEFF 		bl	HAL_Init
 645              	.LVL39:
 129:Core/Src/main.c ****   uint16_t t_;
 646              		.loc 1 129 3 view .LVU159
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 40


 130:Core/Src/main.c ****   uint16_t vbat_output_flag;
 647              		.loc 1 130 3 view .LVU160
 131:Core/Src/main.c **** 
 648              		.loc 1 131 3 view .LVU161
 133:Core/Src/main.c ****   uint8_t battery_new = 0;
 649              		.loc 1 133 3 view .LVU162
 134:Core/Src/main.c ****   uint8_t humidity_new = 0;
 650              		.loc 1 134 3 view .LVU163
 135:Core/Src/main.c **** 
 651              		.loc 1 135 3 view .LVU164
 140:Core/Src/main.c **** 
 652              		.loc 1 140 3 view .LVU165
 653 0030 FFF7FEFF 		bl	SystemClock_Config
 654              	.LVL40:
 147:Core/Src/main.c ****   MX_ADC1_Init();
 655              		.loc 1 147 3 view .LVU166
 656 0034 FFF7FEFF 		bl	MX_GPIO_Init
 657              	.LVL41:
 148:Core/Src/main.c ****   MX_RTC_Init();
 658              		.loc 1 148 3 view .LVU167
 659 0038 FFF7FEFF 		bl	MX_ADC1_Init
 660              	.LVL42:
 149:Core/Src/main.c ****   MX_SPI1_Init();
 661              		.loc 1 149 3 view .LVU168
 662 003c FFF7FEFF 		bl	MX_RTC_Init
 663              	.LVL43:
 150:Core/Src/main.c ****   MX_USART2_UART_Init();
 664              		.loc 1 150 3 view .LVU169
 665 0040 FFF7FEFF 		bl	MX_SPI1_Init
 666              	.LVL44:
 151:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 667              		.loc 1 151 3 view .LVU170
 668 0044 FFF7FEFF 		bl	MX_USART2_UART_Init
 669              	.LVL45:
 154:Core/Src/main.c ****                                   //	LL_DBGMCU_EnableDBGStopMode();
 670              		.loc 1 154 3 view .LVU171
 671              	.LBB44:
 672              	.LBI44:
 673              		.file 3 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h"
   1:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
   2:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @file    stm32u0xx_ll_system.h
   4:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @author  GPM Application Team
   5:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   @verbatim
   7:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****     [..]
  11:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****     used by user:
  13:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****       (+) Access to DBG registers
  15:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****       (+) Access to VREFBUF registers
  17:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  18:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   @endverbatim
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 41


  19:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   ******************************************************************************
  20:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @attention
  21:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *
  22:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * Copyright (c) 2023 STMicroelectronics.
  23:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * All rights reserved.
  24:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *
  25:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  26:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * the root directory of this software component.
  27:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  28:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   ******************************************************************************
  29:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  30:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  31:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  32:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #ifndef STM32U0xx_LL_SYSTEM_H
  33:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define STM32U0xx_LL_SYSTEM_H
  34:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  35:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #ifdef __cplusplus
  36:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** extern "C" {
  37:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif
  38:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  39:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  40:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #include "stm32u0xx.h"
  41:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  42:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @addtogroup STM32U0xx_LL_Driver
  43:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
  44:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  45:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  46:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBG)
  47:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  48:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  49:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
  50:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  51:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  52:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  53:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  54:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  55:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  56:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  57:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
  58:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  59:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  60:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
  61:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
  62:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  63:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  64:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  65:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  66:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  67:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  68:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  69:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
  70:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  71:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  72:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  73:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
  74:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  75:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH               0x00000000U                                           /
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 42


  76:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH         SYSCFG_CFGR1_MEM_MODE_0                               /
  77:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM                (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0)   /
  78:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
  79:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
  80:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  81:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  82:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_PIN_RMP SYSCFG PIN RMP
  83:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
  84:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  85:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_PIN_RMP_PA11              SYSCFG_CFGR1_PA11_RMP                           /*!< PA
  86:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_PIN_RMP_PA12              SYSCFG_CFGR1_PA12_RMP                           /*!< PA
  87:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
  88:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
  89:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  90:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  91:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IR_MOD SYSCFG IR Modulation
  92:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
  93:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
  94:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_TIM16       0x00000000U                                        /*!< 00: Ti
  95:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_USART1      (SYSCFG_CFGR1_IR_MOD_0)                            /*!< 01: US
  96:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_IR_MOD_USART2      (SYSCFG_CFGR1_IR_MOD_1)                            /*!< 10: US
  97:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
  98:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
  99:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 100:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 101:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IR_POL SYSCFG IR Polarity
 102:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 103:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 104:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_IR_POL_NOT_INVERTED  0x00000000U                                     /*!< 0: Outp
 105:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_IR_POL_INVERTED     (SYSCFG_CFGR1_IR_POL)                            /*!< 1: Outp
 106:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 107:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 108:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 109:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 110:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 111:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 112:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 113:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< I2C PB6 Fast mode plus */
 114:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< I2C PB7 Fast mode plus */
 115:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< I2C PB8 Fast mode plus */
 116:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< I2C PB9 Fast mode plus */
 117:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PA9     SYSCFG_CFGR1_I2C_PA9_FMP  /*!< Enable Fast Mode Plus on 
 118:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PA10    SYSCFG_CFGR1_I2C_PA10_FMP /*!< Enable Fast Mode Plus on 
 119:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 120:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 121:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 122:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 123:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 124:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 125:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 126:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 127:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_CCL          SYSCFG_CFGR2_CCL            /*!< Enables and locks the conn
 128:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                                                                           output of TIM1/15/16 Brea
 129:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SPL          SYSCFG_CFGR2_SPL            /*!< Enables and locks the SRAM
 130:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                                                                           to TIM1/15/16 Break input
 131:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVDL         SYSCFG_CFGR2_PVDL           /*!< Enables and locks the PVD 
 132:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                                                                           and also the PVDE and PLS
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 43


 133:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                                                                           Control Interface */
 134:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECCL         SYSCFG_CFGR2_ECCL           /*!< Enables and locks the flas
 135:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                                                                           to TIM1/15/16 Break input
 136:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_BKPL         SYSCFG_CFGR2_BKPL           /*!< Enables and locks the SRAM
 137:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 138:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 139:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 140:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 141:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TSCIOCONTROL SYSCFG TSC IOCONTROL
 142:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 143:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 144:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_TSCIOCONTROL_REG      0x00000000U                 /*!< I/O configured through the
 145:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_SYSCFG_TSCIOCONTROL_ANALOG   SYSCFG_TSCCR_TSCIOCTRL      /*!< I/O configured as analog w
 146:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 147:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 148:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 149:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 150:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 151:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_STOP_IP  DBGMCU APB1 STOP IP
 152:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 153:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 154:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APBFZ1_DBG_TIM2_STOP       /*!< TIM2 counter stop
 155:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APBFZ1_DBG_TIM3_STOP       /*!< TIM3 counter stop
 156:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APBFZ1_DBG_TIM4_STOP       /*!< TIM4 counter stop
 157:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APBFZ1_DBG_TIM6_STOP       /*!< TIM6 counter stop
 158:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APBFZ1_DBG_TIM7_STOP       /*!< TIM7 counter stop
 159:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APBFZ1_DBG_RTC_STOP        /*!< RTC Calendar froz
 160:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APBFZ1_DBG_WWDG_STOP       /*!< Debug Window Watc
 161:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APBFZ1_DBG_IWDG_STOP       /*!< Debug Independent
 162:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APBFZ1_DBG_I2C3_STOP       /*!< I2C3 counter stop
 163:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APBFZ1_DBG_I2C1_STOP       /*!< I2C1 counter stop
 164:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM2_STOP    DBGMCU_APBFZ1_DBG_LPTIM2_STOP     /*!< LPTIM2 counter st
 165:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APBFZ1_DBG_LPTIM1_STOP     /*!< LPTIM1 counter st
 166:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 167:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 168:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 169:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 170:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_STOP_IP DBGMCU APB1 STOP IP
 171:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 172:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 173:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM1_STOP      DBGMCU_APBFZ2_DBG_TIM1_STOP       /*!< TIM1 counter stop
 174:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM14_STOP     DBGMCU_APBFZ2_DBG_TIM14_STOP      /*!< TIM14 counter sto
 175:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM15_STOP     DBGMCU_APBFZ2_DBG_TIM15_STOP      /*!< TIM15 counter sto
 176:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_TIM16_STOP     DBGMCU_APBFZ2_DBG_TIM16_STOP      /*!< TIM16 counter sto
 177:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM3_STOP    DBGMCU_APBFZ2_DBG_LPTIM3_STOP     /*!< LPTIM3 counter st
 178:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 179:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 180:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 181:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 182:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(VREFBUF)
 183:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 184:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 185:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 186:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          0x00000000U            /*!< Voltage reference scale 0 (V
 187:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS        /*!< Voltage reference scale 1 (V
 188:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 189:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 44


 190:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 191:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* VREFBUF */
 192:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 193:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 194:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 195:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 196:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U            /*!< FLASH Zero Latency cycle */
 197:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0    /*!< FLASH One Latency cycle */
 198:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1    /*!< FLASH Two wait states */
 199:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 200:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 201:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 202:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 203:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_KEY FLASH KEY
 204:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 205:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 206:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define FLASH_KEY1    0x45670123U  /*!< Flash Unlock key1 */
 207:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #define FLASH_KEY2    0xCDEF89ABU  /*!< Flash Unlock key2 */
 208:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 209:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 210:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 211:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 212:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 213:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 214:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
 215:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 216:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 217:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 218:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 219:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 220:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 221:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 222:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 223:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 224:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 225:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
 226:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 227:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 228:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 229:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 230:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 231:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 232:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 233:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 234:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 235:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 236:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 237:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 238:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 239:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 240:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 241:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 242:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 243:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 244:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 245:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 246:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 45


 247:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 248:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 249:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 250:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 251:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 252:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 253:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 254:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 255:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 256:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable remap of a pin on different pad
 257:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 PA11_RMP  LL_SYSCFG_EnablePinRemap\n
 258:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 PA12_RMP   LL_SYSCFG_EnablePinRemap\n
 259:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  PinRemap This parameter can be a combination of the following values:
 260:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PIN_RMP_PA11
 261:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PIN_RMP_PA12
 262:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 263:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 264:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnablePinRemap(uint32_t PinRemap)
 265:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 266:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, PinRemap);
 267:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 268:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 269:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 270:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable remap of a pin on different pad
 271:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 PA11_RMP  LL_SYSCFG_DisablePinRemap\n
 272:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 PA12_RMP   LL_SYSCFG_DisablePinRemap\n
 273:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  PinRemap This parameter can be a combination of the following values:
 274:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PIN_RMP_PA11
 275:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PIN_RMP_PA12
 276:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 277:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 278:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisablePinRemap(uint32_t PinRemap)
 279:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 280:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, PinRemap);
 281:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 282:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 283:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 284:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Set IR Modulation Envelope signal source.
 285:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 IR_MOD  LL_SYSCFG_SetIRModEnvelopeSignal
 286:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 287:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_MOD_TIM16
 288:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_MOD_USART1
 289:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_MOD_USART2
 290:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 291:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 292:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source)
 293:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 294:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD, Source);
 295:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 296:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 297:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 298:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Get IR Modulation Envelope signal source.
 299:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 IR_MOD  LL_SYSCFG_GetIRModEnvelopeSignal
 300:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 301:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_MOD_TIM16
 302:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_MOD_USART1
 303:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_MOD_USART2
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 46


 304:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 305:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void)
 306:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 307:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_MOD));
 308:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 309:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 310:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 311:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Set IR Output polarity.
 312:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 IR_POL  LL_SYSCFG_SetIRPolarity
 313:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  Polarity This parameter can be one of the following values:
 314:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_POL_INVERTED
 315:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED
 316:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 317:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 318:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetIRPolarity(uint32_t Polarity)
 319:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 320:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL, Polarity);
 321:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 322:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 323:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 324:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Get IR Output polarity.
 325:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 IR_POL  LL_SYSCFG_GetIRPolarity
 326:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 327:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_POL_INVERTED
 328:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_IR_POL_NOT_INVERTED
 329:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 330:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetIRPolarity(void)
 331:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 332:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_IR_POL));
 333:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 334:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 335:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 336:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 337:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 338:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 339:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 340:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 341:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP.
 342:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 343:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 344:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 345:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         usage with ADC.
 346:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 347:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 348:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 349:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 350:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 351:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 352:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 353:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 354:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 355:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 356:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 357:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 358:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 359:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 360:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP.
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 47


 361:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 362:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 363:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 364:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         usage with ADC.
 365:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 366:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 367:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 368:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 369:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 370:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 371:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 372:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 373:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 374:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 375:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6   LL_SYSCFG_EnableFastModePlus\n
 376:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PB7   LL_SYSCFG_EnableFastModePlus\n
 377:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PB8   LL_SYSCFG_EnableFastModePlus\n
 378:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PB9   LL_SYSCFG_EnableFastModePlus\n
 379:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PA9   LL_SYSCFG_EnableFastModePlus\n
 380:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PA10  LL_SYSCFG_EnableFastModePlus\n
 381:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_I2C3  LL_SYSCFG_EnableFastModePlus\n
 382:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 383:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 384:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 385:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 386:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 387:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9
 388:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10
 389:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 390:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 391:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 392:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 393:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 394:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 395:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 396:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 397:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 398:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 399:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_FMP_PB6   LL_SYSCFG_DisableFastModePlus\n
 400:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PB7   LL_SYSCFG_DisableFastModePlus\n
 401:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PB8   LL_SYSCFG_DisableFastModePlus\n
 402:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PB9   LL_SYSCFG_DisableFastModePlus\n
 403:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PA9   LL_SYSCFG_DisableFastModePlus\n
 404:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_PA10  LL_SYSCFG_DisableFastModePlus\n
 405:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_FMP_I2C3  LL_SYSCFG_DisableFastModePlus\n
 406:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 407:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 408:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 409:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 410:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 411:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA9
 412:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PA10
 413:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 414:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
 415:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 416:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 417:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 48


 418:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 419:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 420:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 421:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 422:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Window watchdog interrupt occurred or not.
 423:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE0 SR_EWDG       LL_SYSCFG_IsActiveFlag_WWDG
 424:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 425:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 426:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void)
 427:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 428:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[0], SYSCFG_ITLINE0_SR_WWDG) == (SYSCFG_ITLINE0_SR_WWDG)) ? 1
 429:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 430:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 431:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 432:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if PVD supply monitoring interrupt occurred or not (EXTI line 16).
 433:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE1 SR_PVDOUT     LL_SYSCFG_IsActiveFlag_PVDOUT
 434:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 435:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 436:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void)
 437:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 438:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVDOUT) == (SYSCFG_ITLINE1_SR_PVDOUT))
 439:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 440:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 441:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(SYSCFG_ITLINE1_SR_PVMOUT1)
 442:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 443:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if PVM supply monitoring interrupt occurred or not (EXTI line 19).
 444:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE1 SR_PVMOUT1     LL_SYSCFG_IsActiveFlag_PVMOUT1
 445:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 446:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 447:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVMOUT1(void)
 448:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 449:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVMOUT1) == (SYSCFG_ITLINE1_SR_PVMOUT1
 450:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 451:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* SYSCFG_ITLINE1_SR_PVMOUT1 */
 452:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 453:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 454:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if PVM supply monitoring interrupt occurred or not (EXTI line 20).
 455:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE1 SR_PVMOUT3     LL_SYSCFG_IsActiveFlag_PVMOUT3
 456:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 457:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 458:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVMOUT3(void)
 459:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 460:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVMOUT3) == (SYSCFG_ITLINE1_SR_PVMOUT3
 461:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 462:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 463:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 464:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if PVM supply monitoring interrupt occurred or not (EXTI line 21).
 465:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE1 SR_PVMOUT4     LL_SYSCFG_IsActiveFlag_PVMOUT4
 466:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 467:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 468:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVMOUT4(void)
 469:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 470:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[1], SYSCFG_ITLINE1_SR_PVMOUT4) == (SYSCFG_ITLINE1_SR_PVMOUT4
 471:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 472:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 473:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 474:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if RTC Wake Up interrupt occurred or not (EXTI line 19).
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 49


 475:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE2 SR_RTC_WAKEUP  LL_SYSCFG_IsActiveFlag_RTC_WAKEUP
 476:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 477:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 478:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void)
 479:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 480:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_RTC) == (SYSCFG_ITLINE2_SR_RTC)) ? 1UL
 481:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 482:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 483:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 484:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if RTC Tamper and TimeStamp interrupt occurred or not (EXTI line 21).
 485:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE2 SR_TAMPER  LL_SYSCFG_IsActiveFlag_TAMPER
 486:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 487:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 488:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TAMPER(void)
 489:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 490:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[2], SYSCFG_ITLINE2_SR_TAMPER) == (SYSCFG_ITLINE2_SR_TAMPER))
 491:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 492:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 493:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 494:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Flash interface interrupt occurred or not.
 495:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ITF  LL_SYSCFG_IsActiveFlag_FLASH_ITF
 496:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 497:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 498:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void)
 499:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 500:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ITF) == (SYSCFG_ITLINE3_SR_FLASH
 501:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 502:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 503:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 504:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Flash interface interrupt occurred or not.
 505:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE3 SR_FLASH_ECC  LL_SYSCFG_IsActiveFlag_FLASH_ECC
 506:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 507:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 508:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ECC(void)
 509:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 510:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[3], SYSCFG_ITLINE3_SR_FLASH_ECC) == (SYSCFG_ITLINE3_SR_FLASH
 511:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 512:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 513:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 514:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Reset and clock control interrupt occurred or not.
 515:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE4 SR_CLK_CTRL   LL_SYSCFG_IsActiveFlag_CLK_CTRL
 516:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 517:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 518:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void)
 519:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 520:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_RCC) == (SYSCFG_ITLINE4_SR_RCC)) ? 1UL
 521:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 522:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(CRS)
 523:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 524:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Reset and clock control interrupt occurred or not.
 525:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE4 SR_CRS   LL_SYSCFG_IsActiveFlag_CRS
 526:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 527:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 528:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void)
 529:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 530:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[4], SYSCFG_ITLINE4_SR_CRS) == (SYSCFG_ITLINE4_SR_CRS)) ? 1UL
 531:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 50


 532:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* CRS */
 533:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 534:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 0 interrupt occurred or not.
 535:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE5 SR_EXTI0      LL_SYSCFG_IsActiveFlag_EXTI0
 536:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 537:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 538:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void)
 539:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 540:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI0) == (SYSCFG_ITLINE5_SR_EXTI0)) ?
 541:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 542:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 543:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 544:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 1 interrupt occurred or not.
 545:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE5 SR_EXTI1      LL_SYSCFG_IsActiveFlag_EXTI1
 546:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 547:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 548:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void)
 549:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 550:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[5], SYSCFG_ITLINE5_SR_EXTI1) == (SYSCFG_ITLINE5_SR_EXTI1)) ?
 551:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 552:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 553:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 554:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 2 interrupt occurred or not.
 555:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE6 SR_EXTI2      LL_SYSCFG_IsActiveFlag_EXTI2
 556:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 557:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 558:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void)
 559:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 560:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI2) == (SYSCFG_ITLINE6_SR_EXTI2)) ?
 561:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 562:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 563:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 564:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 3 interrupt occurred or not.
 565:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE6 SR_EXTI3      LL_SYSCFG_IsActiveFlag_EXTI3
 566:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 567:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 568:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void)
 569:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 570:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[6], SYSCFG_ITLINE6_SR_EXTI3) == (SYSCFG_ITLINE6_SR_EXTI3)) ?
 571:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 572:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 573:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 574:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 4 interrupt occurred or not.
 575:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI4      LL_SYSCFG_IsActiveFlag_EXTI4
 576:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 577:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 578:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void)
 579:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 580:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI4) == (SYSCFG_ITLINE7_SR_EXTI4)) ?
 581:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 582:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 583:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 584:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 5 interrupt occurred or not.
 585:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI5      LL_SYSCFG_IsActiveFlag_EXTI5
 586:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 587:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 588:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void)
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 51


 589:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 590:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI5) == (SYSCFG_ITLINE7_SR_EXTI5)) ?
 591:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 592:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 593:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 594:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 6 interrupt occurred or not.
 595:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI6      LL_SYSCFG_IsActiveFlag_EXTI6
 596:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 597:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 598:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void)
 599:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 600:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI6) == (SYSCFG_ITLINE7_SR_EXTI6)) ?
 601:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 602:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 603:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 604:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 7 interrupt occurred or not.
 605:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI7      LL_SYSCFG_IsActiveFlag_EXTI7
 606:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 607:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 608:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void)
 609:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 610:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI7) == (SYSCFG_ITLINE7_SR_EXTI7)) ?
 611:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 612:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 613:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 614:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 8 interrupt occurred or not.
 615:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI8      LL_SYSCFG_IsActiveFlag_EXTI8
 616:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 617:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 618:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void)
 619:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 620:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI8) == (SYSCFG_ITLINE7_SR_EXTI8)) ?
 621:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 622:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 623:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 624:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 9 interrupt occurred or not.
 625:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI9      LL_SYSCFG_IsActiveFlag_EXTI9
 626:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 627:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 628:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void)
 629:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 630:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI9) == (SYSCFG_ITLINE7_SR_EXTI9)) ?
 631:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 632:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 633:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 634:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 10 interrupt occurred or not.
 635:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI10     LL_SYSCFG_IsActiveFlag_EXTI10
 636:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 637:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 638:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void)
 639:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 640:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI10) == (SYSCFG_ITLINE7_SR_EXTI10))
 641:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 642:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 643:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 644:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 11 interrupt occurred or not.
 645:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI11     LL_SYSCFG_IsActiveFlag_EXTI11
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 52


 646:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 647:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 648:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void)
 649:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 650:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI11) == (SYSCFG_ITLINE7_SR_EXTI11))
 651:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 652:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 653:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 654:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 12 interrupt occurred or not.
 655:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI12     LL_SYSCFG_IsActiveFlag_EXTI12
 656:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 657:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 658:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void)
 659:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 660:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI12) == (SYSCFG_ITLINE7_SR_EXTI12))
 661:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 662:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 663:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 664:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 13 interrupt occurred or not.
 665:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI13     LL_SYSCFG_IsActiveFlag_EXTI13
 666:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 667:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 668:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void)
 669:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 670:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI13) == (SYSCFG_ITLINE7_SR_EXTI13))
 671:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 672:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 673:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 674:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 14 interrupt occurred or not.
 675:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI14     LL_SYSCFG_IsActiveFlag_EXTI14
 676:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 677:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 678:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void)
 679:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 680:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI14) == (SYSCFG_ITLINE7_SR_EXTI14))
 681:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 682:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 683:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 684:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI line 15 interrupt occurred or not.
 685:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE7 SR_EXTI15     LL_SYSCFG_IsActiveFlag_EXTI15
 686:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 687:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 688:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void)
 689:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 690:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[7], SYSCFG_ITLINE7_SR_EXTI15) == (SYSCFG_ITLINE7_SR_EXTI15))
 691:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 692:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 693:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(SYSCFG_ITLINE8_SR_USBFS)
 694:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 695:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if EXTI USB interrupt occurred or not.
 696:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE8 SR_USB     LL_SYSCFG_IsActiveFlag_USB
 697:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 698:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 699:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USB(void)
 700:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 701:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[8], SYSCFG_ITLINE8_SR_USBFS) == (SYSCFG_ITLINE8_SR_USBFS)) ?
 702:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 53


 703:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* SYSCFG_ITLINE8_SR_USBFS */
 704:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 705:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 706:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA1 channel 1 interrupt occurred or not.
 707:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE9 SR_DMA1_CH1   LL_SYSCFG_IsActiveFlag_DMA1_CH1
 708:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 709:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 710:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void)
 711:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 712:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[9], SYSCFG_ITLINE9_SR_DMA1_CH1) == (SYSCFG_ITLINE9_SR_DMA1_C
 713:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 714:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 715:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 716:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA1 channel 2 interrupt occurred or not.
 717:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH2   LL_SYSCFG_IsActiveFlag_DMA1_CH2
 718:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 719:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 720:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void)
 721:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 722:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH2) == (SYSCFG_ITLINE10_SR_DMA
 723:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 724:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 725:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 726:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA1 channel 3 interrupt occurred or not.
 727:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE10 SR_DMA1_CH3   LL_SYSCFG_IsActiveFlag_DMA1_CH3
 728:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 729:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 730:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void)
 731:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 732:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[10], SYSCFG_ITLINE10_SR_DMA1_CH3) == (SYSCFG_ITLINE10_SR_DMA
 733:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 734:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 735:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 736:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA1 channel 4 interrupt occurred or not.
 737:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH4   LL_SYSCFG_IsActiveFlag_DMA1_CH4
 738:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 739:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 740:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void)
 741:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 742:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH4) == (SYSCFG_ITLINE11_SR_DMA
 743:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 744:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 745:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 746:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA1 channel 5 interrupt occurred or not.
 747:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH5   LL_SYSCFG_IsActiveFlag_DMA1_CH5
 748:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 749:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 750:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void)
 751:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 752:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH5) == (SYSCFG_ITLINE11_SR_DMA
 753:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 754:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 755:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 756:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA1 channel 6 interrupt occurred or not.
 757:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH6   LL_SYSCFG_IsActiveFlag_DMA1_CH6
 758:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 759:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 54


 760:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void)
 761:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 762:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH6) == (SYSCFG_ITLINE11_SR_DMA
 763:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 764:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 765:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 766:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA1 channel 7 interrupt occurred or not.
 767:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA1_CH7   LL_SYSCFG_IsActiveFlag_DMA1_CH7
 768:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 769:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 770:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void)
 771:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 772:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA1_CH7) == (SYSCFG_ITLINE11_SR_DMA
 773:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 774:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 775:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 776:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMAMUX interrupt occurred or not.
 777:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMAMUX1   LL_SYSCFG_IsActiveFlag_DMAMUX
 778:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 779:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 780:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMAMUX(void)
 781:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 782:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMAMUX) == (SYSCFG_ITLINE11_SR_DMAMU
 783:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 784:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 785:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(DMA2)
 786:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 787:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA2 channel 1 interrupt occurred or not.
 788:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH1   LL_SYSCFG_IsActiveFlag_DMA2_CH1
 789:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 790:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 791:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void)
 792:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 793:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH1) == (SYSCFG_ITLINE11_SR_DMA
 794:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 795:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 796:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 797:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA2 channel 2 interrupt occurred or not.
 798:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH2   LL_SYSCFG_IsActiveFlag_DMA2_CH2
 799:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 800:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 801:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void)
 802:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 803:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH2) == (SYSCFG_ITLINE11_SR_DMA
 804:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 805:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 806:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 807:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA2 channel 3 interrupt occurred or not.
 808:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH3   LL_SYSCFG_IsActiveFlag_DMA2_CH3
 809:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 810:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 811:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void)
 812:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 813:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH3) == (SYSCFG_ITLINE11_SR_DMA
 814:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 815:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 816:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 55


 817:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA2 channel 4 interrupt occurred or not.
 818:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH4   LL_SYSCFG_IsActiveFlag_DMA2_CH4
 819:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 820:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 821:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void)
 822:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 823:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH4) == (SYSCFG_ITLINE11_SR_DMA
 824:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 825:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 826:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 827:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DMA2 channel 5 interrupt occurred or not.
 828:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE11 SR_DMA2_CH5   LL_SYSCFG_IsActiveFlag_DMA2_CH5
 829:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 830:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 831:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void)
 832:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 833:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[11], SYSCFG_ITLINE11_SR_DMA2_CH5) == (SYSCFG_ITLINE11_SR_DMA
 834:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 835:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* DMA2 */
 836:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 837:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 838:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if ADC interrupt occurred or not.
 839:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE12 SR_ADC        LL_SYSCFG_IsActiveFlag_ADC
 840:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 841:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 842:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void)
 843:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 844:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_ADC) == (SYSCFG_ITLINE12_SR_ADC)) ? 
 845:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 846:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 847:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 848:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Comparator 1 interrupt occurred or not (EXTI line 17).
 849:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE12 SR_COMP1      LL_SYSCFG_IsActiveFlag_COMP1
 850:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 851:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 852:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void)
 853:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 854:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP1) == (SYSCFG_ITLINE12_SR_COMP1)
 855:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 856:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 857:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(SYSCFG_ITLINE12_SR_COMP2)
 858:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 859:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Comparator 2 interrupt occurred or not (EXTI line 18).
 860:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE12 SR_COMP2      LL_SYSCFG_IsActiveFlag_COMP2
 861:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 862:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 863:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void)
 864:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 865:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[12], SYSCFG_ITLINE12_SR_COMP2) == (SYSCFG_ITLINE12_SR_COMP2)
 866:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 867:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* SYSCFG_ITLINE12_SR_COMP2 */
 868:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 869:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 870:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 break interrupt occurred or not.
 871:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE13 SR_TIM1_BRK   LL_SYSCFG_IsActiveFlag_TIM1_BRK
 872:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 873:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 56


 874:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void)
 875:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 876:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_BRK) == (SYSCFG_ITLINE13_SR_TIM
 877:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 878:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 879:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 880:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 update interrupt occurred or not.
 881:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE13 SR_TIM1_UPD   LL_SYSCFG_IsActiveFlag_TIM1_UPD
 882:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 883:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 884:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void)
 885:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 886:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_UPD) == (SYSCFG_ITLINE13_SR_TIM
 887:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 888:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 889:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 890:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 trigger interrupt occurred or not.
 891:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE13 SR_TIM1_TRG   LL_SYSCFG_IsActiveFlag_TIM1_TRG
 892:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 893:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 894:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void)
 895:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 896:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_TRG) == (SYSCFG_ITLINE13_SR_TIM
 897:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 898:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 899:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 900:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 commutation interrupt occurred or not.
 901:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE13 SR_TIM1_CCU   LL_SYSCFG_IsActiveFlag_TIM1_CCU
 902:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 903:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 904:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void)
 905:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 906:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[13], SYSCFG_ITLINE13_SR_TIM1_CCU) == (SYSCFG_ITLINE13_SR_TIM
 907:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 908:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 909:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 910:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 capture compare interrupt occurred or not.
 911:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC    LL_SYSCFG_IsActiveFlag_TIM1_CC
 912:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 913:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 914:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC1(void)
 915:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 916:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC1) == (SYSCFG_ITLINE14_SR_TIM
 917:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 918:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 919:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 920:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 capture compare interrupt occurred or not.
 921:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC2    LL_SYSCFG_IsActiveFlag_TIM1_CC2
 922:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 923:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 924:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC2(void)
 925:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 926:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC2) == (SYSCFG_ITLINE14_SR_TIM
 927:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 928:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 929:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 930:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 capture compare interrupt occurred or not.
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 57


 931:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC3    LL_SYSCFG_IsActiveFlag_TIM1_CC3
 932:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 933:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 934:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC3(void)
 935:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 936:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC3) == (SYSCFG_ITLINE14_SR_TIM
 937:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 938:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 939:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 940:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 1 capture compare interrupt occurred or not.
 941:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE14 SR_TIM1_CC4    LL_SYSCFG_IsActiveFlag_TIM1_CC4
 942:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 943:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 944:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC4(void)
 945:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 946:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[14], SYSCFG_ITLINE14_SR_TIM1_CC4) == (SYSCFG_ITLINE14_SR_TIM
 947:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 948:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 949:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 950:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 2 interrupt occurred or not.
 951:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE15 SR_TIM2_GLB   LL_SYSCFG_IsActiveFlag_TIM2
 952:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 953:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 954:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void)
 955:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 956:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[15], SYSCFG_ITLINE15_SR_TIM2) == (SYSCFG_ITLINE15_SR_TIM2)) 
 957:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 958:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 959:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 960:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 3 interrupt occurred or not.
 961:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE16 SR_TIM3_GLB   LL_SYSCFG_IsActiveFlag_TIM3
 962:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 963:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 964:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void)
 965:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 966:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[16], SYSCFG_ITLINE16_SR_TIM3) == (SYSCFG_ITLINE16_SR_TIM3)) 
 967:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 968:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 969:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 970:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if DAC underrun interrupt occurred or not.
 971:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE17 SR_DAC        LL_SYSCFG_IsActiveFlag_DAC
 972:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 973:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 974:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void)
 975:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 976:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_DAC) == (SYSCFG_ITLINE17_SR_DAC)) ? 
 977:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 978:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 979:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 980:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 6 interrupt occurred or not.
 981:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE17 SR_TIM6_GLB   LL_SYSCFG_IsActiveFlag_TIM6
 982:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 983:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 984:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void)
 985:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 986:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_TIM6) == (SYSCFG_ITLINE17_SR_TIM6)) 
 987:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 58


 988:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 989:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
 990:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if LPTIM1 interrupt occurred or not.
 991:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE17 SR_LPTIM1_GLB   LL_SYSCFG_IsActiveFlag_LPTIM1
 992:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
 993:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
 994:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM1(void)
 995:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
 996:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[17], SYSCFG_ITLINE17_SR_LPTIM1) == (SYSCFG_ITLINE17_SR_LPTIM
 997:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
 998:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
 999:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1000:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 7 interrupt occurred or not.
1001:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE18 SR_TIM7_GLB   LL_SYSCFG_IsActiveFlag_TIM7
1002:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1003:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1004:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void)
1005:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1006:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_TIM7) == (SYSCFG_ITLINE18_SR_TIM7)) 
1007:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1008:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1009:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1010:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if LPTIM2 interrupt occurred or not.
1011:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE18 SR_LPTIM2_GLB   LL_SYSCFG_IsActiveFlag_LPTIM2
1012:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1013:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1014:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM2(void)
1015:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1016:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[18], SYSCFG_ITLINE18_SR_LPTIM2) == (SYSCFG_ITLINE18_SR_LPTIM
1017:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1018:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1019:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1020:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 15 interrupt occurred or not.
1021:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE19 SR_TIM15_GLB  LL_SYSCFG_IsActiveFlag_TIM15
1022:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1023:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1024:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void)
1025:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1026:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_TIM15) == (SYSCFG_ITLINE19_SR_TIM15)
1027:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1028:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1029:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(SYSCFG_ITLINE19_SR_LPTIM3)
1030:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1031:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if LPTIM3 interrupt occurred or not.
1032:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE19 SR_LPTIM3_GLB  LL_SYSCFG_IsActiveFlag_LPTIM3
1033:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1034:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1035:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPTIM3(void)
1036:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1037:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[19], SYSCFG_ITLINE19_SR_LPTIM3) == (SYSCFG_ITLINE19_SR_LPTIM
1038:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1039:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* SYSCFG_ITLINE19_SR_LPTIM3_GLB */
1040:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1041:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1042:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if Timer 16 interrupt occurred or not.
1043:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE20 SR_TIM15_GLB  LL_SYSCFG_IsActiveFlag_TIM16
1044:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 59


1045:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1046:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void)
1047:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1048:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[20], SYSCFG_ITLINE20_SR_TIM16) == (SYSCFG_ITLINE20_SR_TIM16)
1049:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1050:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1051:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1052:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if TSC interrupt occurred or not.
1053:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE21 SR_TSC_MCE  LL_SYSCFG_IsActiveFlag_TSC_MCE
1054:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1055:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1056:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_MCE(void)
1057:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1058:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TSC_MCE) == (SYSCFG_ITLINE21_SR_TSC_
1059:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1060:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1061:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1062:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if TSC interrupt occurred or not.
1063:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE21 SR_TSC_EOA  LL_SYSCFG_IsActiveFlag_TSC_EOA
1064:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1065:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1066:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_EOA(void)
1067:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1068:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[21], SYSCFG_ITLINE21_SR_TSC_EOA) == (SYSCFG_ITLINE21_SR_TSC_
1069:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1070:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1071:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(SYSCFG_ITLINE22_SR_LCD)
1072:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1073:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if TSC interrupt occurred or not.
1074:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE22 SR_LCD  LL_SYSCFG_IsActiveFlag_LCD
1075:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1076:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1077:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LCD(void)
1078:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1079:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[22], SYSCFG_ITLINE22_SR_LCD) == (SYSCFG_ITLINE22_SR_LCD)) ? 
1080:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1081:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* SYSCFG_ITLINE21_SR_LCD */
1082:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1083:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1084:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if I2C1 interrupt occurred or not, combined with EXTI line 33.
1085:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE23 SR_I2C1_GLB   LL_SYSCFG_IsActiveFlag_I2C1
1086:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1087:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1088:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void)
1089:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1090:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[23], SYSCFG_ITLINE23_SR_I2C1) == (SYSCFG_ITLINE23_SR_I2C1)) 
1091:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1092:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1093:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1094:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if I2C2 interrupt occurred or not.
1095:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE24 SR_I2C2_GLB   LL_SYSCFG_IsActiveFlag_I2C2
1096:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1097:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1098:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void)
1099:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1100:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C2) == (SYSCFG_ITLINE24_SR_I2C2)) 
1101:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 60


1102:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1103:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1104:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if I2C3 interrupt occurred or not.
1105:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE24 SR_I2C3_GLB   LL_SYSCFG_IsActiveFlag_I2C3
1106:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1107:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1108:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C3(void)
1109:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1110:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C3) == (SYSCFG_ITLINE24_SR_I2C3)) 
1111:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1112:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1113:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1114:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if I2C4 interrupt occurred or not.
1115:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE24 SR_I2C4_GLB   LL_SYSCFG_IsActiveFlag_I2C4
1116:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1117:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1118:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C4(void)
1119:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1120:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[24], SYSCFG_ITLINE24_SR_I2C4) == (SYSCFG_ITLINE24_SR_I2C4)) 
1121:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1122:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1123:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1124:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if SPI1 interrupt occurred or not.
1125:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE25 SR_SPI1       LL_SYSCFG_IsActiveFlag_SPI1
1126:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1127:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1128:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void)
1129:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1130:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[25], SYSCFG_ITLINE25_SR_SPI1) == (SYSCFG_ITLINE25_SR_SPI1)) 
1131:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1132:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1133:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1134:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if SPI2 interrupt occurred or not.
1135:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE26 SR_SPI2       LL_SYSCFG_IsActiveFlag_SPI2
1136:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1137:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1138:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void)
1139:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1140:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI2) == (SYSCFG_ITLINE26_SR_SPI2)) 
1141:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1142:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1143:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(SPI3)
1144:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1145:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if SPI2 interrupt occurred or not.
1146:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE26 SR_SPI3       LL_SYSCFG_IsActiveFlag_SPI3
1147:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1148:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1149:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI3(void)
1150:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1151:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[26], SYSCFG_ITLINE26_SR_SPI3) == (SYSCFG_ITLINE26_SR_SPI3)) 
1152:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1153:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* SPI3 */
1154:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1155:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1156:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if USART1 interrupt occurred or not, combined with EXTI line 25.
1157:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE27 SR_USART1_GLB  LL_SYSCFG_IsActiveFlag_USART1
1158:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 61


1159:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1160:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void)
1161:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1162:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[27], SYSCFG_ITLINE27_SR_USART1) == (SYSCFG_ITLINE27_SR_USART
1163:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1164:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1165:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1166:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if USART2 interrupt occurred or not, combined with EXTI line 35.
1167:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE28 SR_USART2  LL_SYSCFG_IsActiveFlag_USART2
1168:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1169:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1170:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void)
1171:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1172:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_USART2) == (SYSCFG_ITLINE28_SR_USART
1173:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1174:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1175:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1176:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if LPUART2 interrupt occurred or not, combined with EXTI line 31.
1177:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE28 SR_LPUART2  LL_SYSCFG_IsActiveFlag_LPUART2
1178:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1179:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1180:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART2(void)
1181:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1182:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[28], SYSCFG_ITLINE28_SR_LPUART2) == (SYSCFG_ITLINE28_SR_LPUA
1183:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1184:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1185:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1186:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if USART3 interrupt occurred or not, combined with EXTI line 29.
1187:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE29 SR_USART3_GLB  LL_SYSCFG_IsActiveFlag_USART3
1188:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1189:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1190:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void)
1191:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1192:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_USART3) == (SYSCFG_ITLINE29_SR_USART
1193:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1194:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1195:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1196:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if LPUART1 interrupt occurred or not, combined with EXTI line 30.
1197:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE29 SR_LPUART1_GLB  LL_SYSCFG_IsActiveFlag_LPUART1
1198:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1199:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1200:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART1(void)
1201:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1202:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[29], SYSCFG_ITLINE29_SR_LPUART1) == (SYSCFG_ITLINE29_SR_LPUA
1203:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1204:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1205:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1206:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if USART4 interrupt occurred or not.
1207:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE29 SR_USART4  LL_SYSCFG_IsActiveFlag_USART4
1208:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1209:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1210:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void)
1211:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1212:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_USART4) == (SYSCFG_ITLINE30_SR_USART
1213:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1214:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1215:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(SYSCFG_ITLINE30_SR_LPUART3)
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 62


1216:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1217:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if LPUART1 interrupt occurred or not, combined with EXTI line 32.
1218:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE30 SR_LPUART3_GLB  LL_SYSCFG_IsActiveFlag_LPUART3
1219:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1220:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1221:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_LPUART3(void)
1222:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1223:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[30], SYSCFG_ITLINE30_SR_LPUART3) == (SYSCFG_ITLINE30_SR_LPUA
1224:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1225:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* SYSCFG_ITLINE30_SR_LPUART3 */
1226:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1227:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #if defined(AES)
1228:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1229:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if AES interrupt occurred or not
1230:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE31 SR_AES        LL_SYSCFG_IsActiveFlag_AES
1231:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1232:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1233:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_AES(void)
1234:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1235:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_AES) == (SYSCFG_ITLINE31_SR_AES)) ? 
1236:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1237:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** #endif /* AES */
1238:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1239:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1240:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if RNG interrupt occurred or not, combined with EXTI line 31.
1241:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_ITLINE31 SR_RNG        LL_SYSCFG_IsActiveFlag_RNG
1242:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1243:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1244:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RNG(void)
1245:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1246:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->IT_LINE_SR[31], SYSCFG_ITLINE31_SR_RNG) == (SYSCFG_ITLINE31_SR_RNG)) ? 
1247:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1248:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1249:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1250:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
1251:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
1252:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
1253:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register as described in
1254:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *       the Reference Manual.
1255:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
1256:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1257:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1258:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
1259:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1260:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   /* Starts a hardware SRAM2 erase operation*/
1261:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
1262:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1263:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1264:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1265:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
1266:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
1267:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1268:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1269:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
1270:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1271:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)) ? 1UL : 0UL) ;
1272:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 63


1273:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1274:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1275:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Set connections to TIM1/15/16 Break inputs
1276:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CCL   LL_SYSCFG_SetTIMBreakInputs\n
1277:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL   LL_SYSCFG_SetTIMBreakInputs\n
1278:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL  LL_SYSCFG_SetTIMBreakInputs\n
1279:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL  LL_SYSCFG_SetTIMBreakInputs
1280:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 BKPL  LL_SYSCFG_SetTIMBreakInputs
1281:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
1282:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_CCL
1283:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SPL
1284:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVDL
1285:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECCL
1286:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_BKPL
1287:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *
1288:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1289:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1290:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
1291:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1292:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2,
1293:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****              SYSCFG_CFGR2_CCL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL | SYSCFG_C
1294:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1295:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1296:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1297:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Set connections to TIM1/15/16 Break inputs
1298:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CCL   LL_SYSCFG_GetTIMBreakInputs\n
1299:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL   LL_SYSCFG_GetTIMBreakInputs\n
1300:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL  LL_SYSCFG_GetTIMBreakInputs\n
1301:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL  LL_SYSCFG_GetTIMBreakInputs
1302:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         SYSCFG_CFGR2 BKPL  LL_SYSCFG_GetTIMBreakInputs
1303:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *
1304:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1305:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1306:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
1307:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1308:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2,
1309:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                              SYSCFG_CFGR2_CCL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2
1310:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****                              SYSCFG_CFGR2_BKPL));
1311:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1312:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1313:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1314:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
1315:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2  BKPF      LL_SYSCFG_IsActiveFlag_BKP
1316:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1317:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1318:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_BKP(void)
1319:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1320:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_BKPF) == (SYSCFG_CFGR2_BKPF)) ? 1UL : 0UL);
1321:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1322:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1323:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1324:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
1325:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2  BKPF      LL_SYSCFG_ClearFlag_BKP
1326:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1327:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1328:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_BKP(void)
1329:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 64


1330:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_BKPF);
1331:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1332:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1333:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1334:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Check if SRAM1 parity error detected
1335:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF      LL_SYSCFG_IsActiveFlag_SP
1336:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval State of bit (1 or 0).
1337:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1338:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
1339:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1340:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
1341:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1342:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1343:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1344:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Clear SRAM1 parity error flag
1345:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF      LL_SYSCFG_ClearFlag_SP
1346:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1347:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1348:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
1349:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1350:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
1351:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1352:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1353:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1354:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
1355:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
1356:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1357:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1358:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1359:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1360:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1361:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00);
1362:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1363:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1364:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1365:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable connection of PB4 to COMP2
1366:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G2_IO1      LL_SYSCFG_EnableTSCCmpMod_G2IO1
1367:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1368:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1369:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableTSCCmpMod_G2IO1(void)
1370:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1371:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G2IO1);
1372:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1373:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1374:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1375:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable connection of PB4 to COMP2
1376:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G2_IO1      LL_SYSCFG_DisableTSCCmpMod_G2IO1
1377:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1378:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1379:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableTSCCmpMod_G2IO1(void)
1380:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1381:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G2IO1);
1382:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1383:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1384:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1385:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable connection of PB6 to COMP2
1386:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G2_IO3      LL_SYSCFG_EnableTSCCmpMod_G2IO3
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 65


1387:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1388:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1389:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableTSCCmpMod_G2IO3(void)
1390:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1391:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G2IO3);
1392:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1393:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1394:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1395:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable connection of PB6 to COMP2
1396:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G2_IO3      LL_SYSCFG_DisableTSCCmpMod_G2IO3
1397:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1398:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1399:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableTSCCmpMod_G2IO3(void)
1400:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1401:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G2IO3);
1402:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1403:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1404:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1405:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable connection of PC6 to COMP1
1406:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G4_IO1      LL_SYSCFG_EnableTSCCmpMod_G4IO1
1407:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1408:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1409:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableTSCCmpMod_G4IO1(void)
1410:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1411:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G4IO1);
1412:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1413:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1414:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1415:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable connection of PC6 to COMP1
1416:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G4_IO1      LL_SYSCFG_DisableTSCCmpMod_G4IO1
1417:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1418:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1419:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableTSCCmpMod_G4IO1(void)
1420:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1421:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G4IO1);
1422:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1423:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1424:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1425:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable connection of PD10 to COMP2
1426:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G6_IO1      LL_SYSCFG_EnableTSCCmpMod_G6IO1
1427:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1428:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1429:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableTSCCmpMod_G6IO1(void)
1430:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1431:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G6IO1);
1432:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1433:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1434:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1435:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable connection of PD10 to COMP2
1436:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G6_IO1      LL_SYSCFG_DisableTSCCmpMod_G6IO1
1437:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1438:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1439:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableTSCCmpMod_G6IO1(void)
1440:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1441:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G6IO1);
1442:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1443:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 66


1444:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1445:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable connection of PA9 to COMP1
1446:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G7_IO2      LL_SYSCFG_EnableTSCCmpMod_G7IO2
1447:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1448:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1449:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableTSCCmpMod_G7IO2(void)
1450:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1451:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G7IO2);
1452:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1453:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1454:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1455:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable connection of PA9 to COMP1
1456:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   G7_IO2      LL_SYSCFG_DisableTSCCmpMod_G7IO2
1457:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1458:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1459:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableTSCCmpMod_G7IO2(void)
1460:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1461:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_G7IO2);
1462:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1463:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1464:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1465:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  I/O control in comparator mode
1466:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   TSC_IOCTRL  LL_SYSCFG_SetTSCIOControl
1467:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @arg TSCIOControl This parameter can be a combination of the following values:
1468:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *      @arg @ref LL_SYSCFG_TSCIOCONTROL_REG
1469:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *      @arg @ref LL_SYSCFG_TSCIOCONTROL_ANALOG
1470:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1471:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1472:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTSCIOControl(uint32_t TSCIOControl)
1473:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1474:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(SYSCFG->TSCCR, TSCIOControl);
1475:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1476:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1477:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1478:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  I/O control in comparator mode
1479:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_TSCCR   TSC_IOCTRL  LL_SYSCFG_GetTSCIOControl
1480:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1481:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TSCIOCONTROL_REG
1482:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TSCIOCONTROL_ANALOG
1483:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1484:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTSCIOControl(void)
1485:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1486:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return (READ_BIT(SYSCFG->TSCCR, SYSCFG_TSCCR_TSCIOCTRL));
1487:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1488:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1489:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1490:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1491:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1492:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1493:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1494:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1495:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1496:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1497:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCA);
1498:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53);
1499:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1500:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 67


1501:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1502:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @}
1503:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1504:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1505:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1506:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @{
1507:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1508:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1509:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1510:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Return the device identifier
1511:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @note For STM32U083xx devices, the device ID is 0x460
1512:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll DBG_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1513:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
1514:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1515:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1516:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1517:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1518:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1519:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1520:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1521:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Return the device revision identifier
1522:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @note This field indicates the revision of the device.
1523:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll DBG_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1524:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1525:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1526:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1527:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1528:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1529:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1530:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1531:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1532:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1533:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll DBG_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1534:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1535:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1536:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1537:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1538:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1539:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** }
1540:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** 
1541:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** /**
1542:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1543:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @rmtoll DBG_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1544:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   * @retval None
1545:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   */
1546:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 674              		.loc 3 1546 22 view .LVU172
 675              	.LBB45:
1547:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h **** {
1548:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 676              		.loc 3 1548 3 view .LVU173
 677 0048 0221     		movs	r1, #2
 678 004a B84A     		ldr	r2, .L62+16
 679 004c 5368     		ldr	r3, [r2, #4]
 680 004e 8B43     		bics	r3, r1
 681 0050 5360     		str	r3, [r2, #4]
 682              	.LBE45:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 68


 683              	.LBE44:
 158:Core/Src/main.c **** 
 684              		.loc 1 158 3 view .LVU174
 685              	.LVL46:
 686              	.LBB46:
 687              	.LBI46:
 688              		.file 4 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h"
   1:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
   2:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   ******************************************************************************
   3:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @file    stm32u0xx_ll_spi.h
   4:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @author  MCD Application Team
   5:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @brief   Header file of SPI LL module.
   6:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   ******************************************************************************
   7:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @attention
   8:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   *
   9:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * Copyright (c) 2023 STMicroelectronics.
  10:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * All rights reserved.
  11:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   *
  12:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * in the root directory of this software component.
  14:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   *
  16:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   ******************************************************************************
  17:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
  18:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  19:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #ifndef STM32U0xx_LL_SPI_H
  21:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define STM32U0xx_LL_SPI_H
  22:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  23:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #ifdef __cplusplus
  24:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** extern "C" {
  25:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #endif
  26:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  27:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #include "stm32u0xx.h"
  29:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  30:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @addtogroup STM32U0xx_LL_Driver
  31:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
  32:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
  33:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  34:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #if defined (SPI1) || defined (SPI2) || defined (SPI3)
  35:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  36:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL SPI
  37:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
  38:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
  39:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  40:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Private macros ------------------------------------------------------------*/
  43:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  44:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Exported types ------------------------------------------------------------*/
  45:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_ES_INIT SPI Exported Init structure
  47:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
  48:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
  49:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  50:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 69


  51:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @brief  SPI Init structures definition
  52:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
  53:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** typedef struct
  54:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** {
  55:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t TransferDirection;       /*!< Specifies the SPI unidirectional or bidirectional data mod
  56:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_TRANSFER_M
  57:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  58:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  59:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  60:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t Mode;                    /*!< Specifies the SPI mode (Master/Slave).
  61:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_MODE.
  62:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  63:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  64:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  65:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t DataWidth;               /*!< Specifies the SPI data width.
  66:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_DATAWIDTH.
  67:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  68:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  69:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  70:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t ClockPolarity;           /*!< Specifies the serial clock steady state.
  71:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_POLARITY.
  72:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  73:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  74:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  75:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t ClockPhase;              /*!< Specifies the clock active edge for the bit capture.
  76:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_PHASE.
  77:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  78:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  79:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  80:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t NSS;                     /*!< Specifies whether the NSS signal is managed by hardware (N
  81:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_NSS_MODE.
  82:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  83:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  84:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  85:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t BaudRate;                /*!< Specifies the BaudRate prescaler value which will be used 
  86:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_BAUDRATEPR
  87:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          @note The communication clock is derived from the master c
  88:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  89:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  90:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  91:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t BitOrder;                /*!< Specifies whether data transfers start from MSB or LSB bit
  92:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_BIT_ORDER.
  93:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  94:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
  95:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  96:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t CRCCalculation;          /*!< Specifies if the CRC calculation is enabled or not.
  97:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter can be a value of @ref SPI_LL_EC_CRC_CALCUL
  98:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
  99:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 100:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 101:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   uint32_t CRCPoly;                 /*!< Specifies the polynomial used for the CRC calculation.
 102:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This parameter must be a number between Min_Data = 0x00 an
 103:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 104:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****                                          This feature can be modified afterwards using unitary func
 105:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 106:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** } LL_SPI_InitTypeDef;
 107:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 70


 108:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 109:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 110:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 111:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #endif /* USE_FULL_LL_DRIVER */
 112:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 113:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Exported constants --------------------------------------------------------*/
 114:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Constants SPI Exported Constants
 115:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 116:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 117:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 118:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_GET_FLAG Get Flags Defines
 119:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @brief    Flags defines which can be used with LL_SPI_ReadReg function
 120:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 121:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 122:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SR_RXNE                     SPI_SR_RXNE               /*!< Rx buffer not empty flag 
 123:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SR_TXE                      SPI_SR_TXE                /*!< Tx buffer empty flag     
 124:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SR_BSY                      SPI_SR_BSY                /*!< Busy flag                
 125:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SR_CRCERR                   SPI_SR_CRCERR             /*!< CRC error flag           
 126:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SR_MODF                     SPI_SR_MODF               /*!< Mode fault flag          
 127:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SR_OVR                      SPI_SR_OVR                /*!< Overrun flag             
 128:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SR_FRE                      SPI_SR_FRE                /*!< TI mode frame format erro
 129:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 130:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 131:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 132:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 133:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_IT IT Defines
 134:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @brief    IT defines which can be used with LL_SPI_ReadReg and  LL_SPI_WriteReg functions
 135:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 136:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 137:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_CR2_RXNEIE                  SPI_CR2_RXNEIE            /*!< Rx buffer not empty inter
 138:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_CR2_TXEIE                   SPI_CR2_TXEIE             /*!< Tx buffer empty interrupt
 139:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_CR2_ERRIE                   SPI_CR2_ERRIE             /*!< Error interrupt enable   
 140:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 141:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 142:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 143:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 144:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_MODE Operation Mode
 145:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 146:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 147:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_MODE_MASTER                 (SPI_CR1_MSTR | SPI_CR1_SSI)    /*!< Master configuratio
 148:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_MODE_SLAVE                  0x00000000U                     /*!< Slave configuration
 149:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 150:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 151:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 152:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 153:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_PROTOCOL Serial Protocol
 154:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 155:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 156:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_PROTOCOL_MOTOROLA           0x00000000U               /*!< Motorola mode. Used as de
 157:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_PROTOCOL_TI                 (SPI_CR2_FRF)             /*!< TI mode                  
 158:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 159:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 160:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 161:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 162:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_PHASE Clock Phase
 163:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 164:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 71


 165:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_PHASE_1EDGE                 0x00000000U               /*!< First clock transition is
 166:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_PHASE_2EDGE                 (SPI_CR1_CPHA)            /*!< Second clock transition i
 167:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 168:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 169:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 170:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 171:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_POLARITY Clock Polarity
 172:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 173:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 174:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_POLARITY_LOW                0x00000000U               /*!< Clock to 0 when idle */
 175:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_POLARITY_HIGH               (SPI_CR1_CPOL)            /*!< Clock to 1 when idle */
 176:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 177:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 178:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 179:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 180:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_BAUDRATEPRESCALER Baud Rate Prescaler
 181:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 182:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 183:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV2      0x00000000U                                    /*!< Baud
 184:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV4      (SPI_CR1_BR_0)                                 /*!< Baud
 185:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV8      (SPI_CR1_BR_1)                                 /*!< Baud
 186:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV16     (SPI_CR1_BR_1 | SPI_CR1_BR_0)                  /*!< Baud
 187:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV32     (SPI_CR1_BR_2)                                 /*!< Baud
 188:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV64     (SPI_CR1_BR_2 | SPI_CR1_BR_0)                  /*!< Baud
 189:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV128    (SPI_CR1_BR_2 | SPI_CR1_BR_1)                  /*!< Baud
 190:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_BAUDRATEPRESCALER_DIV256    (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0)   /*!< Baud
 191:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 192:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 193:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 194:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 195:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_BIT_ORDER Transmission Bit Order
 196:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 197:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 198:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_LSB_FIRST                   (SPI_CR1_LSBFIRST)        /*!< Data is transmitted/recei
 199:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_MSB_FIRST                   0x00000000U               /*!< Data is transmitted/recei
 200:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 201:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 202:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 203:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 204:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_TRANSFER_MODE Transfer Mode
 205:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 206:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 207:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_FULL_DUPLEX                 0x00000000U                          /*!< Full-Duplex mo
 208:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_SIMPLEX_RX                  (SPI_CR1_RXONLY)                     /*!< Simplex Rx mod
 209:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_HALF_DUPLEX_RX              (SPI_CR1_BIDIMODE)                   /*!< Half-Duplex Rx
 210:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_HALF_DUPLEX_TX              (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)  /*!< Half-Duplex Tx
 211:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 212:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 213:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 214:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 215:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_NSS_MODE Slave Select Pin Mode
 216:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 217:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 218:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_NSS_SOFT                    (SPI_CR1_SSM)                     /*!< NSS managed inter
 219:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_NSS_HARD_INPUT              0x00000000U                       /*!< NSS pin used in I
 220:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_NSS_HARD_OUTPUT             (((uint32_t)SPI_CR2_SSOE << 16U)) /*!< NSS pin used in O
 221:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 72


 222:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 223:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 224:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 225:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_DATAWIDTH Datawidth
 226:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 227:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 228:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_4BIT              (SPI_CR2_DS_0 | SPI_CR2_DS_1)                           
 229:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_5BIT              (SPI_CR2_DS_2)                                          
 230:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_6BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_0)                           
 231:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_7BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1)                           
 232:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_8BIT              (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0)            
 233:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_9BIT              (SPI_CR2_DS_3)                                          
 234:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_10BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_0)                           
 235:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_11BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1)                           
 236:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_12BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_1 | SPI_CR2_DS_0)            
 237:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_13BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2)                           
 238:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_14BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_0)            
 239:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_15BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1)            
 240:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DATAWIDTH_16BIT             (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS
 241:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 242:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 243:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 244:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #if defined(USE_FULL_LL_DRIVER)
 245:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 246:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_CRC_CALCULATION CRC Calculation
 247:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 248:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 249:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_CRCCALCULATION_DISABLE      0x00000000U               /*!< CRC calculation disabled 
 250:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_CRCCALCULATION_ENABLE       (SPI_CR1_CRCEN)           /*!< CRC calculation enabled  
 251:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 252:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 253:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 254:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #endif /* USE_FULL_LL_DRIVER */
 255:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 256:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_CRC_LENGTH CRC Length
 257:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 258:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 259:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_CRC_8BIT                    0x00000000U               /*!<  8-bit CRC length */
 260:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_CRC_16BIT                   (SPI_CR1_CRCL)            /*!< 16-bit CRC length */
 261:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 262:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 263:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 264:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 265:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_RX_FIFO_TH RX FIFO Threshold
 266:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 267:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 268:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_RX_FIFO_TH_HALF             0x00000000U               /*!< RXNE event is generated i
 269:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_RX_FIFO_TH_QUARTER          (SPI_CR2_FRXTH)           /*!< RXNE event is generated i
 270:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 271:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 272:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 273:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 274:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_RX_FIFO RX FIFO Level
 275:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 276:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 277:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_RX_FIFO_EMPTY               0x00000000U                       /*!< FIFO reception em
 278:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_RX_FIFO_QUARTER_FULL        (SPI_SR_FRLVL_0)                  /*!< FIFO reception 1/
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 73


 279:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_RX_FIFO_HALF_FULL           (SPI_SR_FRLVL_1)                  /*!< FIFO reception 1/
 280:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_RX_FIFO_FULL                (SPI_SR_FRLVL_1 | SPI_SR_FRLVL_0) /*!< FIFO reception fu
 281:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 282:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 283:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 284:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 285:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_TX_FIFO TX FIFO Level
 286:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 287:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 288:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_TX_FIFO_EMPTY               0x00000000U                       /*!< FIFO transmission
 289:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_TX_FIFO_QUARTER_FULL        (SPI_SR_FTLVL_0)                  /*!< FIFO transmission
 290:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_TX_FIFO_HALF_FULL           (SPI_SR_FTLVL_1)                  /*!< FIFO transmission
 291:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_TX_FIFO_FULL                (SPI_SR_FTLVL_1 | SPI_SR_FTLVL_0) /*!< FIFO transmission
 292:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 293:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 294:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 295:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 296:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EC_DMA_PARITY DMA Parity
 297:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 298:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 299:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DMA_PARITY_EVEN             0x00000000U   /*!< Select DMA parity Even */
 300:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_DMA_PARITY_ODD              0x00000001U   /*!< Select DMA parity Odd  */
 301:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 302:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 303:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 304:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 305:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 306:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 307:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 308:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 309:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 310:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Exported macro ------------------------------------------------------------*/
 311:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Macros SPI Exported Macros
 312:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 313:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 314:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 315:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EM_WRITE_READ Common Write and read registers Macros
 316:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 317:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 318:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 319:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 320:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @brief  Write a value in SPI register
 321:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @param  __INSTANCE__ SPI Instance
 322:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @param  __REG__ Register to be written
 323:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @param  __VALUE__ Value to be written in the register
 324:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @retval None
 325:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 326:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 327:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 328:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 329:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @brief  Read a value in SPI register
 330:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @param  __INSTANCE__ SPI Instance
 331:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @param  __REG__ Register to be read
 332:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @retval Register value
 333:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 334:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** #define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 335:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 74


 336:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 337:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 338:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 339:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 340:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @}
 341:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 342:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 343:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /* Exported functions --------------------------------------------------------*/
 344:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_Exported_Functions SPI Exported Functions
 345:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 346:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 347:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 348:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /** @defgroup SPI_LL_EF_Configuration Configuration
 349:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @{
 350:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 351:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** 
 352:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** /**
 353:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @brief  Enable SPI peripheral
 354:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @rmtoll CR1          SPE           LL_SPI_Enable
 355:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @param  SPIx SPI Instance
 356:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   * @retval None
 357:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   */
 358:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** __STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
 689              		.loc 4 358 22 view .LVU175
 690              	.LBB47:
 359:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h **** {
 360:Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_spi.h ****   SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 691              		.loc 4 360 3 view .LVU176
 692 0052 B74A     		ldr	r2, .L62+20
 693 0054 3E31     		adds	r1, r1, #62
 694 0056 1368     		ldr	r3, [r2]
 695 0058 0B43     		orrs	r3, r1
 696 005a 1360     		str	r3, [r2]
 697              	.LVL47:
 698              		.loc 4 360 3 is_stmt 0 view .LVU177
 699              	.LBE47:
 700              	.LBE46:
 163:Core/Src/main.c ****   if ((wdalarm & 0xf8) != MAGIC_WORD_1)      // ********   Startup from power on **** ((wdalarm & 0
 701              		.loc 1 163 3 is_stmt 1 view .LVU178
 163:Core/Src/main.c ****   if ((wdalarm & 0xf8) != MAGIC_WORD_1)      // ********   Startup from power on **** ((wdalarm & 0
 702              		.loc 1 163 21 is_stmt 0 view .LVU179
 703 005c B54B     		ldr	r3, .L62+24
 704 005e 1C78     		ldrb	r4, [r3]
 705 0060 2000     		movs	r0, r4
 706 0062 FFF7FEFF 		bl	read
 707              	.LVL48:
 164:Core/Src/main.c ****   {
 708              		.loc 1 164 3 is_stmt 1 view .LVU180
 164:Core/Src/main.c ****   {
 709              		.loc 1 164 6 is_stmt 0 view .LVU181
 710 0066 F823     		movs	r3, #248
 711 0068 1840     		ands	r0, r3
 712              	.LVL49:
 164:Core/Src/main.c ****   {
 713              		.loc 1 164 6 view .LVU182
 714 006a A028     		cmp	r0, #160
 715 006c 00D1     		bne	.LCB495
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 75


 716 006e 98E0     		b	.L26	@long jump
 717              	.LCB495:
 718              	.LBB48:
 166:Core/Src/main.c ****     printf("\nMAIN. First power ON.   %d\n", clk);
 719              		.loc 1 166 5 is_stmt 1 view .LVU183
 166:Core/Src/main.c ****     printf("\nMAIN. First power ON.   %d\n", clk);
 720              		.loc 1 166 20 is_stmt 0 view .LVU184
 721 0070 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 722              	.LVL50:
 167:Core/Src/main.c ****     HAL_Delay(3000); // AB1805 after ~3 sec start communicate with controller
 723              		.loc 1 167 5 view .LVU185
 724 0074 B04B     		ldr	r3, .L62+28
 166:Core/Src/main.c ****     printf("\nMAIN. First power ON.   %d\n", clk);
 725              		.loc 1 166 20 view .LVU186
 726 0076 0100     		movs	r1, r0
 727              	.LVL51:
 167:Core/Src/main.c ****     HAL_Delay(3000); // AB1805 after ~3 sec start communicate with controller
 728              		.loc 1 167 5 is_stmt 1 view .LVU187
 729 0078 1800     		movs	r0, r3
 730              	.LVL52:
 167:Core/Src/main.c ****     HAL_Delay(3000); // AB1805 after ~3 sec start communicate with controller
 731              		.loc 1 167 5 is_stmt 0 view .LVU188
 732 007a FFF7FEFF 		bl	printf_
 733              	.LVL53:
 168:Core/Src/main.c **** 
 734              		.loc 1 168 5 is_stmt 1 view .LVU189
 735 007e AF48     		ldr	r0, .L62+32
 736 0080 FFF7FEFF 		bl	HAL_Delay
 737              	.LVL54:
 170:Core/Src/main.c ****     resetConfig(0);
 738              		.loc 1 170 5 view .LVU190
 170:Core/Src/main.c ****     resetConfig(0);
 739              		.loc 1 170 22 is_stmt 0 view .LVU191
 740 0084 04AB     		add	r3, sp, #16
 741 0086 9C46     		mov	ip, r3
 742 0088 0E25     		movs	r5, #14
 743 008a 1023     		movs	r3, #16
 744 008c 6544     		add	r5, r5, ip
 171:Core/Src/main.c ****     write(REG_WEEKDAY_ALARM, MAGIC_WORD_1); // Magic word = 0xa0
 745              		.loc 1 171 5 view .LVU192
 746 008e 0020     		movs	r0, #0
 170:Core/Src/main.c ****     resetConfig(0);
 747              		.loc 1 170 22 view .LVU193
 748 0090 2B80     		strh	r3, [r5]
 171:Core/Src/main.c ****     write(REG_WEEKDAY_ALARM, MAGIC_WORD_1); // Magic word = 0xa0
 749              		.loc 1 171 5 is_stmt 1 view .LVU194
 750 0092 FFF7FEFF 		bl	resetConfig
 751              	.LVL55:
 172:Core/Src/main.c ****     printf("wdalarm = 0x%x\n", read(REG_WEEKDAY_ALARM));
 752              		.loc 1 172 5 view .LVU195
 753 0096 A021     		movs	r1, #160
 754 0098 2000     		movs	r0, r4
 755 009a FFF7FEFF 		bl	write
 756              	.LVL56:
 173:Core/Src/main.c **** 
 757              		.loc 1 173 5 view .LVU196
 173:Core/Src/main.c **** 
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 76


 758              		.loc 1 173 32 is_stmt 0 view .LVU197
 759 009e 2000     		movs	r0, r4
 760 00a0 FFF7FEFF 		bl	read
 761              	.LVL57:
 173:Core/Src/main.c **** 
 762              		.loc 1 173 5 view .LVU198
 763 00a4 A64B     		ldr	r3, .L62+36
 173:Core/Src/main.c **** 
 764              		.loc 1 173 32 view .LVU199
 765 00a6 0100     		movs	r1, r0
 173:Core/Src/main.c **** 
 766              		.loc 1 173 5 view .LVU200
 767 00a8 1800     		movs	r0, r3
 768 00aa FFF7FEFF 		bl	printf_
 769              	.LVL58:
 175:Core/Src/main.c ****     writeRam(T_OLD_RAM_ADDRESS, 0, 1, 0);
 770              		.loc 1 175 5 is_stmt 1 view .LVU201
 771 00ae 0023     		movs	r3, #0
 772 00b0 0122     		movs	r2, #1
 773 00b2 1900     		movs	r1, r3
 774 00b4 4020     		movs	r0, #64
 775 00b6 FFF7FEFF 		bl	writeRam
 776              	.LVL59:
 176:Core/Src/main.c ****     writeRam(VBAT_OLD_RAM_ADDRESS, 0, 1, 0);
 777              		.loc 1 176 5 view .LVU202
 778 00ba 0023     		movs	r3, #0
 779 00bc 0122     		movs	r2, #1
 780 00be 1900     		movs	r1, r3
 781 00c0 4220     		movs	r0, #66
 782 00c2 FFF7FEFF 		bl	writeRam
 783              	.LVL60:
 177:Core/Src/main.c ****   }
 784              		.loc 1 177 5 view .LVU203
 785 00c6 0023     		movs	r3, #0
 786 00c8 0122     		movs	r2, #1
 787 00ca 1900     		movs	r1, r3
 788 00cc 4420     		movs	r0, #68
 789 00ce FFF7FEFF 		bl	writeRam
 790              	.LVL61:
 791 00d2 9C4B     		ldr	r3, .L62+40
 792 00d4 9C4E     		ldr	r6, .L62+44
 793 00d6 0293     		str	r3, [sp, #8]
 794 00d8 9C4B     		ldr	r3, .L62+48
 795 00da 9946     		mov	r9, r3
 796 00dc 9C4B     		ldr	r3, .L62+52
 797 00de 9846     		mov	r8, r3
 798              	.LVL62:
 799              	.L27:
 177:Core/Src/main.c ****   }
 800              		.loc 1 177 5 is_stmt 0 view .LVU204
 801              	.LBE48:
 193:Core/Src/main.c ****   dev.settings.osr_p = BME280_NO_OVERSAMPLING; // UINT8_C(0x00)
 802              		.loc 1 193 3 is_stmt 1 view .LVU205
 194:Core/Src/main.c ****   dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 803              		.loc 1 194 3 view .LVU206
 195:Core/Src/main.c ****   dev.settings.filter = BME280_FILTER_COEFF_OFF;
 804              		.loc 1 195 3 view .LVU207
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 77


 196:Core/Src/main.c **** 
 805              		.loc 1 196 3 view .LVU208
 194:Core/Src/main.c ****   dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 806              		.loc 1 194 22 is_stmt 0 view .LVU209
 807 00e0 8123     		movs	r3, #129
 198:Core/Src/main.c ****   if (rslt != BME280_OK) // OK = 0
 808              		.loc 1 198 10 view .LVU210
 809 00e2 3800     		movs	r0, r7
 194:Core/Src/main.c ****   dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 810              		.loc 1 194 22 view .LVU211
 811 00e4 5B02     		lsls	r3, r3, #9
 812 00e6 3B64     		str	r3, [r7, #64]
 198:Core/Src/main.c ****   if (rslt != BME280_OK) // OK = 0
 813              		.loc 1 198 3 is_stmt 1 view .LVU212
 198:Core/Src/main.c ****   if (rslt != BME280_OK) // OK = 0
 814              		.loc 1 198 10 is_stmt 0 view .LVU213
 815 00e8 FFF7FEFF 		bl	bme280_init
 816              	.LVL63:
 198:Core/Src/main.c ****   if (rslt != BME280_OK) // OK = 0
 817              		.loc 1 198 8 view .LVU214
 818 00ec 04AB     		add	r3, sp, #16
 819 00ee 9C46     		mov	ip, r3
 820 00f0 0A24     		movs	r4, #10
 821 00f2 6444     		add	r4, r4, ip
 822 00f4 2070     		strb	r0, [r4]
 199:Core/Src/main.c ****   {
 823              		.loc 1 199 3 is_stmt 1 view .LVU215
 199:Core/Src/main.c ****   {
 824              		.loc 1 199 12 is_stmt 0 view .LVU216
 825 00f6 2378     		ldrb	r3, [r4]
 199:Core/Src/main.c ****   {
 826              		.loc 1 199 6 view .LVU217
 827 00f8 002B     		cmp	r3, #0
 828 00fa 06D0     		beq	.L28
 201:Core/Src/main.c ****     Error_Handler();
 829              		.loc 1 201 5 is_stmt 1 view .LVU218
 830 00fc 2178     		ldrb	r1, [r4]
 831 00fe 9548     		ldr	r0, .L62+56
 832 0100 49B2     		sxtb	r1, r1
 833 0102 FFF7FEFF 		bl	printf_
 834              	.LVL64:
 202:Core/Src/main.c ****   }
 835              		.loc 1 202 5 view .LVU219
 836              	.LBB49:
 837              	.LBI49:
 442:Core/Src/main.c **** {
 838              		.loc 1 442 6 view .LVU220
 446:Core/Src/main.c ****   while (1)
 839              		.loc 1 446 3 view .LVU221
 840              	.LBB50:
 841              	.LBI50:
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 842              		.loc 2 960 27 view .LVU222
 843              	.LBB51:
 844              		.loc 2 962 3 view .LVU223
 845              		.syntax divided
 846              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 78


 847 0106 72B6     		cpsid i
 848              	@ 0 "" 2
 849              		.thumb
 850              		.syntax unified
 851              	.L29:
 852              	.LBE51:
 853              	.LBE50:
 447:Core/Src/main.c ****   {
 854              		.loc 1 447 3 view .LVU224
 855              		.loc 1 449 3 view .LVU225
 447:Core/Src/main.c ****   {
 856              		.loc 1 447 9 view .LVU226
 447:Core/Src/main.c ****   {
 857              		.loc 1 447 3 view .LVU227
 858              		.loc 1 449 3 view .LVU228
 447:Core/Src/main.c ****   {
 859              		.loc 1 447 9 view .LVU229
 860 0108 FEE7     		b	.L29
 861              	.L28:
 862              	.LBE49:
 205:Core/Src/main.c ****   /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor
 863              		.loc 1 205 3 view .LVU230
 205:Core/Src/main.c ****   /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor
 864              		.loc 1 205 10 is_stmt 0 view .LVU231
 865 010a 3900     		movs	r1, r7
 866 010c 0F20     		movs	r0, #15
 867 010e FFF7FEFF 		bl	bme280_set_sensor_settings
 868              	.LVL65:
 205:Core/Src/main.c ****   /*Calculate the minimum delay (ms) required between consecutive measurement based upon the sensor
 869              		.loc 1 205 8 view .LVU232
 870 0112 2070     		strb	r0, [r4]
 208:Core/Src/main.c ****   // printf("req_delay = %d\n", req_delay);
 871              		.loc 1 208 3 is_stmt 1 view .LVU233
 208:Core/Src/main.c ****   // printf("req_delay = %d\n", req_delay);
 872              		.loc 1 208 15 is_stmt 0 view .LVU234
 873 0114 9048     		ldr	r0, .L62+60
 874 0116 FFF7FEFF 		bl	bme280_cal_meas_delay
 875              	.LVL66:
 208:Core/Src/main.c ****   // printf("req_delay = %d\n", req_delay);
 876              		.loc 1 208 13 view .LVU235
 877 011a 904B     		ldr	r3, .L62+64
 878 011c 1860     		str	r0, [r3]
 211:Core/Src/main.c ****   if (rslt != BME280_OK)
 879              		.loc 1 211 3 is_stmt 1 view .LVU236
 211:Core/Src/main.c ****   if (rslt != BME280_OK)
 880              		.loc 1 211 10 is_stmt 0 view .LVU237
 881 011e 3800     		movs	r0, r7
 882 0120 FFF7FEFF 		bl	stream_sensor_data_forced_mode
 883              	.LVL67:
 211:Core/Src/main.c ****   if (rslt != BME280_OK)
 884              		.loc 1 211 8 view .LVU238
 885 0124 2070     		strb	r0, [r4]
 212:Core/Src/main.c ****   {
 886              		.loc 1 212 3 is_stmt 1 view .LVU239
 212:Core/Src/main.c ****   {
 887              		.loc 1 212 12 is_stmt 0 view .LVU240
 888 0126 2378     		ldrb	r3, [r4]
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 79


 212:Core/Src/main.c ****   {
 889              		.loc 1 212 6 view .LVU241
 890 0128 002B     		cmp	r3, #0
 891 012a 30D1     		bne	.L56
 218:Core/Src/main.c **** 
 892              		.loc 1 218 3 is_stmt 1 view .LVU242
 218:Core/Src/main.c **** 
 893              		.loc 1 218 29 is_stmt 0 view .LVU243
 894 012c 8C49     		ldr	r1, .L62+68
 218:Core/Src/main.c **** 
 895              		.loc 1 218 39 view .LVU244
 896 012e 8D4B     		ldr	r3, .L62+72
 218:Core/Src/main.c **** 
 897              		.loc 1 218 10 view .LVU245
 898 0130 8A68     		ldr	r2, [r1, #8]
 223:Core/Src/main.c **** 
 899              		.loc 1 223 3 view .LVU246
 900 0132 8D48     		ldr	r0, .L62+76
 218:Core/Src/main.c **** 
 901              		.loc 1 218 10 view .LVU247
 902 0134 92B2     		uxth	r2, r2
 218:Core/Src/main.c **** 
 903              		.loc 1 218 39 view .LVU248
 904 0136 5343     		muls	r3, r2
 218:Core/Src/main.c **** 
 905              		.loc 1 218 46 view .LVU249
 906 0138 F533     		adds	r3, r3, #245
 221:Core/Src/main.c **** 
 907              		.loc 1 221 42 view .LVU250
 908 013a 4A68     		ldr	r2, [r1, #4]
 218:Core/Src/main.c **** 
 909              		.loc 1 218 46 view .LVU251
 910 013c FF33     		adds	r3, r3, #255
 218:Core/Src/main.c **** 
 911              		.loc 1 218 53 view .LVU252
 912 013e 1C15     		asrs	r4, r3, #20
 221:Core/Src/main.c **** 
 913              		.loc 1 221 42 view .LVU253
 914 0140 8A4B     		ldr	r3, .L62+80
 915 0142 92B2     		uxth	r2, r2
 916 0144 5343     		muls	r3, r2
 221:Core/Src/main.c **** 
 917              		.loc 1 221 49 view .LVU254
 918 0146 0233     		adds	r3, r3, #2
 221:Core/Src/main.c **** 
 919              		.loc 1 221 54 view .LVU255
 920 0148 1A14     		asrs	r2, r3, #16
 921 014a 9246     		mov	r10, r2
 221:Core/Src/main.c **** 
 922              		.loc 1 221 6 view .LVU256
 923 014c 1B0C     		lsrs	r3, r3, #16
 924 014e 9B46     		mov	fp, r3
 223:Core/Src/main.c **** 
 925              		.loc 1 223 3 view .LVU257
 926 0150 029B     		ldr	r3, [sp, #8]
 927 0152 2100     		movs	r1, r4
 928 0154 1A88     		ldrh	r2, [r3]
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 80


 929 0156 3388     		ldrh	r3, [r6]
 218:Core/Src/main.c **** 
 930              		.loc 1 218 53 view .LVU258
 931 0158 0394     		str	r4, [sp, #12]
 932              	.LVL68:
 221:Core/Src/main.c **** 
 933              		.loc 1 221 3 is_stmt 1 view .LVU259
 223:Core/Src/main.c **** 
 934              		.loc 1 223 3 view .LVU260
 935 015a 0093     		str	r3, [sp]
 936 015c 5346     		mov	r3, r10
 937 015e FFF7FEFF 		bl	printf_
 938              	.LVL69:
 227:Core/Src/main.c ****   {
 939              		.loc 1 227 3 view .LVU261
 227:Core/Src/main.c ****   {
 940              		.loc 1 227 21 is_stmt 0 view .LVU262
 941 0162 3388     		ldrh	r3, [r6]
 942 0164 2F88     		ldrh	r7, [r5]
 227:Core/Src/main.c ****   {
 943              		.loc 1 227 6 view .LVU263
 944 0166 5B45     		cmp	r3, fp
 945 0168 45D1     		bne	.L45
 946 016a 1E2F     		cmp	r7, #30
 947 016c 43D8     		bhi	.L45
 948              	.LVL70:
 949              	.L32:
 299:Core/Src/main.c **** 
 950              		.loc 1 299 3 is_stmt 1 view .LVU264
 951 016e 3C20     		movs	r0, #60
 314:Core/Src/main.c ****     HAL_Delay(100);
 952              		.loc 1 314 5 is_stmt 0 view .LVU265
 953 0170 8025     		movs	r5, #128
 299:Core/Src/main.c **** 
 954              		.loc 1 299 3 view .LVU266
 955 0172 FFF7FEFF 		bl	deepPowerDown
 956              	.LVL71:
 312:Core/Src/main.c ****     HAL_Delay(100);
 957              		.loc 1 312 5 view .LVU267
 958 0176 0226     		movs	r6, #2
 959 0178 7D4C     		ldr	r4, .L62+84
 314:Core/Src/main.c ****     HAL_Delay(100);
 960              		.loc 1 314 5 view .LVU268
 961 017a AD02     		lsls	r5, r5, #10
 962              	.L41:
 306:Core/Src/main.c ****   {
 963              		.loc 1 306 3 is_stmt 1 discriminator 1 view .LVU269
 312:Core/Src/main.c ****     HAL_Delay(100);
 964              		.loc 1 312 5 discriminator 1 view .LVU270
 313:Core/Src/main.c ****     LED1_OFF();
 965              		.loc 1 313 5 is_stmt 0 discriminator 1 view .LVU271
 966 017c 6420     		movs	r0, #100
 312:Core/Src/main.c ****     HAL_Delay(100);
 967              		.loc 1 312 5 discriminator 1 view .LVU272
 968 017e A661     		str	r6, [r4, #24]
 313:Core/Src/main.c ****     LED1_OFF();
 969              		.loc 1 313 5 is_stmt 1 discriminator 1 view .LVU273
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 81


 970 0180 FFF7FEFF 		bl	HAL_Delay
 971              	.LVL72:
 314:Core/Src/main.c ****     HAL_Delay(100);
 972              		.loc 1 314 5 discriminator 1 view .LVU274
 315:Core/Src/main.c ****   }
 973              		.loc 1 315 5 is_stmt 0 discriminator 1 view .LVU275
 974 0184 6420     		movs	r0, #100
 314:Core/Src/main.c ****     HAL_Delay(100);
 975              		.loc 1 314 5 discriminator 1 view .LVU276
 976 0186 A561     		str	r5, [r4, #24]
 315:Core/Src/main.c ****   }
 977              		.loc 1 315 5 is_stmt 1 discriminator 1 view .LVU277
 978 0188 FFF7FEFF 		bl	HAL_Delay
 979              	.LVL73:
 306:Core/Src/main.c ****   {
 980              		.loc 1 306 9 discriminator 1 view .LVU278
 981 018c F6E7     		b	.L41
 982              	.LVL74:
 983              	.L56:
 214:Core/Src/main.c ****     Error_Handler();
 984              		.loc 1 214 5 view .LVU279
 214:Core/Src/main.c ****     Error_Handler();
 985              		.loc 1 214 13 is_stmt 0 view .LVU280
 986 018e 794B     		ldr	r3, .L62+88
 214:Core/Src/main.c ****     Error_Handler();
 987              		.loc 1 214 5 view .LVU281
 988 0190 2278     		ldrb	r2, [r4]
 214:Core/Src/main.c ****     Error_Handler();
 989              		.loc 1 214 13 view .LVU282
 990 0192 1B68     		ldr	r3, [r3]
 214:Core/Src/main.c ****     Error_Handler();
 991              		.loc 1 214 5 view .LVU283
 992 0194 7849     		ldr	r1, .L62+92
 993 0196 D868     		ldr	r0, [r3, #12]
 994 0198 52B2     		sxtb	r2, r2
 995 019a FFF7FEFF 		bl	fprintf
 996              	.LVL75:
 215:Core/Src/main.c ****   }
 997              		.loc 1 215 5 is_stmt 1 view .LVU284
 998              	.LBB52:
 999              	.LBI52:
 442:Core/Src/main.c **** {
 1000              		.loc 1 442 6 view .LVU285
 446:Core/Src/main.c ****   while (1)
 1001              		.loc 1 446 3 view .LVU286
 1002              	.LBB53:
 1003              	.LBI53:
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1004              		.loc 2 960 27 view .LVU287
 1005              	.LBB54:
 1006              		.loc 2 962 3 view .LVU288
 1007              		.syntax divided
 1008              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1009 019e 72B6     		cpsid i
 1010              	@ 0 "" 2
 1011              		.thumb
 1012              		.syntax unified
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 82


 1013              	.L31:
 1014              	.LBE54:
 1015              	.LBE53:
 447:Core/Src/main.c ****   {
 1016              		.loc 1 447 3 view .LVU289
 1017              		.loc 1 449 3 view .LVU290
 447:Core/Src/main.c ****   {
 1018              		.loc 1 447 9 view .LVU291
 447:Core/Src/main.c ****   {
 1019              		.loc 1 447 3 view .LVU292
 1020              		.loc 1 449 3 view .LVU293
 447:Core/Src/main.c ****   {
 1021              		.loc 1 447 9 view .LVU294
 1022 01a0 FEE7     		b	.L31
 1023              	.L26:
 1024              	.LBE52:
 181:Core/Src/main.c ****     vbat_output_flag++;
 1025              		.loc 1 181 5 view .LVU295
 1026 01a2 04AB     		add	r3, sp, #16
 1027 01a4 9C46     		mov	ip, r3
 1028 01a6 0E25     		movs	r5, #14
 1029 01a8 6544     		add	r5, r5, ip
 1030 01aa 0122     		movs	r2, #1
 1031 01ac 2900     		movs	r1, r5
 1032 01ae 4620     		movs	r0, #70
 1033 01b0 FFF7FEFF 		bl	read_RTCRam
 1034              	.LVL76:
 182:Core/Src/main.c ****     printf("\nMAIN. Startup from RTC\n");
 1035              		.loc 1 182 5 view .LVU296
 182:Core/Src/main.c ****     printf("\nMAIN. Startup from RTC\n");
 1036              		.loc 1 182 21 is_stmt 0 view .LVU297
 1037 01b4 2B88     		ldrh	r3, [r5]
 183:Core/Src/main.c **** 
 1038              		.loc 1 183 5 view .LVU298
 1039 01b6 7148     		ldr	r0, .L62+96
 182:Core/Src/main.c ****     printf("\nMAIN. Startup from RTC\n");
 1040              		.loc 1 182 21 view .LVU299
 1041 01b8 0133     		adds	r3, r3, #1
 1042 01ba 2B80     		strh	r3, [r5]
 183:Core/Src/main.c **** 
 1043              		.loc 1 183 5 is_stmt 1 view .LVU300
 1044 01bc FFF7FEFF 		bl	printf_
 1045              	.LVL77:
 185:Core/Src/main.c ****     read_RTCRam(T_OLD_RAM_ADDRESS, &T_old, 0);
 1046              		.loc 1 185 5 view .LVU301
 1047 01c0 604B     		ldr	r3, .L62+40
 1048 01c2 0022     		movs	r2, #0
 1049 01c4 1900     		movs	r1, r3
 1050 01c6 4020     		movs	r0, #64
 1051 01c8 0293     		str	r3, [sp, #8]
 1052 01ca FFF7FEFF 		bl	read_RTCRam
 1053              	.LVL78:
 186:Core/Src/main.c ****     read_RTCRam(VBAT_OLD_RAM_ADDRESS, &vbat_old, 0);
 1054              		.loc 1 186 5 view .LVU302
 1055 01ce 5E4E     		ldr	r6, .L62+44
 1056 01d0 0022     		movs	r2, #0
 1057 01d2 3100     		movs	r1, r6
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 83


 1058 01d4 4220     		movs	r0, #66
 1059 01d6 FFF7FEFF 		bl	read_RTCRam
 1060              	.LVL79:
 187:Core/Src/main.c ****     initialized_flag = read(INITIALIZED_FLAG_ADDRESS); // uint8_t
 1061              		.loc 1 187 5 view .LVU303
 1062 01da 5C4B     		ldr	r3, .L62+48
 1063 01dc 0022     		movs	r2, #0
 1064 01de 1900     		movs	r1, r3
 1065 01e0 4420     		movs	r0, #68
 1066 01e2 9946     		mov	r9, r3
 1067 01e4 FFF7FEFF 		bl	read_RTCRam
 1068              	.LVL80:
 188:Core/Src/main.c ****   }
 1069              		.loc 1 188 5 view .LVU304
 188:Core/Src/main.c ****   }
 1070              		.loc 1 188 24 is_stmt 0 view .LVU305
 1071 01e8 4820     		movs	r0, #72
 1072 01ea FFF7FEFF 		bl	read
 1073              	.LVL81:
 188:Core/Src/main.c ****   }
 1074              		.loc 1 188 22 view .LVU306
 1075 01ee 584B     		ldr	r3, .L62+52
 1076 01f0 9846     		mov	r8, r3
 1077 01f2 1870     		strb	r0, [r3]
 1078 01f4 74E7     		b	.L27
 1079              	.LVL82:
 1080              	.L45:
 218:Core/Src/main.c **** 
 1081              		.loc 1 218 6 view .LVU307
 1082 01f6 6B46     		mov	r3, sp
 1083 01f8 9B89     		ldrh	r3, [r3, #12]
 1084              	.LBB55:
 1085              	.LBB56:
 1086              	.LBB57:
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1087              		.loc 1 388 11 view .LVU308
 1088 01fa 07AC     		add	r4, sp, #28
 1089              	.LVL83:
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1090              		.loc 1 388 11 view .LVU309
 1091              	.LBE57:
 1092              	.LBE56:
 1093              	.LBE55:
 218:Core/Src/main.c **** 
 1094              		.loc 1 218 6 view .LVU310
 1095 01fc 0493     		str	r3, [sp, #16]
 1096              	.LBB70:
 229:Core/Src/main.c ****     // Temperature need output
 1097              		.loc 1 229 5 is_stmt 1 view .LVU311
 231:Core/Src/main.c ****     temperature_new = 1;
 1098              		.loc 1 231 5 view .LVU312
 1099              	.LVL84:
 1100              	.LBB60:
 1101              	.LBI56:
 382:Core/Src/main.c **** {
 1102              		.loc 1 382 6 view .LVU313
 1103              	.LBB58:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 84


 385:Core/Src/main.c **** 
 1104              		.loc 1 385 3 view .LVU314
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1105              		.loc 1 388 3 view .LVU315
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1106              		.loc 1 388 11 is_stmt 0 view .LVU316
 1107 01fe 5346     		mov	r3, r10
 1108 0200 2370     		strb	r3, [r4]
 389:Core/Src/main.c **** 
 1109              		.loc 1 389 3 is_stmt 1 view .LVU317
 389:Core/Src/main.c **** 
 1110              		.loc 1 389 13 is_stmt 0 view .LVU318
 1111 0202 5B46     		mov	r3, fp
 1112              	.LBE58:
 1113              	.LBE60:
 1114              	.LBE70:
 135:Core/Src/main.c **** 
 1115              		.loc 1 135 11 view .LVU319
 1116 0204 0026     		movs	r6, #0
 1117              	.LBB71:
 1118              	.LBB61:
 1119              	.LBB59:
 389:Core/Src/main.c **** 
 1120              		.loc 1 389 13 view .LVU320
 1121 0206 1B0A     		lsrs	r3, r3, #8
 389:Core/Src/main.c **** 
 1122              		.loc 1 389 11 view .LVU321
 1123 0208 6370     		strb	r3, [r4, #1]
 392:Core/Src/main.c **** }
 1124              		.loc 1 392 3 is_stmt 1 view .LVU322
 392:Core/Src/main.c **** }
 1125              		.loc 1 392 10 is_stmt 0 view .LVU323
 1126 020a 0222     		movs	r2, #2
 1127 020c 0123     		movs	r3, #1
 1128 020e 2100     		movs	r1, r4
 1129 0210 4220     		movs	r0, #66
 1130 0212 FFF7FEFF 		bl	writeRam
 1131              	.LVL85:
 392:Core/Src/main.c **** }
 1132              		.loc 1 392 10 view .LVU324
 1133              	.LBE59:
 1134              	.LBE61:
 232:Core/Src/main.c **** 
 1135              		.loc 1 232 5 is_stmt 1 view .LVU325
 234:Core/Src/main.c ****     {
 1136              		.loc 1 234 5 view .LVU326
 1137              	.LBE71:
 134:Core/Src/main.c ****   uint8_t humidity_new = 0;
 1138              		.loc 1 134 11 is_stmt 0 view .LVU327
 1139 0216 B246     		mov	r10, r6
 1140              	.LBB72:
 234:Core/Src/main.c ****     {
 1141              		.loc 1 234 8 view .LVU328
 1142 0218 0F2F     		cmp	r7, #15
 1143 021a 32D8     		bhi	.L57
 1144              	.LVL86:
 1145              	.L34:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 85


 266:Core/Src/main.c ****     printf("initialized_flag5 = 0x%x\n", initialized_flag);
 1146              		.loc 1 266 5 is_stmt 1 view .LVU329
 1147 021c 8022     		movs	r2, #128
 1148 021e 544B     		ldr	r3, .L62+84
 1149 0220 1202     		lsls	r2, r2, #8
 1150 0222 9A61     		str	r2, [r3, #24]
 267:Core/Src/main.c ****     if (initialized_flag == 0)
 1151              		.loc 1 267 5 view .LVU330
 1152 0224 4346     		mov	r3, r8
 1153 0226 5648     		ldr	r0, .L62+100
 1154 0228 1978     		ldrb	r1, [r3]
 1155 022a FFF7FEFF 		bl	printf_
 1156              	.LVL87:
 268:Core/Src/main.c ****     {
 1157              		.loc 1 268 5 view .LVU331
 268:Core/Src/main.c ****     {
 1158              		.loc 1 268 8 is_stmt 0 view .LVU332
 1159 022e 4346     		mov	r3, r8
 1160 0230 1B78     		ldrb	r3, [r3]
 1161 0232 002B     		cmp	r3, #0
 1162 0234 14D0     		beq	.L58
 277:Core/Src/main.c ****       ESP_Init_after_sleep(); // Initialize after deep power down
 1163              		.loc 1 277 7 is_stmt 1 view .LVU333
 1164 0236 FFF7FEFF 		bl	EPD_1IN54_V2_Reset
 1165              	.LVL88:
 278:Core/Src/main.c ****     }
 1166              		.loc 1 278 7 view .LVU334
 1167 023a FFF7FEFF 		bl	ESP_Init_after_sleep
 1168              	.LVL89:
 1169              	.L38:
 281:Core/Src/main.c ****     {
 1170              		.loc 1 281 5 view .LVU335
 283:Core/Src/main.c ****     }
 1171              		.loc 1 283 7 view .LVU336
 1172 023e 5846     		mov	r0, fp
 1173 0240 FFF7FEFF 		bl	temperature_out
 1174              	.LVL90:
 285:Core/Src/main.c ****     {
 1175              		.loc 1 285 5 view .LVU337
 285:Core/Src/main.c ****     {
 1176              		.loc 1 285 8 is_stmt 0 view .LVU338
 1177 0244 5346     		mov	r3, r10
 1178 0246 002B     		cmp	r3, #0
 1179 0248 5BD1     		bne	.L59
 1180              	.L39:
 289:Core/Src/main.c ****     {
 1181              		.loc 1 289 5 is_stmt 1 view .LVU339
 289:Core/Src/main.c ****     {
 1182              		.loc 1 289 8 is_stmt 0 view .LVU340
 1183 024a 002E     		cmp	r6, #0
 1184 024c 55D1     		bne	.L60
 1185              	.L40:
 294:Core/Src/main.c ****     // EPD_1IN54_V2_Sleep(); // No need for Deep sleep mode
 1186              		.loc 1 294 5 is_stmt 1 view .LVU341
 1187 024e 4D4B     		ldr	r3, .L62+104
 1188 0250 1868     		ldr	r0, [r3]
 1189 0252 FFF7FEFF 		bl	EPD_1IN54_V2_DisplayPart
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 86


 1190              	.LVL91:
 296:Core/Src/main.c ****   }
 1191              		.loc 1 296 5 view .LVU342
 1192 0256 8022     		movs	r2, #128
 1193 0258 454B     		ldr	r3, .L62+84
 1194 025a 1206     		lsls	r2, r2, #24
 1195 025c 9A61     		str	r2, [r3, #24]
 1196 025e 86E7     		b	.L32
 1197              	.L58:
 270:Core/Src/main.c ****       initialized_flag = 1; // Flag that ESP is initialized, to do it only once
 1198              		.loc 1 270 7 view .LVU343
 1199 0260 FFF7FEFF 		bl	ESP_Init
 1200              	.LVL92:
 271:Core/Src/main.c ****       write(INITIALIZED_FLAG_ADDRESS, initialized_flag);
 1201              		.loc 1 271 7 view .LVU344
 271:Core/Src/main.c ****       write(INITIALIZED_FLAG_ADDRESS, initialized_flag);
 1202              		.loc 1 271 24 is_stmt 0 view .LVU345
 1203 0264 4346     		mov	r3, r8
 1204 0266 0121     		movs	r1, #1
 272:Core/Src/main.c ****       printf("initialized_flag = 0x%x\n", read(INITIALIZED_FLAG_ADDRESS));
 1205              		.loc 1 272 7 view .LVU346
 1206 0268 4820     		movs	r0, #72
 271:Core/Src/main.c ****       write(INITIALIZED_FLAG_ADDRESS, initialized_flag);
 1207              		.loc 1 271 24 view .LVU347
 1208 026a 1970     		strb	r1, [r3]
 272:Core/Src/main.c ****       printf("initialized_flag = 0x%x\n", read(INITIALIZED_FLAG_ADDRESS));
 1209              		.loc 1 272 7 is_stmt 1 view .LVU348
 1210 026c FFF7FEFF 		bl	write
 1211              	.LVL93:
 273:Core/Src/main.c ****     }
 1212              		.loc 1 273 7 view .LVU349
 273:Core/Src/main.c ****     }
 1213              		.loc 1 273 43 is_stmt 0 view .LVU350
 1214 0270 4820     		movs	r0, #72
 1215 0272 FFF7FEFF 		bl	read
 1216              	.LVL94:
 273:Core/Src/main.c ****     }
 1217              		.loc 1 273 7 view .LVU351
 1218 0276 444B     		ldr	r3, .L62+108
 273:Core/Src/main.c ****     }
 1219              		.loc 1 273 43 view .LVU352
 1220 0278 0100     		movs	r1, r0
 273:Core/Src/main.c ****     }
 1221              		.loc 1 273 7 view .LVU353
 1222 027a 1800     		movs	r0, r3
 1223 027c FFF7FEFF 		bl	printf_
 1224              	.LVL95:
 1225 0280 DDE7     		b	.L38
 1226              	.LVL96:
 1227              	.L57:
 236:Core/Src/main.c ****       write_ToRTCRam(VBAT_OUTPUT_FLAG_ADDRESS, vbat_output_flag, 1); // save vbat_output_flag
 1228              		.loc 1 236 7 is_stmt 1 view .LVU354
 1229              	.LBB62:
 1230              	.LBB63:
 392:Core/Src/main.c **** }
 1231              		.loc 1 392 10 is_stmt 0 view .LVU355
 1232 0282 0123     		movs	r3, #1
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 87


 1233 0284 0222     		movs	r2, #2
 1234 0286 2100     		movs	r1, r4
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1235              		.loc 1 388 11 view .LVU356
 1236 0288 2680     		strh	r6, [r4]
 392:Core/Src/main.c **** }
 1237              		.loc 1 392 10 view .LVU357
 1238 028a 4620     		movs	r0, #70
 1239              	.LBE63:
 1240              	.LBE62:
 236:Core/Src/main.c ****       write_ToRTCRam(VBAT_OUTPUT_FLAG_ADDRESS, vbat_output_flag, 1); // save vbat_output_flag
 1241              		.loc 1 236 24 view .LVU358
 1242 028c 2E80     		strh	r6, [r5]
 237:Core/Src/main.c **** 
 1243              		.loc 1 237 7 is_stmt 1 view .LVU359
 1244              	.LVL97:
 1245              	.LBB65:
 1246              	.LBI62:
 382:Core/Src/main.c **** {
 1247              		.loc 1 382 6 view .LVU360
 1248              	.LBB64:
 385:Core/Src/main.c **** 
 1249              		.loc 1 385 3 view .LVU361
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1250              		.loc 1 388 3 view .LVU362
 389:Core/Src/main.c **** 
 1251              		.loc 1 389 3 view .LVU363
 392:Core/Src/main.c **** }
 1252              		.loc 1 392 3 view .LVU364
 392:Core/Src/main.c **** }
 1253              		.loc 1 392 10 is_stmt 0 view .LVU365
 1254 028e FFF7FEFF 		bl	writeRam
 1255              	.LVL98:
 392:Core/Src/main.c **** }
 1256              		.loc 1 392 10 view .LVU366
 1257              	.LBE64:
 1258              	.LBE65:
 239:Core/Src/main.c ****       vBat = get_vbat();
 1259              		.loc 1 239 7 is_stmt 1 view .LVU367
 1260 0292 FFF7FEFF 		bl	Activate_ADC
 1261              	.LVL99:
 240:Core/Src/main.c **** 
 1262              		.loc 1 240 7 view .LVU368
 240:Core/Src/main.c **** 
 1263              		.loc 1 240 14 is_stmt 0 view .LVU369
 1264 0296 FFF7FEFF 		bl	get_vbat
 1265              	.LVL100:
 243:Core/Src/main.c ****       printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 1266              		.loc 1 243 7 is_stmt 1 view .LVU370
 244:Core/Src/main.c **** 
 1267              		.loc 1 244 7 is_stmt 0 view .LVU371
 1268 029a 4B46     		mov	r3, r9
 243:Core/Src/main.c ****       printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 1269              		.loc 1 243 30 view .LVU372
 1270 029c 334D     		ldr	r5, .L62+80
 244:Core/Src/main.c **** 
 1271              		.loc 1 244 7 view .LVU373
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 88


 1272 029e 1A88     		ldrh	r2, [r3]
 243:Core/Src/main.c ****       printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 1273              		.loc 1 243 30 view .LVU374
 1274 02a0 4543     		muls	r5, r0
 243:Core/Src/main.c ****       printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 1275              		.loc 1 243 37 view .LVU375
 1276 02a2 0235     		adds	r5, r5, #2
 243:Core/Src/main.c ****       printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 1277              		.loc 1 243 42 view .LVU376
 1278 02a4 2D0C     		lsrs	r5, r5, #16
 244:Core/Src/main.c **** 
 1279              		.loc 1 244 7 view .LVU377
 1280 02a6 2900     		movs	r1, r5
 1281 02a8 3848     		ldr	r0, .L62+112
 1282              	.LVL101:
 243:Core/Src/main.c ****       printf("vBat = %d, vbat_old = %d\n", vBat, vbat_old);
 1283              		.loc 1 243 12 view .LVU378
 1284 02aa 0595     		str	r5, [sp, #20]
 1285              	.LVL102:
 244:Core/Src/main.c **** 
 1286              		.loc 1 244 7 is_stmt 1 view .LVU379
 1287 02ac AEB2     		uxth	r6, r5
 1288 02ae FFF7FEFF 		bl	printf_
 1289              	.LVL103:
 246:Core/Src/main.c ****       {
 1290              		.loc 1 246 7 view .LVU380
 246:Core/Src/main.c ****       {
 1291              		.loc 1 246 10 is_stmt 0 view .LVU381
 1292 02b2 DB2D     		cmp	r5, #219
 1293 02b4 2AD9     		bls	.L61
 1294              	.L35:
 252:Core/Src/main.c ****       {
 1295              		.loc 1 252 7 is_stmt 1 view .LVU382
 252:Core/Src/main.c ****       {
 1296              		.loc 1 252 11 is_stmt 0 view .LVU383
 1297 02b6 4B46     		mov	r3, r9
 1298              	.LBE72:
 134:Core/Src/main.c ****   uint8_t humidity_new = 0;
 1299              		.loc 1 134 11 view .LVU384
 1300 02b8 0022     		movs	r2, #0
 1301              	.LBB73:
 252:Core/Src/main.c ****       {
 1302              		.loc 1 252 11 view .LVU385
 1303 02ba 1B88     		ldrh	r3, [r3]
 1304              	.LBE73:
 134:Core/Src/main.c ****   uint8_t humidity_new = 0;
 1305              		.loc 1 134 11 view .LVU386
 1306 02bc 9246     		mov	r10, r2
 1307              	.LBB74:
 252:Core/Src/main.c ****       {
 1308              		.loc 1 252 10 view .LVU387
 1309 02be AB42     		cmp	r3, r5
 1310 02c0 0AD0     		beq	.L36
 254:Core/Src/main.c **** 
 1311              		.loc 1 254 9 is_stmt 1 view .LVU388
 1312              	.LVL104:
 1313              	.LBB66:
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 89


 1314              	.LBI66:
 382:Core/Src/main.c **** {
 1315              		.loc 1 382 6 view .LVU389
 1316              	.LBB67:
 385:Core/Src/main.c **** 
 1317              		.loc 1 385 3 view .LVU390
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1318              		.loc 1 388 3 view .LVU391
 389:Core/Src/main.c **** 
 1319              		.loc 1 389 13 is_stmt 0 view .LVU392
 1320 02c2 360A     		lsrs	r6, r6, #8
 392:Core/Src/main.c **** }
 1321              		.loc 1 392 10 view .LVU393
 1322 02c4 0123     		movs	r3, #1
 1323 02c6 2100     		movs	r1, r4
 1324 02c8 4420     		movs	r0, #68
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1325              		.loc 1 388 11 view .LVU394
 1326 02ca 2570     		strb	r5, [r4]
 389:Core/Src/main.c **** 
 1327              		.loc 1 389 3 is_stmt 1 view .LVU395
 389:Core/Src/main.c **** 
 1328              		.loc 1 389 11 is_stmt 0 view .LVU396
 1329 02cc 6670     		strb	r6, [r4, #1]
 392:Core/Src/main.c **** }
 1330              		.loc 1 392 3 is_stmt 1 view .LVU397
 392:Core/Src/main.c **** }
 1331              		.loc 1 392 10 is_stmt 0 view .LVU398
 1332 02ce 0232     		adds	r2, r2, #2
 1333 02d0 FFF7FEFF 		bl	writeRam
 1334              	.LVL105:
 392:Core/Src/main.c **** }
 1335              		.loc 1 392 10 view .LVU399
 1336              	.LBE67:
 1337              	.LBE66:
 256:Core/Src/main.c ****       }
 1338              		.loc 1 256 9 is_stmt 1 view .LVU400
 256:Core/Src/main.c ****       }
 1339              		.loc 1 256 21 is_stmt 0 view .LVU401
 1340 02d4 0123     		movs	r3, #1
 1341 02d6 9A46     		mov	r10, r3
 1342              	.LVL106:
 1343              	.L36:
 259:Core/Src/main.c ****       {
 1344              		.loc 1 259 7 is_stmt 1 view .LVU402
 259:Core/Src/main.c ****       {
 1345              		.loc 1 259 10 is_stmt 0 view .LVU403
 1346 02d8 029B     		ldr	r3, [sp, #8]
 1347 02da 049A     		ldr	r2, [sp, #16]
 1348 02dc 1B88     		ldrh	r3, [r3]
 1349              	.LBE74:
 135:Core/Src/main.c **** 
 1350              		.loc 1 135 11 view .LVU404
 1351 02de 0026     		movs	r6, #0
 1352              	.LBB75:
 259:Core/Src/main.c ****       {
 1353              		.loc 1 259 10 view .LVU405
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 90


 1354 02e0 9342     		cmp	r3, r2
 1355 02e2 9BD0     		beq	.L34
 261:Core/Src/main.c ****         humidity_new = 1;
 1356              		.loc 1 261 9 is_stmt 1 view .LVU406
 1357              	.LVL107:
 1358              	.LBB68:
 1359              	.LBI68:
 382:Core/Src/main.c **** {
 1360              		.loc 1 382 6 view .LVU407
 1361              	.LBB69:
 385:Core/Src/main.c **** 
 1362              		.loc 1 385 3 view .LVU408
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1363              		.loc 1 388 3 view .LVU409
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1364              		.loc 1 388 11 is_stmt 0 view .LVU410
 1365 02e4 039B     		ldr	r3, [sp, #12]
 389:Core/Src/main.c **** 
 1366              		.loc 1 389 11 view .LVU411
 1367 02e6 6670     		strb	r6, [r4, #1]
 388:Core/Src/main.c ****   data[1] = (uint8_t)((write_data >> 8) & 0xFF); // Upper byte
 1368              		.loc 1 388 11 view .LVU412
 1369 02e8 2370     		strb	r3, [r4]
 389:Core/Src/main.c **** 
 1370              		.loc 1 389 3 is_stmt 1 view .LVU413
 392:Core/Src/main.c **** }
 1371              		.loc 1 392 3 view .LVU414
 392:Core/Src/main.c **** }
 1372              		.loc 1 392 10 is_stmt 0 view .LVU415
 1373 02ea 0222     		movs	r2, #2
 1374 02ec 0123     		movs	r3, #1
 1375 02ee 2100     		movs	r1, r4
 1376 02f0 4020     		movs	r0, #64
 1377 02f2 FFF7FEFF 		bl	writeRam
 1378              	.LVL108:
 392:Core/Src/main.c **** }
 1379              		.loc 1 392 10 view .LVU416
 1380              	.LBE69:
 1381              	.LBE68:
 262:Core/Src/main.c ****       }
 1382              		.loc 1 262 9 is_stmt 1 view .LVU417
 262:Core/Src/main.c ****       }
 1383              		.loc 1 262 22 is_stmt 0 view .LVU418
 1384 02f6 0136     		adds	r6, r6, #1
 1385 02f8 90E7     		b	.L34
 1386              	.LVL109:
 1387              	.L60:
 291:Core/Src/main.c ****     }
 1388              		.loc 1 291 7 is_stmt 1 view .LVU419
 1389 02fa 0498     		ldr	r0, [sp, #16]
 1390 02fc FFF7FEFF 		bl	humidity_out
 1391              	.LVL110:
 1392 0300 A5E7     		b	.L40
 1393              	.L59:
 287:Core/Src/main.c ****     }
 1394              		.loc 1 287 7 view .LVU420
 1395 0302 6B46     		mov	r3, sp
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 91


 1396 0304 988A     		ldrh	r0, [r3, #20]
 1397 0306 FFF7FEFF 		bl	battery_out
 1398              	.LVL111:
 1399 030a 9EE7     		b	.L39
 1400              	.LVL112:
 1401              	.L61:
 248:Core/Src/main.c ****         go_down(vBat); // shutdown forever  ****  R E W R I T E !!!   *****
 1402              		.loc 1 248 9 view .LVU421
 1403 030c 3000     		movs	r0, r6
 1404 030e FFF7FEFF 		bl	final_message
 1405              	.LVL113:
 249:Core/Src/main.c ****       }
 1406              		.loc 1 249 9 view .LVU422
 1407 0312 3000     		movs	r0, r6
 1408 0314 FFF7FEFF 		bl	go_down
 1409              	.LVL114:
 1410 0318 CDE7     		b	.L35
 1411              	.L63:
 1412 031a C046     		.align	2
 1413              	.L62:
 1414 031c 00000000 		.word	dev
 1415 0320 00000000 		.word	user_spi_read
 1416 0324 00000000 		.word	user_spi_write
 1417 0328 00000000 		.word	user_delay_us
 1418 032c 00580140 		.word	1073829888
 1419 0330 00300140 		.word	1073819648
 1420 0334 00000000 		.word	REG_WEEKDAY_ALARM
 1421 0338 00000000 		.word	.LC18
 1422 033c B80B0000 		.word	3000
 1423 0340 20000000 		.word	.LC20
 1424 0344 00000000 		.word	H_old
 1425 0348 00000000 		.word	T_old
 1426 034c 00000000 		.word	vbat_old
 1427 0350 00000000 		.word	initialized_flag
 1428 0354 4C000000 		.word	.LC28
 1429 0358 40000000 		.word	dev+64
 1430 035c 00000000 		.word	req_delay
 1431 0360 00000000 		.word	comp_data
 1432 0364 19040000 		.word	1049
 1433 0368 A8000000 		.word	.LC36
 1434 036c 9A190000 		.word	6554
 1435 0370 00040050 		.word	1342178304
 1436 0374 00000000 		.word	_impure_ptr
 1437 0378 7C000000 		.word	.LC32
 1438 037c 30000000 		.word	.LC22
 1439 0380 F4000000 		.word	.LC40
 1440 0384 00000000 		.word	BlackImage
 1441 0388 10010000 		.word	.LC42
 1442 038c D8000000 		.word	.LC38
 1443              	.LBE75:
 1444              		.cfi_endproc
 1445              	.LFE1426:
 1447              		.section	.text.Error_Handler,"ax",%progbits
 1448              		.align	1
 1449              		.p2align 2,,3
 1450              		.global	Error_Handler
 1451              		.syntax unified
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 92


 1452              		.code	16
 1453              		.thumb_func
 1455              	Error_Handler:
 1456              	.LFB1434:
 443:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 1457              		.loc 1 443 1 view -0
 1458              		.cfi_startproc
 1459              		@ Volatile: function does not return.
 1460              		@ args = 0, pretend = 0, frame = 0
 1461              		@ frame_needed = 0, uses_anonymous_args = 0
 1462              		@ link register save eliminated.
 446:Core/Src/main.c ****   while (1)
 1463              		.loc 1 446 3 view .LVU424
 1464              	.LBB76:
 1465              	.LBI76:
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1466              		.loc 2 960 27 view .LVU425
 1467              	.LBB77:
 1468              		.loc 2 962 3 view .LVU426
 1469              		.syntax divided
 1470              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1471 0000 72B6     		cpsid i
 1472              	@ 0 "" 2
 1473              		.thumb
 1474              		.syntax unified
 1475              	.L65:
 1476              	.LBE77:
 1477              	.LBE76:
 447:Core/Src/main.c ****   {
 1478              		.loc 1 447 3 discriminator 1 view .LVU427
 1479              		.loc 1 449 3 discriminator 1 view .LVU428
 447:Core/Src/main.c ****   {
 1480              		.loc 1 447 9 discriminator 1 view .LVU429
 447:Core/Src/main.c ****   {
 1481              		.loc 1 447 3 discriminator 1 view .LVU430
 1482              		.loc 1 449 3 discriminator 1 view .LVU431
 447:Core/Src/main.c ****   {
 1483              		.loc 1 447 9 discriminator 1 view .LVU432
 1484 0002 FEE7     		b	.L65
 1485              		.cfi_endproc
 1486              	.LFE1434:
 1488              		.section	.rodata.__func__.0,"a"
 1489              		.align	2
 1492              	__func__.0:
 1493 0000 7072696E 		.ascii	"print_error\000"
 1493      745F6572 
 1493      726F7200 
 1494              		.global	initialized_flag
 1495              		.section	.bss.initialized_flag,"aw",%nobits
 1498              	initialized_flag:
 1499 0000 00       		.space	1
 1500              		.global	vbat_old
 1501              		.section	.bss.vbat_old,"aw",%nobits
 1502              		.align	1
 1505              	vbat_old:
 1506 0000 0000     		.space	2
 1507              		.global	T_old
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 93


 1508              		.section	.bss.T_old,"aw",%nobits
 1509              		.align	1
 1512              	T_old:
 1513 0000 0000     		.space	2
 1514              		.global	H_old
 1515              		.section	.bss.H_old,"aw",%nobits
 1516              		.align	1
 1519              	H_old:
 1520 0000 0000     		.space	2
 1521              		.global	req_delay
 1522              		.section	.bss.req_delay,"aw",%nobits
 1523              		.align	2
 1526              	req_delay:
 1527 0000 00000000 		.space	4
 1528              		.global	reslt
 1529              		.section	.bss.reslt,"aw",%nobits
 1532              	reslt:
 1533 0000 00       		.space	1
 1534              		.global	dev
 1535              		.section	.bss.dev,"aw",%nobits
 1536              		.align	2
 1539              	dev:
 1540 0000 00000000 		.space	72
 1540      00000000 
 1540      00000000 
 1540      00000000 
 1540      00000000 
 1541              		.text
 1542              	.Letext0:
 1543              		.file 5 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 1544              		.file 6 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 1545              		.file 7 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/stm32u073xx.h"
 1546              		.file 8 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/inc
 1547              		.file 9 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_def.h"
 1548              		.file 10 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_rcc.h"
 1549              		.file 11 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_dma.h"
 1550              		.file 12 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_usart.h"
 1551              		.file 13 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/..
 1552              		.file 14 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/..
 1553              		.file 15 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/..
 1554              		.file 16 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/..
 1555              		.file 17 "Core/Inc/AB1805_RK.h"
 1556              		.file 18 "User/BME280/bme280_defs.h"
 1557              		.file 19 "User/BME280/bme280.h"
 1558              		.file 20 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal_pwr_ex.h"
 1559              		.file 21 "User/e-Paper/EPD_1in54_V2.h"
 1560              		.file 22 "User/e-Paper/paint_sensor.h"
 1561              		.file 23 "Core/Inc/adc.h"
 1562              		.file 24 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_hal.h"
 1563              		.file 25 "Core/Inc/printf.h"
 1564              		.file 26 "Core/Inc/usart.h"
 1565              		.file 27 "Core/Inc/spi.h"
 1566              		.file 28 "Core/Inc/rtc.h"
 1567              		.file 29 "Core/Inc/gpio.h"
 1568              		.file 30 "User/BME280/bme280_utils.h"
 1569              		.file 31 "<built-in>"
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 94


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:19     .text.SystemClock_Config:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:26     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:182    .text.read_RTCRam:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:189    .text.read_RTCRam:00000000 read_RTCRam
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:239    .text.write_ToRTCRam:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:246    .text.write_ToRTCRam:00000000 write_ToRTCRam
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:288    .rodata.print_error.str1.4:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:295    .text.print_error:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:302    .text.print_error:00000000 print_error
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:362    .text.print_error:00000030 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1492   .rodata.__func__.0:00000000 __func__.0
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:369    .text.timeout_reset:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:376    .text.timeout_reset:00000000 timeout_reset
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:418    .text.timeout_reset:0000001c $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:423    .text.stream_sensor_data_forced_mode:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:430    .text.stream_sensor_data_forced_mode:00000000 stream_sensor_data_forced_mode
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:484    .text.stream_sensor_data_forced_mode:00000028 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1532   .bss.reslt:00000000 reslt
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1526   .bss.req_delay:00000000 req_delay
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:491    .rodata.go_down.str1.4:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:498    .text.go_down:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:505    .text.go_down:00000000 go_down
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:542    .text.go_down:00000018 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:548    .rodata.main.str1.4:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:576    .text.startup.main:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:583    .text.startup.main:00000000 main
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1414   .text.startup.main:0000031c $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1539   .bss.dev:00000000 dev
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1519   .bss.H_old:00000000 H_old
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1512   .bss.T_old:00000000 T_old
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1505   .bss.vbat_old:00000000 vbat_old
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1498   .bss.initialized_flag:00000000 initialized_flag
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1448   .text.Error_Handler:00000000 $t
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1455   .text.Error_Handler:00000000 Error_Handler
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1489   .rodata.__func__.0:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1499   .bss.initialized_flag:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1502   .bss.vbat_old:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1509   .bss.T_old:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1516   .bss.H_old:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1523   .bss.req_delay:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1533   .bss.reslt:00000000 $d
C:\Users\upo\AppData\Local\Temp\cclsBHND.s:1536   .bss.dev:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
readRam
writeRam
printf_
HAL_Delay
deepPowerDown
bme280_set_sensor_mode
bme280_get_sensor_data
ARM GAS  C:\Users\upo\AppData\Local\Temp\cclsBHND.s 			page 95


comp_data
final_message
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_RTC_Init
MX_SPI1_Init
MX_USART2_UART_Init
read
HAL_RCC_GetSysClockFreq
resetConfig
write
bme280_init
bme280_set_sensor_settings
bme280_cal_meas_delay
fprintf
EPD_1IN54_V2_Reset
ESP_Init_after_sleep
temperature_out
EPD_1IN54_V2_DisplayPart
ESP_Init
Activate_ADC
get_vbat
humidity_out
battery_out
user_spi_read
user_spi_write
user_delay_us
REG_WEEKDAY_ALARM
_impure_ptr
BlackImage
