#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 21 17:06:12 2014
# Process ID: 111236
# Log file: D:/minibench/scgra/cgra2x2_verify/planAhead.log
# Journal file: D:/minibench/scgra/cgra2x2_verify\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/EDA/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
open_project {D:\minibench\scgra\cgra2x2_verify\cgra2x2_verify.ppr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/EDA/14.7/ISE_DS/ISE/'
open_project: Time (s): elapsed = 00:00:23 . Memory (MB): peak = 501.313 ; gain = 116.684
update_compile_order -fileset sources_1
save_project_as cgra3x3_verify D:/minibench/scgra/cgra3x3_verify -force
INFO: [Designutils 20-1107] Saved project location 'D:/minibench/scgra/cgra3x3_verify'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_13'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6'
INFO: [Designutils 20-1102] Composite file path 'D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7'
save_project_as: Time (s): elapsed = 00:00:48 . Memory (MB): peak = 531.781 ; gain = 22.750
remove_files D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/cgra2x2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files {D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE10.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE11.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE00.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE01.v}
update_compile_order -fileset sources_1
remove_files {D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem11.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem10.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem01.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/inst_mem00.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/ALU.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/data_mem.v}
remove_files D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/torus2x2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/New_ALU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files {D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/MulAdd.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/BramIF.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/ALU.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/BramIF.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem00.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem01.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem10.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem11.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/MulAdd.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE00.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE01.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE02.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE10.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE11.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE12.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE20.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE21.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE22.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Torus3x3.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/cgra3x3.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/data_mem.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:coreutil:879 - Reloading repositories because of a changed repository
   configuration.
INFO:coreutil:877 - Reloaded all repositories after a full directory search.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'TDP_Data_Mem'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
file delete -force D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_13
remove_files D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_13/TrueDualPortBram256.xci
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'TDP_Data_Mem' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'TDP_Data_Mem'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "TDP_Data_Mem.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "TDP_Data_Mem.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "TDP_Data_Mem_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_8/_xmsgs/cg.xmsgs - No element found
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem00'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
file delete -force D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0
remove_files D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.xci
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem01'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
add_files -norecurse {D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem02.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem12.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem20.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem21.v D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem22.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem02.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem02'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem10'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem11'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem12'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem20'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem21'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VEO instantiation template for 'SP_Inst_Mem22'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'addr_buffer0' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'addr_buffer0'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/tmp/_xmsgs/xst.xmsgs - No element found
file delete -force D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1 D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2 D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3
remove_files {D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.xci D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.xci D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.xci}
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'addr_buffer1' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'addr_buffer1'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer1.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer1.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer1_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/tmp/_xmsgs/xst.xmsgs - No element found
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'data_buffer0' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'data_buffer0'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer0.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer0.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer0_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/tmp/_xmsgs/xst.xmsgs - No element found
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'data_buffer1' already exists in the project. Output
   products for this core may be overwritten.
Writing VEO instantiation template for 'data_buffer1'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
CRITICAL WARNING: [IP_Flow 19-986] File 'd:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.mif' referenced in XCO BOM does not exist.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer1.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer1.veo" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "data_buffer1_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/_xmsgs/cg.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/tmp/_xmsgs/pn_parser.xmsgs - No element found
ERROR: [Common 17-11] Failed to parse xmsgs file D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/tmp/_xmsgs/xst.xmsgs - No element found
reset_run synth_1
launch_runs synth_1
Generating IP 'SP_Inst_Mem00'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem00'...
WARNING:sim - A core named 'SP_Inst_Mem00' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem00'...
Delivering associated files for 'SP_Inst_Mem00'...
Delivering EJava files for 'SP_Inst_Mem00'...
Generating implementation netlist for 'SP_Inst_Mem00'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem00'...
Running synthesis for 'SP_Inst_Mem00'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem00'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem00'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_9/tmp/_cg/SP_Inst_Mem00/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_9/tmp/_cg/SP_Inst_Mem00
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem00'...
Generating ISE project...
XCO file found: SP_Inst_Mem00.xco
XMDF file found: SP_Inst_Mem00_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_9/tmp/_cg/SP_Inst_Mem00.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_9/tmp/_cg/SP_Inst_Mem00.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_9/tmp/_cg/SP_Inst_Mem00.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_9/tmp/_cg/SP_Inst_Mem00.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_9/tmp/_cg/SP_Inst_Mem00.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_9/tmp/_cg/SP_Inst_Mem00.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_9/tmp/_cg/SP_Inst_Mem00.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem00"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem00.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem00.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'TDP_Data_Mem'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'TDP_Data_Mem'...
WARNING:sim - A core named 'TDP_Data_Mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'TDP_Data_Mem'...
Delivering associated files for 'TDP_Data_Mem'...
Delivering EJava files for 'TDP_Data_Mem'...
Generating implementation netlist for 'TDP_Data_Mem'...
INFO:sim - Pre-processing HDL files for 'TDP_Data_Mem'...
Running synthesis for 'TDP_Data_Mem'
Running ngcbuild...
Writing VEO instantiation template for 'TDP_Data_Mem'...
Writing Verilog behavioral simulation model for 'TDP_Data_Mem'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_8/tmp/_cg/TDP_Data_Mem/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_8/tmp/_cg/TDP_Data_Mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'TDP_Data_Mem'...
Generating ISE project...
XCO file found: TDP_Data_Mem.xco
XMDF file found: TDP_Data_Mem_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_8/tmp/_cg/TDP_Data_Mem.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_8/tmp/_cg/TDP_Data_Mem.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_8/tmp/_cg/TDP_Data_Mem.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_8/tmp/_cg/TDP_Data_Mem.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_8/tmp/_cg/TDP_Data_Mem.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_8/tmp/_cg/TDP_Data_Mem.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_8/tmp/_cg/TDP_Data_Mem.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/TDP_Data_Mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem22'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem22'...
WARNING:sim - A core named 'SP_Inst_Mem22' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem22'...
Delivering associated files for 'SP_Inst_Mem22'...
Delivering EJava files for 'SP_Inst_Mem22'...
Generating implementation netlist for 'SP_Inst_Mem22'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem22'...
Running synthesis for 'SP_Inst_Mem22'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem22'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem22'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_16/tmp/_cg/SP_Inst_Mem22/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_16/tmp/_cg/SP_Inst_Mem22
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem22'...
Generating ISE project...
XCO file found: SP_Inst_Mem22.xco
XMDF file found: SP_Inst_Mem22_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_16/tmp/_cg/SP_Inst_Mem22.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_16/tmp/_cg/SP_Inst_Mem22.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_16/tmp/_cg/SP_Inst_Mem22.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_16/tmp/_cg/SP_Inst_Mem22.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_16/tmp/_cg/SP_Inst_Mem22.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_16/tmp/_cg/SP_Inst_Mem22.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_16/tmp/_cg/SP_Inst_Mem22.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem22"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem22.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem22.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem21'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem21'...
WARNING:sim - A core named 'SP_Inst_Mem21' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem21'...
Delivering associated files for 'SP_Inst_Mem21'...
Delivering EJava files for 'SP_Inst_Mem21'...
Generating implementation netlist for 'SP_Inst_Mem21'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem21'...
Running synthesis for 'SP_Inst_Mem21'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem21'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem21'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_15/tmp/_cg/SP_Inst_Mem21/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_15/tmp/_cg/SP_Inst_Mem21
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem21'...
Generating ISE project...
XCO file found: SP_Inst_Mem21.xco
XMDF file found: SP_Inst_Mem21_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_15/tmp/_cg/SP_Inst_Mem21.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_15/tmp/_cg/SP_Inst_Mem21.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_15/tmp/_cg/SP_Inst_Mem21.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_15/tmp/_cg/SP_Inst_Mem21.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_15/tmp/_cg/SP_Inst_Mem21.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_15/tmp/_cg/SP_Inst_Mem21.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_15/tmp/_cg/SP_Inst_Mem21.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem21"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem21.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem21.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem20'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem20'...
WARNING:sim - A core named 'SP_Inst_Mem20' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem20'...
Delivering associated files for 'SP_Inst_Mem20'...
Delivering EJava files for 'SP_Inst_Mem20'...
Generating implementation netlist for 'SP_Inst_Mem20'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem20'...
Running synthesis for 'SP_Inst_Mem20'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem20'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem20'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_14/tmp/_cg/SP_Inst_Mem20/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_14/tmp/_cg/SP_Inst_Mem20
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem20'...
Generating ISE project...
XCO file found: SP_Inst_Mem20.xco
XMDF file found: SP_Inst_Mem20_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_14/tmp/_cg/SP_Inst_Mem20.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_14/tmp/_cg/SP_Inst_Mem20.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_14/tmp/_cg/SP_Inst_Mem20.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_14/tmp/_cg/SP_Inst_Mem20.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_14/tmp/_cg/SP_Inst_Mem20.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_14/tmp/_cg/SP_Inst_Mem20.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_14/tmp/_cg/SP_Inst_Mem20.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem20"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem20.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem20.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem12'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem12'...
WARNING:sim - A core named 'SP_Inst_Mem12' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem12'...
Delivering associated files for 'SP_Inst_Mem12'...
Delivering EJava files for 'SP_Inst_Mem12'...
Generating implementation netlist for 'SP_Inst_Mem12'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem12'...
Running synthesis for 'SP_Inst_Mem12'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem12'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem12'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_13/tmp/_cg/SP_Inst_Mem12/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_13/tmp/_cg/SP_Inst_Mem12
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem12'...
Generating ISE project...
XCO file found: SP_Inst_Mem12.xco
XMDF file found: SP_Inst_Mem12_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_13/tmp/_cg/SP_Inst_Mem12.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_13/tmp/_cg/SP_Inst_Mem12.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_13/tmp/_cg/SP_Inst_Mem12.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_13/tmp/_cg/SP_Inst_Mem12.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_13/tmp/_cg/SP_Inst_Mem12.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_13/tmp/_cg/SP_Inst_Mem12.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_13/tmp/_cg/SP_Inst_Mem12.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem12"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem12.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem12.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem11'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem11'...
WARNING:sim - A core named 'SP_Inst_Mem11' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem11'...
Delivering associated files for 'SP_Inst_Mem11'...
Delivering EJava files for 'SP_Inst_Mem11'...
Generating implementation netlist for 'SP_Inst_Mem11'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem11'...
Running synthesis for 'SP_Inst_Mem11'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem11'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem11'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_12/tmp/_cg/SP_Inst_Mem11/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_12/tmp/_cg/SP_Inst_Mem11
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem11'...
Generating ISE project...
XCO file found: SP_Inst_Mem11.xco
XMDF file found: SP_Inst_Mem11_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_12/tmp/_cg/SP_Inst_Mem11.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_12/tmp/_cg/SP_Inst_Mem11.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_12/tmp/_cg/SP_Inst_Mem11.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_12/tmp/_cg/SP_Inst_Mem11.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_12/tmp/_cg/SP_Inst_Mem11.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_12/tmp/_cg/SP_Inst_Mem11.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_12/tmp/_cg/SP_Inst_Mem11.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem11"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem11.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem11.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem10'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem10'...
WARNING:sim - A core named 'SP_Inst_Mem10' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem10'...
Delivering associated files for 'SP_Inst_Mem10'...
Delivering EJava files for 'SP_Inst_Mem10'...
Generating implementation netlist for 'SP_Inst_Mem10'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem10'...
Running synthesis for 'SP_Inst_Mem10'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem10'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem10'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_11/tmp/_cg/SP_Inst_Mem10/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_11/tmp/_cg/SP_Inst_Mem10
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem10'...
Generating ISE project...
XCO file found: SP_Inst_Mem10.xco
XMDF file found: SP_Inst_Mem10_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_11/tmp/_cg/SP_Inst_Mem10.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_11/tmp/_cg/SP_Inst_Mem10.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_11/tmp/_cg/SP_Inst_Mem10.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_11/tmp/_cg/SP_Inst_Mem10.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_11/tmp/_cg/SP_Inst_Mem10.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_11/tmp/_cg/SP_Inst_Mem10.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_11/tmp/_cg/SP_Inst_Mem10.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem10"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem10.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem10.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem02'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem02'...
WARNING:sim - A core named 'SP_Inst_Mem02' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem02'...
Delivering associated files for 'SP_Inst_Mem02'...
Delivering EJava files for 'SP_Inst_Mem02'...
Generating implementation netlist for 'SP_Inst_Mem02'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem02'...
Running synthesis for 'SP_Inst_Mem02'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem02'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem02'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_10/tmp/_cg/SP_Inst_Mem02/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_10/tmp/_cg/SP_Inst_Mem02
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem02'...
Generating ISE project...
XCO file found: SP_Inst_Mem02.xco
XMDF file found: SP_Inst_Mem02_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_10/tmp/_cg/SP_Inst_Mem02.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_10/tmp/_cg/SP_Inst_Mem02.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_10/tmp/_cg/SP_Inst_Mem02.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_10/tmp/_cg/SP_Inst_Mem02.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_10/tmp/_cg/SP_Inst_Mem02.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_10/tmp/_cg/SP_Inst_Mem02.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_10/tmp/_cg/SP_Inst_Mem02.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem02"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem02.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem02.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
Generating IP 'SP_Inst_Mem01'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem01'...
WARNING:sim - A core named 'SP_Inst_Mem01' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem01'...
Delivering associated files for 'SP_Inst_Mem01'...
Delivering EJava files for 'SP_Inst_Mem01'...
Generating implementation netlist for 'SP_Inst_Mem01'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem01'...
Running synthesis for 'SP_Inst_Mem01'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem01'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem01'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_0/tmp/_cg/SP_Inst_Mem01/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_0/tmp/_cg/SP_Inst_Mem01
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem01'...
Generating ISE project...
XCO file found: SP_Inst_Mem01.xco
XMDF file found: SP_Inst_Mem01_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_0/tmp/_cg/SP_Inst_Mem01.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_0/tmp/_cg/SP_Inst_Mem01.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_0/tmp/_cg/SP_Inst_Mem01.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_0/tmp/_cg/SP_Inst_Mem01.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_0/tmp/_cg/SP_Inst_Mem01.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_0/tmp/_cg/SP_Inst_Mem01.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_0/tmp/_cg/SP_Inst_Mem01.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem01"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem01.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "SP_Inst_Mem01.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
[Wed May 21 18:33:24 2014] Launched synth_1...
Run output will be captured here: D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:22:39 . Memory (MB): peak = 614.586 ; gain = 0.000
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.xci]
Generating IP 'addr_buffer0'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'addr_buffer0'...
WARNING:sim - A core named 'addr_buffer0' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'addr_buffer0'...
Delivering associated files for 'addr_buffer0'...
Delivering EJava files for 'addr_buffer0'...
Generating implementation netlist for 'addr_buffer0'...
INFO:sim - Pre-processing HDL files for 'addr_buffer0'...
Running synthesis for 'addr_buffer0'
Running ngcbuild...
Writing VEO instantiation template for 'addr_buffer0'...
Writing Verilog behavioral simulation model for 'addr_buffer0'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_6/tmp/_cg/addr_buffer0/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addr_buffer0'...
Generating ISE project...
XCO file found: addr_buffer0.xco
XMDF file found: addr_buffer0_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_6/tmp/_cg/addr_buffer0.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_6/tmp/_cg/addr_buffer0.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_6/tmp/_cg/addr_buffer0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_6/tmp/_cg/addr_buffer0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/addr_buffer0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.mif" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "addr_buffer0.mif" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [Common 17-14] Message 'IP_Flow 19-1971' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
generate_target: Time (s): elapsed = 00:01:19 . Memory (MB): peak = 614.586 ; gain = 0.000
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.xci]
Generating IP 'addr_buffer1'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'addr_buffer1'...
WARNING:sim - A core named 'addr_buffer1' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'addr_buffer1'...
Delivering associated files for 'addr_buffer1'...
Delivering EJava files for 'addr_buffer1'...
Generating implementation netlist for 'addr_buffer1'...
INFO:sim - Pre-processing HDL files for 'addr_buffer1'...
Running synthesis for 'addr_buffer1'
Running ngcbuild...
Writing VEO instantiation template for 'addr_buffer1'...
Writing Verilog behavioral simulation model for 'addr_buffer1'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_7/tmp/_cg/addr_buffer1/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_7/tmp/_cg/addr_buffer1
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addr_buffer1'...
Generating ISE project...
XCO file found: addr_buffer1.xco
XMDF file found: addr_buffer1_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_7/tmp/_cg/addr_buffer1.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_7/tmp/_cg/addr_buffer1.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_7/tmp/_cg/addr_buffer1.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_7/tmp/_cg/addr_buffer1.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_7/tmp/_cg/addr_buffer1.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_7/tmp/_cg/addr_buffer1.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_7/tmp/_cg/addr_buffer1.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/addr_buffer1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
generate_target: Time (s): elapsed = 00:01:18 . Memory (MB): peak = 614.586 ; gain = 0.000
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.xci]
Generating IP 'data_buffer0'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'data_buffer0'...
WARNING:sim - A core named 'data_buffer0' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'data_buffer0'...
Delivering associated files for 'data_buffer0'...
Delivering EJava files for 'data_buffer0'...
Generating implementation netlist for 'data_buffer0'...
INFO:sim - Pre-processing HDL files for 'data_buffer0'...
Running synthesis for 'data_buffer0'
Running ngcbuild...
Writing VEO instantiation template for 'data_buffer0'...
Writing Verilog behavioral simulation model for 'data_buffer0'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_4/tmp/_cg/data_buffer0/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_4/tmp/_cg/data_buffer0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'data_buffer0'...
Generating ISE project...
XCO file found: data_buffer0.xco
XMDF file found: data_buffer0_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_4/tmp/_cg/data_buffer0.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_4/tmp/_cg/data_buffer0.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_4/tmp/_cg/data_buffer0.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_4/tmp/_cg/data_buffer0.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_4/tmp/_cg/data_buffer0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_4/tmp/_cg/data_buffer0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_4/tmp/_cg/data_buffer0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/data_buffer0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
generate_target: Time (s): elapsed = 00:01:23 . Memory (MB): peak = 614.586 ; gain = 0.000
reset_target  instantiation_template  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci]
generate_target  {synthesis instantiation_template simulation}  [get_files  D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.xci]
Generating IP 'data_buffer1'...
INFO:coreutil:838 - Index Map File set to
   'D:\minibench\scgra\cgra3x3_verify\cgra3x3_verify.srcs\sources_1\ip\cg_nt_ind
   ex_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'data_buffer1'...
WARNING:sim - A core named 'data_buffer1' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'data_buffer1'...
Delivering associated files for 'data_buffer1'...
Delivering EJava files for 'data_buffer1'...
Generating implementation netlist for 'data_buffer1'...
INFO:sim - Pre-processing HDL files for 'data_buffer1'...
Running synthesis for 'data_buffer1'
Running ngcbuild...
Writing VEO instantiation template for 'data_buffer1'...
Writing Verilog behavioral simulation model for 'data_buffer1'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_5/tmp/_cg/data_buffer1/doc/blk_mem_gen_v7_3_vinfo.html with file from
   view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_5/tmp/_cg/data_buffer1
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'data_buffer1'...
Generating ISE project...
XCO file found: data_buffer1.xco
XMDF file found: data_buffer1_xmdf.tcl
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_5/tmp/_cg/data_buffer1.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_5/tmp/_cg/data_buffer1.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_5/tmp/_cg/data_buffer1.ngc" for project device match ...
File
"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_5/tmp/_cg/data_buffer1.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_5/tmp/_cg/data_buffer1.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_5/tmp/_cg/data_buffer1.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_5/tmp/_cg/data_buffer1.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/data_buffer1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
generate_target: Time (s): elapsed = 00:01:25 . Memory (MB): peak = 614.586 ; gain = 0.000
launch_isim -simset sim_1 -mode behavioral
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem12.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem22.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/addr_buffer1.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/addr_buffer0.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/data_buffer0.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/data_buffer1.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem20.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem02.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem11.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem21.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem00.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem01.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem10.mif'
Running: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o top_testbench.exe --prj D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/top_testbench.prj -top work.top_testbench -top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/new/acc_ctrl.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" into library work
Analyzing Verilog file "C:/EDA/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 74: Instantiating <uut> from unknown module <cgra2x2>
ERROR:HDLCompiler:71 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 132: Port1_Wen is not declared under prefix BramIF
ERROR:HDLCompiler:71 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 133: Port1_Data_To_Bram is not declared under prefix BramIF
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 153: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 154: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 162: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 163: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 171: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 172: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 180: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 181: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
ERROR: [Runs 36-25] Fuse application returned error(s). Please see 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/fuse.log' file for more details.
ERROR: [Common 17-39] 'launch_isim' failed due to earlier errors.
launch_isim -simset sim_1 -mode behavioral
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem12.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem22.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/addr_buffer0.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/addr_buffer1.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/data_buffer1.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/data_buffer0.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem20.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem02.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem11.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem21.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem00.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem01.mif'
Exported 'D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/SP_Inst_Mem10.mif'
Running: C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip -o top_testbench.exe --prj D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/top_testbench.prj -top work.top_testbench -top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/MulAdd.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_9/SP_Inst_Mem00.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_8/TDP_Data_Mem.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_16/SP_Inst_Mem22.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_15/SP_Inst_Mem21.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_14/SP_Inst_Mem20.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_13/SP_Inst_Mem12.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_12/SP_Inst_Mem11.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_11/SP_Inst_Mem10.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_10/SP_Inst_Mem02.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/SP_Inst_Mem01.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem22.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem21.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem20.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem12.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem11.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem10.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem02.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem01.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Inst_Mem00.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/data_mem.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/ALU.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE22.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE21.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE20.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE12.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE11.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE10.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE02.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE01.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/PE00.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/Torus3x3.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/BramIF.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/new/cgra3x3.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_7/addr_buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_6/addr_buffer0.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_5/data_buffer1.v" into library work
Analyzing Verilog file "d:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_4/data_buffer0.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/new/acc_ctrl.v" into library work
Analyzing Verilog file "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" into library work
Analyzing Verilog file "C:/EDA/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 153: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 154: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 162: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 163: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 171: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 172: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 180: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.srcs/sim_1/imports/src/top_testbench.v" Line 181: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module acc_ctrl
Compiling module MulAdd
Compiling module ALU(DWIDTH=32)
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module TDP_Data_Mem
Compiling module Data_Mem
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem00
Compiling module Inst_Mem00
Compiling module PE00
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem01
Compiling module Inst_Mem01
Compiling module PE01
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem02
Compiling module Inst_Mem02
Compiling module PE02
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem10
Compiling module Inst_Mem10
Compiling module PE10
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem11
Compiling module Inst_Mem11
Compiling module PE11
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem12
Compiling module Inst_Mem12
Compiling module PE12
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem20
Compiling module Inst_Mem20
Compiling module PE20
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem21
Compiling module Inst_Mem21
Compiling module PE21
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module SP_Inst_Mem22
Compiling module Inst_Mem22
Compiling module PE22
Compiling module Torus3x3(DWIDTH=32,SYS_DWIDTH=32...
Compiling module BramIF(SYS_DWIDTH=32,BYTE_LEN=4)
Compiling module cgra3x3
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_buffer0
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_buffer1
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module addr_buffer0
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module addr_buffer1
Compiling module top_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 51 sub-compilation(s) to finish...
Compiled 80 Verilog Units
Built simulation executable top_testbench.exe
Fuse Memory Usage: 41804 KB
Fuse CPU Usage: 2339 ms
INFO: [Runs 36-26] Fuse completed.
INFO: [Runs 36-27] Launching ISim...
INFO: [Runs 36-11] Running '"D:/minibench/scgra/cgra3x3_verify/cgra3x3_verify.sim/sim_1/behav/top_testbench.exe" -intstyle pa -gui -tclbatch isim.cmd -wdb "top_testbench.wdb" '
launch_isim: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 614.586 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting PlanAhead at Wed May 21 19:36:08 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
