

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Sun Jun  5 21:44:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_37_1                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_41_2                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_45_3                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_51_4                    |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_55_5                    |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_56_6                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                              |        3|        ?|     3 ~ ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2                             |        5|        ?|         6|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_71_7                    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_80_8                    |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_81_9                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_86_10_VITIS_LOOP_87_11  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_93_12                   |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_97_13                   |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_98_14                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_106_15                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 8
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 6
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 12
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 30 31 32 }
  Pipeline-3 : II = 1, D = 3, States = { 44 45 46 }
  Pipeline-4 : II = 1, D = 8, States = { 49 50 51 52 53 54 55 56 }
  Pipeline-5 : II = 1, D = 2, States = { 58 59 }
  Pipeline-6 : II = 1, D = 3, States = { 65 66 67 }
  Pipeline-7 : II = 1, D = 1, States = { 73 }
  Pipeline-8 : II = 1, D = 3, States = { 85 86 87 }
  Pipeline-9 : II = 1, D = 6, States = { 97 98 99 100 101 102 }
  Pipeline-10 : II = 1, D = 3, States = { 105 106 107 }
  Pipeline-11 : II = 1, D = 3, States = { 113 114 115 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 33 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 
32 --> 30 
33 --> 112 34 73 
34 --> 35 48 
35 --> 36 
36 --> 37 47 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 34 
48 --> 49 
49 --> 57 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 49 
57 --> 58 
58 --> 60 59 
59 --> 58 
60 --> 61 
61 --> 62 112 
62 --> 63 
63 --> 64 72 
64 --> 65 
65 --> 68 66 
66 --> 67 
67 --> 65 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 61 
73 --> 74 73 
74 --> 112 75 
75 --> 76 89 
76 --> 77 
77 --> 78 88 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 88 86 
86 --> 87 
87 --> 85 
88 --> 75 
89 --> 90 104 
90 --> 91 103 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 103 101 
101 --> 102 
102 --> 97 
103 --> 89 
104 --> 105 
105 --> 108 106 
106 --> 107 
107 --> 105 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 120 113 
113 --> 116 114 
114 --> 115 
115 --> 113 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22"   --->   Operation 121 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_0, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_6, void @empty_32, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_0, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_11, void @empty_32, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_24, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_19, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_1, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_21, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_2, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_33, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_25, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_29"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_4, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_13, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_7, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_34, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 152 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 153 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 154 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 154 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 155 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 155 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 156 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 156 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 157 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 157 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 158 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 158 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 159 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 159 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 160 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 160 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 161 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 161 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [fcc_combined/main.cpp:25]   --->   Operation 162 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%dxbuf_V = alloca i32 1" [fcc_combined/main.cpp:26]   --->   Operation 163 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:28]   --->   Operation 164 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:29]   --->   Operation 165 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:31]   --->   Operation 166 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 167 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%ybuf_V = alloca i32 1" [fcc_combined/main.cpp:34]   --->   Operation 168 'alloca' 'ybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%dybuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 169 'alloca' 'dybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_1 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:37]   --->   Operation 170 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %._crit_edge396, void %.lr.ph400" [fcc_combined/main.cpp:37]   --->   Operation 171 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:37]   --->   Operation 172 'partselect' 'trunc_ln' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i31 %trunc_ln" [fcc_combined/main.cpp:37]   --->   Operation 173 'sext' 'sext_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln37" [fcc_combined/main.cpp:37]   --->   Operation 174 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 175 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 176 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 177 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 178 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 179 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 180 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 181 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:37]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 183 [1/1] (1.58ns)   --->   "%br_ln37 = br void" [fcc_combined/main.cpp:37]   --->   Operation 183 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.52>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln37, void %.split40, i31 0, void %.lr.ph400" [fcc_combined/main.cpp:37]   --->   Operation 184 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (2.52ns)   --->   "%add_ln37 = add i31 %i, i31 1" [fcc_combined/main.cpp:37]   --->   Operation 185 'add' 'add_ln37' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 186 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (2.47ns)   --->   "%icmp_ln37_1 = icmp_eq  i31 %i, i31 %trunc_ln37" [fcc_combined/main.cpp:37]   --->   Operation 187 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 188 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37_1, void %.split40, void %.lr.ph395" [fcc_combined/main.cpp:37]   --->   Operation 189 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i31 %i" [fcc_combined/main.cpp:38]   --->   Operation 190 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 191 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:38]   --->   Operation 191 'read' 'gmem_addr_read' <Predicate = (!icmp_ln37_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:37]   --->   Operation 192 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %trunc_ln38" [fcc_combined/main.cpp:38]   --->   Operation 193 'zext' 'zext_ln38' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln38" [fcc_combined/main.cpp:38]   --->   Operation 194 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln38 = store i16 %gmem_addr_read, i6 %bbuf_V_addr" [fcc_combined/main.cpp:38]   --->   Operation 195 'store' 'store_ln38' <Predicate = (!icmp_ln37_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31" [fcc_combined/main.cpp:41]   --->   Operation 197 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:41]   --->   Operation 198 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 199 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [7/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 200 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 201 [6/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 201 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 202 [5/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 202 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 203 [4/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 203 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 204 [3/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 204 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 205 [2/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 205 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 206 [1/7] (7.30ns)   --->   "%empty_44 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read" [fcc_combined/main.cpp:41]   --->   Operation 206 'readreq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln41 = br void" [fcc_combined/main.cpp:41]   --->   Operation 207 'br' 'br_ln41' <Predicate = true> <Delay = 1.58>

State 19 <SV = 16> <Delay = 2.52>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln41, void %.split38, i31 0, void %.lr.ph395" [fcc_combined/main.cpp:41]   --->   Operation 208 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (2.52ns)   --->   "%add_ln41 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:41]   --->   Operation 209 'add' 'add_ln41' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 210 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp_eq  i31 %i_1, i31 %trunc_ln37" [fcc_combined/main.cpp:41]   --->   Operation 211 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 212 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split38, void %._crit_edge396.loopexit" [fcc_combined/main.cpp:41]   --->   Operation 213 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i31 %i_1" [fcc_combined/main.cpp:42]   --->   Operation 214 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 215 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:42]   --->   Operation 215 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln41)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.32>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:41]   --->   Operation 216 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %trunc_ln42" [fcc_combined/main.cpp:42]   --->   Operation 217 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln42" [fcc_combined/main.cpp:42]   --->   Operation 218 'getelementptr' 'dybuf_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln42 = store i16 %gmem_addr_1_read, i6 %dybuf_V_addr" [fcc_combined/main.cpp:42]   --->   Operation 219 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 2.47>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge396"   --->   Operation 221 'br' 'br_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %xdim_read, i32 0" [fcc_combined/main.cpp:45]   --->   Operation 222 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %._crit_edge391, void %.lr.ph390" [fcc_combined/main.cpp:45]   --->   Operation 223 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [fcc_combined/main.cpp:45]   --->   Operation 224 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i31 %trunc_ln4" [fcc_combined/main.cpp:45]   --->   Operation 225 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln45" [fcc_combined/main.cpp:45]   --->   Operation 226 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [7/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 227 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 228 [6/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 228 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 229 [5/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 229 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 230 [4/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 230 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 231 [3/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 231 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 232 [2/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 232 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 233 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/7] (7.30ns)   --->   "%empty_46 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:45]   --->   Operation 234 'readreq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 235 [1/1] (1.58ns)   --->   "%br_ln45 = br void" [fcc_combined/main.cpp:45]   --->   Operation 235 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 30 <SV = 25> <Delay = 2.52>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln45, void %.split36, i31 0, void %.lr.ph390" [fcc_combined/main.cpp:45]   --->   Operation 236 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:45]   --->   Operation 237 'add' 'add_ln45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 238 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln45_1 = icmp_eq  i31 %i_2, i31 %trunc_ln45" [fcc_combined/main.cpp:45]   --->   Operation 239 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45_1, void %.split36, void %._crit_edge391.loopexit" [fcc_combined/main.cpp:45]   --->   Operation 241 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %i_2" [fcc_combined/main.cpp:46]   --->   Operation 242 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 243 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:46]   --->   Operation 243 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln45_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 2.32>
ST_32 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:45]   --->   Operation 244 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_32 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %trunc_ln46" [fcc_combined/main.cpp:46]   --->   Operation 245 'zext' 'zext_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 246 'getelementptr' 'xbuf_V_addr' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (2.32ns)   --->   "%store_ln46 = store i16 %gmem_addr_2_read, i6 %xbuf_V_addr" [fcc_combined/main.cpp:46]   --->   Operation 247 'store' 'store_ln46' <Predicate = (!icmp_ln45_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln45_1)> <Delay = 0.00>

State 33 <SV = 26> <Delay = 1.58>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge391"   --->   Operation 249 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %fwprop_read, void, void %.lr.ph350.preheader" [fcc_combined/main.cpp:49]   --->   Operation 250 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln37, void %._crit_edge326, void %.lr.ph385" [fcc_combined/main.cpp:80]   --->   Operation 251 'br' 'br_ln80' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %ydim_read"   --->   Operation 252 'trunc' 'empty_62' <Predicate = (icmp_ln37 & !fwprop_read)> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "%empty_63 = trunc i32 %xdim_read"   --->   Operation 253 'trunc' 'empty_63' <Predicate = (icmp_ln37 & !fwprop_read)> <Delay = 0.00>
ST_33 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [fcc_combined/main.cpp:80]   --->   Operation 254 'br' 'br_ln80' <Predicate = (icmp_ln37 & !fwprop_read)> <Delay = 1.58>
ST_33 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph350"   --->   Operation 255 'br' 'br_ln0' <Predicate = (fwprop_read)> <Delay = 1.58>

State 34 <SV = 27> <Delay = 6.91>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln80, void %._crit_edge381, i31 0, void %.lr.ph385" [fcc_combined/main.cpp:80]   --->   Operation 256 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (2.52ns)   --->   "%add_ln80 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:80]   --->   Operation 257 'add' 'add_ln80' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i31 %i_4, i31 %empty_62" [fcc_combined/main.cpp:80]   --->   Operation 258 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 259 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split34, void %.lr.ph375.preheader" [fcc_combined/main.cpp:80]   --->   Operation 260 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%empty_65 = trunc i31 %i_4" [fcc_combined/main.cpp:80]   --->   Operation 261 'trunc' 'empty_65' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_34 : Operation 262 [2/2] (6.91ns)   --->   "%empty_66 = mul i31 %i_4, i31 %empty_63" [fcc_combined/main.cpp:80]   --->   Operation 262 'mul' 'empty_66' <Predicate = (!icmp_ln80)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i31 %empty_62" [fcc_combined/main.cpp:86]   --->   Operation 263 'zext' 'zext_ln86' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i32 %xdim_read" [fcc_combined/main.cpp:86]   --->   Operation 264 'zext' 'zext_ln86_1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_34 : Operation 265 [2/2] (6.91ns)   --->   "%mul_ln86 = mul i63 %zext_ln86, i63 %zext_ln86_1" [fcc_combined/main.cpp:86]   --->   Operation 265 'mul' 'mul_ln86' <Predicate = (icmp_ln80)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 6.91>
ST_35 : Operation 266 [1/2] (6.91ns)   --->   "%empty_66 = mul i31 %i_4, i31 %empty_63" [fcc_combined/main.cpp:80]   --->   Operation 266 'mul' 'empty_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 3.74>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [fcc_combined/main.cpp:80]   --->   Operation 267 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %empty_65" [fcc_combined/main.cpp:82]   --->   Operation 268 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (3.74ns)   --->   "%mul_ln82 = mul i12 %zext_ln82, i12 50" [fcc_combined/main.cpp:82]   --->   Operation 269 'mul' 'mul_ln82' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_66, i1 0" [fcc_combined/main.cpp:80]   --->   Operation 270 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (2.55ns)   --->   "%empty_67 = add i32 %tmp, i32 %dwt_read" [fcc_combined/main.cpp:80]   --->   Operation 271 'add' 'empty_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln45, void %._crit_edge381, void %.lr.ph380" [fcc_combined/main.cpp:81]   --->   Operation 272 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_67, i32 1, i32 31" [fcc_combined/main.cpp:81]   --->   Operation 273 'partselect' 'trunc_ln7' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i31 %trunc_ln7" [fcc_combined/main.cpp:81]   --->   Operation 274 'sext' 'sext_ln81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i32 %sext_ln81" [fcc_combined/main.cpp:81]   --->   Operation 275 'getelementptr' 'gmem2_addr' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 276 [7/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 276 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 277 [6/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 277 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 32> <Delay = 7.30>
ST_39 : Operation 278 [5/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 278 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 33> <Delay = 7.30>
ST_40 : Operation 279 [4/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 279 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 34> <Delay = 7.30>
ST_41 : Operation 280 [3/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 280 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 35> <Delay = 7.30>
ST_42 : Operation 281 [2/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 281 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 36> <Delay = 7.30>
ST_43 : Operation 282 [1/7] (7.30ns)   --->   "%empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 282 'readreq' 'empty_68' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 283 [1/1] (1.58ns)   --->   "%br_ln81 = br void" [fcc_combined/main.cpp:81]   --->   Operation 283 'br' 'br_ln81' <Predicate = true> <Delay = 1.58>

State 44 <SV = 37> <Delay = 2.52>
ST_44 : Operation 284 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln81, void %.split32, i31 0, void %.lr.ph380" [fcc_combined/main.cpp:81]   --->   Operation 284 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 285 [1/1] (2.52ns)   --->   "%add_ln81 = add i31 %j, i31 1" [fcc_combined/main.cpp:81]   --->   Operation 285 'add' 'add_ln81' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 286 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:81]   --->   Operation 286 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 287 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 287 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln81 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:81]   --->   Operation 288 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 289 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 289 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split32, void %._crit_edge381.loopexit" [fcc_combined/main.cpp:81]   --->   Operation 290 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i31 %j" [fcc_combined/main.cpp:82]   --->   Operation 291 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_44 : Operation 292 [1/1] (1.54ns)   --->   "%add_ln82 = add i12 %mul_ln82, i12 %trunc_ln82" [fcc_combined/main.cpp:82]   --->   Operation 292 'add' 'add_ln82' <Predicate = (!icmp_ln81)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 7.30>
ST_45 : Operation 293 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem2_addr" [fcc_combined/main.cpp:82]   --->   Operation 293 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 39> <Delay = 3.25>
ST_46 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [fcc_combined/main.cpp:81]   --->   Operation 294 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_46 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i12 %add_ln82" [fcc_combined/main.cpp:82]   --->   Operation 295 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_46 : Operation 296 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln82_1" [fcc_combined/main.cpp:82]   --->   Operation 296 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_46 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln82 = store i16 %gmem2_addr_read, i12 %dwbuf_V_addr" [fcc_combined/main.cpp:82]   --->   Operation 297 'store' 'store_ln82' <Predicate = (!icmp_ln81)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_46 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 47 <SV = 38> <Delay = 0.00>
ST_47 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge381"   --->   Operation 299 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_47 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 300 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 28> <Delay = 6.91>
ST_48 : Operation 301 [1/2] (6.91ns)   --->   "%mul_ln86 = mul i63 %zext_ln86, i63 %zext_ln86_1" [fcc_combined/main.cpp:86]   --->   Operation 301 'mul' 'mul_ln86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 302 [1/1] (1.58ns)   --->   "%br_ln86 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51" [fcc_combined/main.cpp:86]   --->   Operation 302 'br' 'br_ln86' <Predicate = true> <Delay = 1.58>

State 49 <SV = 29> <Delay = 5.72>
ST_49 : Operation 303 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph375.preheader, i63 %add_ln86_1, void %._crit_edge371.loopexit" [fcc_combined/main.cpp:86]   --->   Operation 303 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 304 [1/1] (0.00ns)   --->   "%i_6 = phi i31 0, void %.lr.ph375.preheader, i31 %select_ln86_3, void %._crit_edge371.loopexit" [fcc_combined/main.cpp:86]   --->   Operation 304 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 305 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %.lr.ph375.preheader, i31 %add_ln87, void %._crit_edge371.loopexit" [fcc_combined/main.cpp:87]   --->   Operation 305 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 306 [1/1] (3.49ns)   --->   "%add_ln86_1 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:86]   --->   Operation 306 'add' 'add_ln86_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 307 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:87]   --->   Operation 307 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 308 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 308 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 309 [1/1] (2.47ns)   --->   "%icmp_ln87 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:87]   --->   Operation 309 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 310 [1/1] (2.78ns)   --->   "%icmp_ln86 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln86" [fcc_combined/main.cpp:86]   --->   Operation 310 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %._crit_edge371.loopexit, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:86]   --->   Operation 311 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 312 [1/1] (2.52ns)   --->   "%add_ln86 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:86]   --->   Operation 312 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 313 [1/1] (0.73ns)   --->   "%select_ln86 = select i1 %icmp_ln87, i31 0, i31 %j_1" [fcc_combined/main.cpp:86]   --->   Operation 313 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i31 %add_ln86" [fcc_combined/main.cpp:86]   --->   Operation 314 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i31 %i_6" [fcc_combined/main.cpp:86]   --->   Operation 315 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 316 [1/1] (1.18ns)   --->   "%select_ln86_2 = select i1 %icmp_ln87, i6 %trunc_ln86, i6 %trunc_ln86_1" [fcc_combined/main.cpp:86]   --->   Operation 316 'select' 'select_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i6 %select_ln86_2"   --->   Operation 317 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 318 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_1, i12 50"   --->   Operation 318 'mul' 'mul_ln1118' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 319 [1/1] (0.73ns)   --->   "%select_ln86_3 = select i1 %icmp_ln87, i31 %add_ln86, i31 %i_6" [fcc_combined/main.cpp:86]   --->   Operation 319 'select' 'select_ln86_3' <Predicate = (!icmp_ln86)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i31 %select_ln86"   --->   Operation 320 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_49 : Operation 321 [1/1] (2.52ns)   --->   "%add_ln87 = add i31 %select_ln86, i31 1" [fcc_combined/main.cpp:87]   --->   Operation 321 'add' 'add_ln87' <Predicate = (!icmp_ln86)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 30> <Delay = 2.32>
ST_50 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i6 %select_ln86_2" [fcc_combined/main.cpp:86]   --->   Operation 322 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 323 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_1, i12 50"   --->   Operation 323 'mul' 'mul_ln1118' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 324 [1/1] (0.00ns)   --->   "%dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln86_2" [fcc_combined/main.cpp:86]   --->   Operation 324 'getelementptr' 'dybuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 325 [2/2] (2.32ns)   --->   "%dybuf_V_load = load i6 %dybuf_V_addr_1" [fcc_combined/main.cpp:86]   --->   Operation 325 'load' 'dybuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_50 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %trunc_ln1118"   --->   Operation 326 'zext' 'zext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 327 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 327 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 328 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 328 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_50 : Operation 329 [2/2] (2.32ns)   --->   "%xbuf_V_load = load i6 %xbuf_V_addr_1"   --->   Operation 329 'load' 'xbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 51 <SV = 31> <Delay = 3.37>
ST_51 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i12 %zext_ln1118_1, i12 50"   --->   Operation 330 'mul' 'mul_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 331 [1/2] (2.32ns)   --->   "%dybuf_V_load = load i6 %dybuf_V_addr_1" [fcc_combined/main.cpp:86]   --->   Operation 331 'load' 'dybuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_51 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i16 %dybuf_V_load" [fcc_combined/main.cpp:86]   --->   Operation 332 'sext' 'sext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_51 : Operation 333 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i12 %mul_ln1118, i12 %trunc_ln1118"   --->   Operation 333 'add' 'add_ln1118' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 334 [1/2] (2.32ns)   --->   "%xbuf_V_load = load i6 %xbuf_V_addr_1"   --->   Operation 334 'load' 'xbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_51 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %xbuf_V_load"   --->   Operation 335 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_51 : Operation 336 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_1, i29 %sext_ln86"   --->   Operation 336 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 32> <Delay = 5.35>
ST_52 : Operation 337 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i12 %mul_ln1118, i12 %trunc_ln1118"   --->   Operation 337 'add' 'add_ln1118' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i12 %add_ln1118"   --->   Operation 338 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_52 : Operation 339 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 339 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_52 : Operation 340 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 340 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_52 : Operation 341 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr"   --->   Operation 341 'load' 'wbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_52 : Operation 342 [2/2] (3.25ns)   --->   "%lhs_2 = load i12 %dwbuf_V_addr_1"   --->   Operation 342 'load' 'lhs_2' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_52 : Operation 343 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_1, i29 %sext_ln86"   --->   Operation 343 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 33> <Delay = 5.35>
ST_53 : Operation 344 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i12 %wbuf_V_addr"   --->   Operation 344 'load' 'wbuf_V_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_53 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %wbuf_V_load"   --->   Operation 345 'sext' 'sext_ln1118' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_53 : Operation 346 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln86"   --->   Operation 346 'mul' 'mul_ln1192' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 347 [1/2] (3.25ns)   --->   "%lhs_2 = load i12 %dwbuf_V_addr_1"   --->   Operation 347 'load' 'lhs_2' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_53 : Operation 348 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_2, i13 0"   --->   Operation 348 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_53 : Operation 349 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1118_1, i29 %sext_ln86"   --->   Operation 349 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 350 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 350 'add' 'ret_V_1' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 34> <Delay = 5.35>
ST_54 : Operation 351 [2/2] (2.32ns)   --->   "%lhs = load i6 %dxbuf_V_addr_1"   --->   Operation 351 'load' 'lhs' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_54 : Operation 352 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln86"   --->   Operation 352 'mul' 'mul_ln1192' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 353 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i29 %lhs_3, i29 %mul_ln1192_1"   --->   Operation 353 'add' 'ret_V_1' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_1, i32 13, i32 28"   --->   Operation 354 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_54 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i12 %dwbuf_V_addr_1"   --->   Operation 355 'store' 'store_ln708' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 55 <SV = 35> <Delay = 4.42>
ST_55 : Operation 356 [1/2] (2.32ns)   --->   "%lhs = load i6 %dxbuf_V_addr_1"   --->   Operation 356 'load' 'lhs' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_55 : Operation 357 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs, i13 0"   --->   Operation 357 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_55 : Operation 358 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i29 %sext_ln1118, i29 %sext_ln86"   --->   Operation 358 'mul' 'mul_ln1192' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 359 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 359 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 36> <Delay = 4.42>
ST_56 : Operation 360 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_10_VITIS_LOOP_87_11_str"   --->   Operation 360 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 361 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 361 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 362 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:87]   --->   Operation 362 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 363 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1192"   --->   Operation 363 'add' 'ret_V' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 364 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_56 : Operation 365 [1/1] (2.32ns)   --->   "%store_ln708 = store i16 %trunc_ln2, i6 %dxbuf_V_addr_1"   --->   Operation 365 'store' 'store_ln708' <Predicate = (!icmp_ln86)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_56 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i51"   --->   Operation 366 'br' 'br_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 57 <SV = 30> <Delay = 1.58>
ST_57 : Operation 367 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 367 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 58 <SV = 31> <Delay = 2.52>
ST_58 : Operation 368 [1/1] (0.00ns)   --->   "%i_8 = phi i31 %add_ln93, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:93]   --->   Operation 368 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 369 [1/1] (2.52ns)   --->   "%add_ln93 = add i31 %i_8, i31 1" [fcc_combined/main.cpp:93]   --->   Operation 369 'add' 'add_ln93' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 370 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 370 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 371 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i31 %i_8, i31 %empty_62" [fcc_combined/main.cpp:93]   --->   Operation 371 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 372 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 372 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.lr.ph360.preheader" [fcc_combined/main.cpp:93]   --->   Operation 373 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_8"   --->   Operation 374 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i6 %trunc_ln703"   --->   Operation 375 'zext' 'zext_ln703' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 376 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 376 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 377 [2/2] (2.32ns)   --->   "%dbbuf_V_load = load i6 %dbbuf_V_addr"   --->   Operation 377 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_58 : Operation 378 [1/1] (0.00ns)   --->   "%dybuf_V_addr_2 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln703"   --->   Operation 378 'getelementptr' 'dybuf_V_addr_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_58 : Operation 379 [2/2] (2.32ns)   --->   "%dybuf_V_load_1 = load i6 %dybuf_V_addr_2"   --->   Operation 379 'load' 'dybuf_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 59 <SV = 32> <Delay = 6.72>
ST_59 : Operation 380 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [fcc_combined/main.cpp:93]   --->   Operation 380 'specloopname' 'specloopname_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_59 : Operation 381 [1/2] (2.32ns)   --->   "%dbbuf_V_load = load i6 %dbbuf_V_addr"   --->   Operation 381 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_59 : Operation 382 [1/2] (2.32ns)   --->   "%dybuf_V_load_1 = load i6 %dybuf_V_addr_2"   --->   Operation 382 'load' 'dybuf_V_load_1' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_59 : Operation 383 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dybuf_V_load_1, i16 %dbbuf_V_load"   --->   Operation 383 'add' 'add_ln703' <Predicate = (!icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 384 [1/1] (2.32ns)   --->   "%store_ln703 = store i16 %add_ln703, i6 %dbbuf_V_addr"   --->   Operation 384 'store' 'store_ln703' <Predicate = (!icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_59 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi3ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 60 <SV = 32> <Delay = 1.58>
ST_60 : Operation 386 [1/1] (1.58ns)   --->   "%br_ln97 = br void %.lr.ph360" [fcc_combined/main.cpp:97]   --->   Operation 386 'br' 'br_ln97' <Predicate = true> <Delay = 1.58>

State 61 <SV = 33> <Delay = 6.91>
ST_61 : Operation 387 [1/1] (0.00ns)   --->   "%i_10 = phi i31 %add_ln97, void %._crit_edge356, i31 0, void %.lr.ph360.preheader" [fcc_combined/main.cpp:97]   --->   Operation 387 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 388 [1/1] (2.52ns)   --->   "%add_ln97 = add i31 %i_10, i31 1" [fcc_combined/main.cpp:97]   --->   Operation 388 'add' 'add_ln97' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 389 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i31 %i_10, i31 %empty_62" [fcc_combined/main.cpp:97]   --->   Operation 389 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 390 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 390 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split26, void %._crit_edge326.loopexit42" [fcc_combined/main.cpp:97]   --->   Operation 391 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 392 [1/1] (0.00ns)   --->   "%empty_72 = trunc i31 %i_10" [fcc_combined/main.cpp:97]   --->   Operation 392 'trunc' 'empty_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 393 [2/2] (6.91ns)   --->   "%empty_73 = mul i31 %i_10, i31 %empty_63" [fcc_combined/main.cpp:97]   --->   Operation 393 'mul' 'empty_73' <Predicate = (!icmp_ln97)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge326"   --->   Operation 394 'br' 'br_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 62 <SV = 34> <Delay = 6.91>
ST_62 : Operation 395 [1/2] (6.91ns)   --->   "%empty_73 = mul i31 %i_10, i31 %empty_63" [fcc_combined/main.cpp:97]   --->   Operation 395 'mul' 'empty_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 35> <Delay = 3.74>
ST_63 : Operation 396 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fcc_combined/main.cpp:97]   --->   Operation 396 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i6 %empty_72" [fcc_combined/main.cpp:99]   --->   Operation 397 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 398 [1/1] (3.74ns)   --->   "%mul_ln99 = mul i12 %zext_ln99, i12 50" [fcc_combined/main.cpp:99]   --->   Operation 398 'mul' 'mul_ln99' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_73, i1 0" [fcc_combined/main.cpp:97]   --->   Operation 399 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 400 [1/1] (2.55ns)   --->   "%empty_74 = add i32 %tmp_2, i32 %dwt_read" [fcc_combined/main.cpp:97]   --->   Operation 400 'add' 'empty_74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln45, void %._crit_edge356, void %.lr.ph355" [fcc_combined/main.cpp:98]   --->   Operation 401 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_74, i32 1, i32 31" [fcc_combined/main.cpp:98]   --->   Operation 402 'partselect' 'trunc_ln6' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_63 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i31 %trunc_ln6" [fcc_combined/main.cpp:98]   --->   Operation 403 'sext' 'sext_ln98' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_63 : Operation 404 [1/1] (0.00ns)   --->   "%gmem2_addr_2 = getelementptr i16 %gmem2, i32 %sext_ln98" [fcc_combined/main.cpp:98]   --->   Operation 404 'getelementptr' 'gmem2_addr_2' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 64 <SV = 36> <Delay = 7.30>
ST_64 : Operation 405 [1/1] (7.30ns)   --->   "%empty_75 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:98]   --->   Operation 405 'writereq' 'empty_75' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 406 [1/1] (1.58ns)   --->   "%br_ln98 = br void" [fcc_combined/main.cpp:98]   --->   Operation 406 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>

State 65 <SV = 37> <Delay = 4.80>
ST_65 : Operation 407 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln98, void %.split24, i31 0, void %.lr.ph355" [fcc_combined/main.cpp:98]   --->   Operation 407 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 408 [1/1] (2.52ns)   --->   "%add_ln98 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:98]   --->   Operation 408 'add' 'add_ln98' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 409 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:98]   --->   Operation 409 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 410 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 410 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 411 [1/1] (2.47ns)   --->   "%icmp_ln98 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:98]   --->   Operation 411 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 412 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 412 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split24, void %._crit_edge356.loopexit" [fcc_combined/main.cpp:98]   --->   Operation 413 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i31 %j_4" [fcc_combined/main.cpp:99]   --->   Operation 414 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_65 : Operation 415 [1/1] (1.54ns)   --->   "%add_ln99 = add i12 %mul_ln99, i12 %trunc_ln99" [fcc_combined/main.cpp:99]   --->   Operation 415 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i12 %add_ln99" [fcc_combined/main.cpp:99]   --->   Operation 416 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_65 : Operation 417 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln99_1" [fcc_combined/main.cpp:99]   --->   Operation 417 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_65 : Operation 418 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i12 %dwbuf_V_addr_2" [fcc_combined/main.cpp:99]   --->   Operation 418 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 66 <SV = 38> <Delay = 3.25>
ST_66 : Operation 419 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i12 %dwbuf_V_addr_2" [fcc_combined/main.cpp:99]   --->   Operation 419 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>

State 67 <SV = 39> <Delay = 7.30>
ST_67 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [fcc_combined/main.cpp:98]   --->   Operation 420 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_67 : Operation 421 [1/1] (7.30ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr_2, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:99]   --->   Operation 421 'write' 'write_ln99' <Predicate = (!icmp_ln98)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 68 <SV = 38> <Delay = 7.30>
ST_68 : Operation 423 [5/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 423 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 39> <Delay = 7.30>
ST_69 : Operation 424 [4/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 424 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 40> <Delay = 7.30>
ST_70 : Operation 425 [3/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 425 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 41> <Delay = 7.30>
ST_71 : Operation 426 [2/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 426 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 42> <Delay = 7.30>
ST_72 : Operation 427 [1/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_2" [fcc_combined/main.cpp:97]   --->   Operation 427 'writeresp' 'empty_77' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln97 = br void %._crit_edge356" [fcc_combined/main.cpp:97]   --->   Operation 428 'br' 'br_ln97' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_72 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph360"   --->   Operation 429 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 73 <SV = 27> <Delay = 4.79>
ST_73 : Operation 430 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln51, void %.split22, i31 0, void %.lr.ph350.preheader" [fcc_combined/main.cpp:51]   --->   Operation 430 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 431 [1/1] (2.52ns)   --->   "%add_ln51 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:51]   --->   Operation 431 'add' 'add_ln51' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 432 [1/1] (0.00ns)   --->   "%i_3_cast = zext i31 %i_3" [fcc_combined/main.cpp:51]   --->   Operation 432 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 433 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 433 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 434 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_eq  i32 %i_3_cast, i32 %xdim_read" [fcc_combined/main.cpp:51]   --->   Operation 434 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 435 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 435 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split22, void %._crit_edge351.loopexit" [fcc_combined/main.cpp:51]   --->   Operation 436 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 437 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [fcc_combined/main.cpp:51]   --->   Operation 437 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i31 %i_3" [fcc_combined/main.cpp:52]   --->   Operation 438 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i6 %trunc_ln52" [fcc_combined/main.cpp:52]   --->   Operation 439 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 440 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln52" [fcc_combined/main.cpp:52]   --->   Operation 440 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_73 : Operation 441 [1/1] (2.32ns)   --->   "%store_ln52 = store i16 0, i6 %dxbuf_V_addr" [fcc_combined/main.cpp:52]   --->   Operation 441 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_73 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph350"   --->   Operation 442 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 74 <SV = 28> <Delay = 1.58>
ST_74 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln37, void %._crit_edge326, void %.lr.ph345" [fcc_combined/main.cpp:55]   --->   Operation 443 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 444 [1/1] (0.00ns)   --->   "%empty_49 = trunc i32 %ydim_read"   --->   Operation 444 'trunc' 'empty_49' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_74 : Operation 445 [1/1] (0.00ns)   --->   "%empty_50 = trunc i32 %xdim_read"   --->   Operation 445 'trunc' 'empty_50' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_74 : Operation 446 [1/1] (1.58ns)   --->   "%br_ln55 = br void" [fcc_combined/main.cpp:55]   --->   Operation 446 'br' 'br_ln55' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 75 <SV = 29> <Delay = 6.91>
ST_75 : Operation 447 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln55, void %._crit_edge341, i31 0, void %.lr.ph345" [fcc_combined/main.cpp:55]   --->   Operation 447 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 448 [1/1] (2.52ns)   --->   "%add_ln55 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:55]   --->   Operation 448 'add' 'add_ln55' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 449 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i31 %i_5, i31 %empty_49" [fcc_combined/main.cpp:55]   --->   Operation 449 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 450 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 450 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split20, void %.lr.ph335.preheader" [fcc_combined/main.cpp:55]   --->   Operation 451 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 452 [1/1] (0.00ns)   --->   "%empty_52 = trunc i31 %i_5" [fcc_combined/main.cpp:55]   --->   Operation 452 'trunc' 'empty_52' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 453 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_5, i31 %empty_50" [fcc_combined/main.cpp:55]   --->   Operation 453 'mul' 'empty_53' <Predicate = (!icmp_ln55)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [fcc_combined/main.cpp:66]   --->   Operation 454 'partselect' 'trunc_ln8' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i31 %trunc_ln8" [fcc_combined/main.cpp:66]   --->   Operation 455 'sext' 'sext_ln66' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 456 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln66" [fcc_combined/main.cpp:66]   --->   Operation 456 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_75 : Operation 457 [1/1] (1.58ns)   --->   "%br_ln62 = br void %.lr.ph335" [fcc_combined/main.cpp:62]   --->   Operation 457 'br' 'br_ln62' <Predicate = (icmp_ln55)> <Delay = 1.58>

State 76 <SV = 30> <Delay = 6.91>
ST_76 : Operation 458 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_5, i31 %empty_50" [fcc_combined/main.cpp:55]   --->   Operation 458 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 31> <Delay = 3.74>
ST_77 : Operation 459 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:55]   --->   Operation 459 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %empty_52" [fcc_combined/main.cpp:57]   --->   Operation 460 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 461 [1/1] (3.74ns)   --->   "%mul_ln57 = mul i12 %zext_ln57, i12 50" [fcc_combined/main.cpp:57]   --->   Operation 461 'mul' 'mul_ln57' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_53, i1 0" [fcc_combined/main.cpp:55]   --->   Operation 462 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 463 [1/1] (2.55ns)   --->   "%empty_54 = add i32 %tmp_1, i32 %wt_read" [fcc_combined/main.cpp:55]   --->   Operation 463 'add' 'empty_54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln45, void %._crit_edge341, void %.lr.ph340" [fcc_combined/main.cpp:56]   --->   Operation 464 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_54, i32 1, i32 31" [fcc_combined/main.cpp:56]   --->   Operation 465 'partselect' 'trunc_ln3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_77 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i31 %trunc_ln3" [fcc_combined/main.cpp:56]   --->   Operation 466 'sext' 'sext_ln56' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_77 : Operation 467 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i16 %gmem2, i32 %sext_ln56" [fcc_combined/main.cpp:56]   --->   Operation 467 'getelementptr' 'gmem2_addr_1' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 78 <SV = 32> <Delay = 7.30>
ST_78 : Operation 468 [7/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 468 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 33> <Delay = 7.30>
ST_79 : Operation 469 [6/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 469 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 34> <Delay = 7.30>
ST_80 : Operation 470 [5/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 470 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 35> <Delay = 7.30>
ST_81 : Operation 471 [4/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 471 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 36> <Delay = 7.30>
ST_82 : Operation 472 [3/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 472 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 37> <Delay = 7.30>
ST_83 : Operation 473 [2/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 473 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 38> <Delay = 7.30>
ST_84 : Operation 474 [1/7] (7.30ns)   --->   "%empty_55 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem2_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 474 'readreq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 475 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [fcc_combined/main.cpp:56]   --->   Operation 475 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 85 <SV = 39> <Delay = 2.52>
ST_85 : Operation 476 [1/1] (0.00ns)   --->   "%j_2 = phi i31 %add_ln56, void %.split18, i31 0, void %.lr.ph340" [fcc_combined/main.cpp:56]   --->   Operation 476 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 477 [1/1] (2.52ns)   --->   "%add_ln56 = add i31 %j_2, i31 1" [fcc_combined/main.cpp:56]   --->   Operation 477 'add' 'add_ln56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 478 [1/1] (0.00ns)   --->   "%j_2_cast = zext i31 %j_2" [fcc_combined/main.cpp:56]   --->   Operation 478 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 479 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %j_2_cast, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 480 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 481 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 481 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split18, void %._crit_edge341.loopexit" [fcc_combined/main.cpp:56]   --->   Operation 482 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %j_2" [fcc_combined/main.cpp:57]   --->   Operation 483 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_85 : Operation 484 [1/1] (1.54ns)   --->   "%add_ln57 = add i12 %mul_ln57, i12 %trunc_ln57" [fcc_combined/main.cpp:57]   --->   Operation 484 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 40> <Delay = 7.30>
ST_86 : Operation 485 [1/1] (7.30ns)   --->   "%gmem2_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem2_addr_1" [fcc_combined/main.cpp:57]   --->   Operation 485 'read' 'gmem2_addr_1_read' <Predicate = (!icmp_ln56)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 41> <Delay = 3.25>
ST_87 : Operation 486 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [fcc_combined/main.cpp:56]   --->   Operation 486 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_87 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i12 %add_ln57" [fcc_combined/main.cpp:57]   --->   Operation 487 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_87 : Operation 488 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln57_1" [fcc_combined/main.cpp:57]   --->   Operation 488 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_87 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 %gmem2_addr_1_read, i12 %wbuf_V_addr_1" [fcc_combined/main.cpp:57]   --->   Operation 489 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_87 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 490 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 88 <SV = 40> <Delay = 0.00>
ST_88 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge341"   --->   Operation 491 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_88 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 492 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 89 <SV = 30> <Delay = 2.52>
ST_89 : Operation 493 [1/1] (0.00ns)   --->   "%i_7 = phi i31 %add_ln62, void %._crit_edge331, i31 0, void %.lr.ph335.preheader" [fcc_combined/main.cpp:62]   --->   Operation 493 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 494 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_7, i31 1" [fcc_combined/main.cpp:62]   --->   Operation 494 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 495 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_7, i31 %empty_49" [fcc_combined/main.cpp:62]   --->   Operation 495 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 496 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 496 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split16, void %.lr.ph325" [fcc_combined/main.cpp:62]   --->   Operation 497 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_7" [fcc_combined/main.cpp:64]   --->   Operation 498 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %trunc_ln64" [fcc_combined/main.cpp:64]   --->   Operation 499 'zext' 'zext_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 500 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln64" [fcc_combined/main.cpp:64]   --->   Operation 500 'getelementptr' 'bbuf_V_addr_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 501 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln64" [fcc_combined/main.cpp:64]   --->   Operation 501 'getelementptr' 'ybuf_V_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 502 [2/2] (2.32ns)   --->   "%bbuf_V_load = load i6 %bbuf_V_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 502 'load' 'bbuf_V_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_89 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31" [fcc_combined/main.cpp:71]   --->   Operation 503 'partselect' 'trunc_ln5' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i31 %trunc_ln5" [fcc_combined/main.cpp:71]   --->   Operation 504 'sext' 'sext_ln71' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_89 : Operation 505 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 505 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 90 <SV = 31> <Delay = 7.30>
ST_90 : Operation 506 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:62]   --->   Operation 506 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln64"   --->   Operation 507 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 508 [1/1] (3.74ns)   --->   "%mul_ln1116 = mul i12 %zext_ln1116, i12 50"   --->   Operation 508 'mul' 'mul_ln1116' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 509 [1/2] (2.32ns)   --->   "%bbuf_V_load = load i6 %bbuf_V_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 509 'load' 'bbuf_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_90 : Operation 510 [1/1] (2.32ns)   --->   "%store_ln64 = store i16 %bbuf_V_load, i6 %ybuf_V_addr" [fcc_combined/main.cpp:64]   --->   Operation 510 'store' 'store_ln64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_90 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln45, void %._crit_edge331, void %.lr.ph330" [fcc_combined/main.cpp:66]   --->   Operation 511 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 512 [7/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 512 'readreq' 'empty_58' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 32> <Delay = 7.30>
ST_91 : Operation 513 [6/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 513 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 33> <Delay = 7.30>
ST_92 : Operation 514 [5/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 514 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 34> <Delay = 7.30>
ST_93 : Operation 515 [4/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 515 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 35> <Delay = 7.30>
ST_94 : Operation 516 [3/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 516 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 36> <Delay = 7.30>
ST_95 : Operation 517 [2/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 517 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 37> <Delay = 7.30>
ST_96 : Operation 518 [1/7] (7.30ns)   --->   "%empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 518 'readreq' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 519 [1/1] (1.58ns)   --->   "%br_ln66 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:66]   --->   Operation 519 'br' 'br_ln66' <Predicate = true> <Delay = 1.58>

State 97 <SV = 38> <Delay = 2.52>
ST_97 : Operation 520 [1/1] (0.00ns)   --->   "%j_3 = phi i31 0, void %.lr.ph330, i31 %add_ln66, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:66]   --->   Operation 520 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 521 [1/1] (2.52ns)   --->   "%add_ln66 = add i31 %j_3, i31 1" [fcc_combined/main.cpp:66]   --->   Operation 521 'add' 'add_ln66' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 522 [1/1] (0.00ns)   --->   "%j_3_cast = zext i31 %j_3" [fcc_combined/main.cpp:66]   --->   Operation 522 'zext' 'j_3_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 523 [1/1] (2.47ns)   --->   "%icmp_ln66 = icmp_eq  i32 %j_3_cast, i32 %xdim_read" [fcc_combined/main.cpp:66]   --->   Operation 523 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge331.loopexit" [fcc_combined/main.cpp:66]   --->   Operation 524 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %j_3"   --->   Operation 525 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_97 : Operation 526 [1/1] (1.54ns)   --->   "%add_ln1116 = add i12 %mul_ln1116, i12 %trunc_ln1116"   --->   Operation 526 'add' 'add_ln1116' <Predicate = (!icmp_ln66)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 39> <Delay = 7.30>
ST_98 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i12 %add_ln1116"   --->   Operation 527 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_98 : Operation 528 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1"   --->   Operation 528 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_98 : Operation 529 [2/2] (3.25ns)   --->   "%r_V = load i12 %wbuf_V_addr_2"   --->   Operation 529 'load' 'r_V' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_98 : Operation 530 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_3"   --->   Operation 530 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln66)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 40> <Delay = 4.30>
ST_99 : Operation 531 [1/2] (3.25ns)   --->   "%r_V = load i12 %wbuf_V_addr_2"   --->   Operation 531 'load' 'r_V' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2500> <RAM>
ST_99 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 532 'sext' 'sext_ln727' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_99 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %gmem_addr_3_read"   --->   Operation 533 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_99 : Operation 534 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 534 'mul' 'mul_ln727' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 41> <Delay = 2.10>
ST_100 : Operation 535 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.lr.ph330, i16 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:64]   --->   Operation 535 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 536 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 536 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 537 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 537 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 538 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 538 'mul' 'mul_ln727' <Predicate = (!icmp_ln66)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 42> <Delay = 2.10>
ST_101 : Operation 539 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%mul_ln727 = mul i29 %sext_ln727_1, i29 %sext_ln727"   --->   Operation 539 'mul' 'mul_ln727' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 540 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %rhs, i13 0"   --->   Operation 540 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_101 : Operation 541 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 541 'add' 'ret_V_2' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 43> <Delay = 4.20>
ST_102 : Operation 542 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fcc_combined/main.cpp:66]   --->   Operation 542 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 543 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i29 %rhs_1, i29 %mul_ln727"   --->   Operation 543 'add' 'ret_V_2' <Predicate = (!icmp_ln66)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V_2, i32 13, i32 28"   --->   Operation 544 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_102 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 545 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 103 <SV = 42> <Delay = 2.32>
ST_103 : Operation 546 [1/1] (2.32ns)   --->   "%store_ln727 = store i16 %rhs, i6 %ybuf_V_addr"   --->   Operation 546 'store' 'store_ln727' <Predicate = (icmp_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_103 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln62 = br void %._crit_edge331" [fcc_combined/main.cpp:62]   --->   Operation 547 'br' 'br_ln62' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_103 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph335"   --->   Operation 548 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 104 <SV = 31> <Delay = 7.30>
ST_104 : Operation 549 [1/1] (7.30ns)   --->   "%empty_60 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %ydim_read" [fcc_combined/main.cpp:71]   --->   Operation 549 'writereq' 'empty_60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 550 [1/1] (1.58ns)   --->   "%br_ln71 = br void" [fcc_combined/main.cpp:71]   --->   Operation 550 'br' 'br_ln71' <Predicate = true> <Delay = 1.58>

State 105 <SV = 32> <Delay = 2.52>
ST_105 : Operation 551 [1/1] (0.00ns)   --->   "%i_9 = phi i31 %add_ln71, void %.split13, i31 0, void %.lr.ph325" [fcc_combined/main.cpp:71]   --->   Operation 551 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 552 [1/1] (2.52ns)   --->   "%add_ln71 = add i31 %i_9, i31 1" [fcc_combined/main.cpp:71]   --->   Operation 552 'add' 'add_ln71' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 553 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 553 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 554 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_eq  i31 %i_9, i31 %empty_49" [fcc_combined/main.cpp:71]   --->   Operation 554 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 555 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 555 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split13, void %._crit_edge326.loopexit" [fcc_combined/main.cpp:71]   --->   Operation 556 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i31 %i_9" [fcc_combined/main.cpp:72]   --->   Operation 557 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_105 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %trunc_ln72" [fcc_combined/main.cpp:72]   --->   Operation 558 'zext' 'zext_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_105 : Operation 559 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln72" [fcc_combined/main.cpp:72]   --->   Operation 559 'getelementptr' 'ybuf_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_105 : Operation 560 [2/2] (2.32ns)   --->   "%ybuf_V_load = load i6 %ybuf_V_addr_1" [fcc_combined/main.cpp:72]   --->   Operation 560 'load' 'ybuf_V_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 106 <SV = 33> <Delay = 2.32>
ST_106 : Operation 561 [1/2] (2.32ns)   --->   "%ybuf_V_load = load i6 %ybuf_V_addr_1" [fcc_combined/main.cpp:72]   --->   Operation 561 'load' 'ybuf_V_load' <Predicate = (!icmp_ln71)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 107 <SV = 34> <Delay = 7.30>
ST_107 : Operation 562 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [fcc_combined/main.cpp:71]   --->   Operation 562 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_107 : Operation 563 [1/1] (7.30ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %ybuf_V_load, i2 3" [fcc_combined/main.cpp:72]   --->   Operation 563 'write' 'write_ln72' <Predicate = (!icmp_ln71)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 564 'br' 'br_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 108 <SV = 33> <Delay = 7.30>
ST_108 : Operation 565 [5/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 565 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 34> <Delay = 7.30>
ST_109 : Operation 566 [4/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 566 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 35> <Delay = 7.30>
ST_110 : Operation 567 [3/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 567 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 36> <Delay = 7.30>
ST_111 : Operation 568 [2/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 568 'writeresp' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 37> <Delay = 7.30>
ST_112 : Operation 569 [1/5] (7.30ns)   --->   "%empty_78 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [fcc_combined/main.cpp:106]   --->   Operation 569 'writeresp' 'empty_78' <Predicate = (icmp_ln37 & fwprop_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge326" [fcc_combined/main.cpp:106]   --->   Operation 570 'br' 'br_ln106' <Predicate = (icmp_ln37 & fwprop_read)> <Delay = 0.00>
ST_112 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln45, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:106]   --->   Operation 571 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %xdim_read" [fcc_combined/main.cpp:106]   --->   Operation 572 'trunc' 'trunc_ln106' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [fcc_combined/main.cpp:106]   --->   Operation 573 'partselect' 'trunc_ln9' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:106]   --->   Operation 574 'sext' 'sext_ln106' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 575 [1/1] (0.00ns)   --->   "%gmem2_addr_3 = getelementptr i16 %gmem2, i32 %sext_ln106" [fcc_combined/main.cpp:106]   --->   Operation 575 'getelementptr' 'gmem2_addr_3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_112 : Operation 576 [1/1] (7.30ns)   --->   "%empty_79 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:106]   --->   Operation 576 'writereq' 'empty_79' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 577 [1/1] (1.58ns)   --->   "%br_ln106 = br void" [fcc_combined/main.cpp:106]   --->   Operation 577 'br' 'br_ln106' <Predicate = (icmp_ln45)> <Delay = 1.58>

State 113 <SV = 38> <Delay = 2.52>
ST_113 : Operation 578 [1/1] (0.00ns)   --->   "%i_11 = phi i31 %add_ln106, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:106]   --->   Operation 578 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 579 [1/1] (2.52ns)   --->   "%add_ln106 = add i31 %i_11, i31 1" [fcc_combined/main.cpp:106]   --->   Operation 579 'add' 'add_ln106' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 580 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 580 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 581 [1/1] (2.47ns)   --->   "%icmp_ln106 = icmp_eq  i31 %i_11, i31 %trunc_ln106" [fcc_combined/main.cpp:106]   --->   Operation 581 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 582 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 582 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:106]   --->   Operation 583 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i31 %i_11" [fcc_combined/main.cpp:107]   --->   Operation 584 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_113 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i6 %trunc_ln107" [fcc_combined/main.cpp:107]   --->   Operation 585 'zext' 'zext_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_113 : Operation 586 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln107" [fcc_combined/main.cpp:107]   --->   Operation 586 'getelementptr' 'dxbuf_V_addr_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_113 : Operation 587 [2/2] (2.32ns)   --->   "%dxbuf_V_load = load i6 %dxbuf_V_addr_2" [fcc_combined/main.cpp:107]   --->   Operation 587 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 114 <SV = 39> <Delay = 2.32>
ST_114 : Operation 588 [1/2] (2.32ns)   --->   "%dxbuf_V_load = load i6 %dxbuf_V_addr_2" [fcc_combined/main.cpp:107]   --->   Operation 588 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln106)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>

State 115 <SV = 40> <Delay = 7.30>
ST_115 : Operation 589 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:106]   --->   Operation 589 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_115 : Operation 590 [1/1] (7.30ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr_3, i16 %dxbuf_V_load, i2 3" [fcc_combined/main.cpp:107]   --->   Operation 590 'write' 'write_ln107' <Predicate = (!icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 591 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 116 <SV = 39> <Delay = 7.30>
ST_116 : Operation 592 [5/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 592 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 40> <Delay = 7.30>
ST_117 : Operation 593 [4/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 593 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 41> <Delay = 7.30>
ST_118 : Operation 594 [3/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 594 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 42> <Delay = 7.30>
ST_119 : Operation 595 [2/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 595 'writeresp' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 43> <Delay = 7.30>
ST_120 : Operation 596 [1/5] (7.30ns)   --->   "%empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr_3" [fcc_combined/main.cpp:110]   --->   Operation 596 'writeresp' 'empty_81' <Predicate = (icmp_ln45)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln110 = br void %._crit_edge" [fcc_combined/main.cpp:110]   --->   Operation 597 'br' 'br_ln110' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_120 : Operation 598 [1/1] (0.00ns)   --->   "%ret_ln110 = ret" [fcc_combined/main.cpp:110]   --->   Operation 598 'ret' 'ret_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'ydim' [46]  (1 ns)
	'icmp' operation ('icmp_ln37', fcc_combined/main.cpp:37) [63]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:37) [70]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:37) [70]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:37) [70]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:37) [70]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:37) [70]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:37) [70]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:37) [70]  (7.3 ns)

 <State 9>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:37) with incoming values : ('add_ln37', fcc_combined/main.cpp:37) [73]  (0 ns)
	'add' operation ('add_ln37', fcc_combined/main.cpp:37) [74]  (2.52 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:38) [84]  (7.3 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:38) [83]  (0 ns)
	'store' operation ('store_ln38', fcc_combined/main.cpp:38) of variable 'gmem_addr_read', fcc_combined/main.cpp:38 on array 'bbuf.V', fcc_combined/main.cpp:29 [85]  (2.32 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', fcc_combined/main.cpp:41) [90]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:41) [91]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:41) [91]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:41) [91]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:41) [91]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:41) [91]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:41) [91]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:41) [91]  (7.3 ns)

 <State 19>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:41) with incoming values : ('add_ln41', fcc_combined/main.cpp:41) [94]  (0 ns)
	'add' operation ('add_ln41', fcc_combined/main.cpp:41) [95]  (2.52 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:42) [105]  (7.3 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dybuf_V_addr', fcc_combined/main.cpp:42) [104]  (0 ns)
	'store' operation ('store_ln42', fcc_combined/main.cpp:42) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:42 on array 'dybuf.V', fcc_combined/main.cpp:35 [106]  (2.32 ns)

 <State 22>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln45', fcc_combined/main.cpp:45) [111]  (2.47 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', fcc_combined/main.cpp:45) [117]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [118]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [118]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [118]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [118]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [118]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [118]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:45) [118]  (7.3 ns)

 <State 30>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:45) with incoming values : ('add_ln45', fcc_combined/main.cpp:45) [121]  (0 ns)
	'add' operation ('add_ln45', fcc_combined/main.cpp:45) [122]  (2.52 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:46) [132]  (7.3 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr', fcc_combined/main.cpp:46) [131]  (0 ns)
	'store' operation ('store_ln46', fcc_combined/main.cpp:46) of variable 'gmem_addr_2_read', fcc_combined/main.cpp:46 on array 'xbuf.V', fcc_combined/main.cpp:25 [133]  (2.32 ns)

 <State 33>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:51) with incoming values : ('add_ln51', fcc_combined/main.cpp:51) [314]  (1.59 ns)

 <State 34>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln86', fcc_combined/main.cpp:86) [190]  (6.91 ns)

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_66', fcc_combined/main.cpp:80) [156]  (6.91 ns)

 <State 36>: 3.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln82', fcc_combined/main.cpp:82) [155]  (3.74 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:81) [164]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:81) [164]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:81) [164]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:81) [164]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:81) [164]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:81) [164]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:81) [164]  (7.3 ns)

 <State 44>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:81) with incoming values : ('add_ln81', fcc_combined/main.cpp:81) [167]  (0 ns)
	'add' operation ('add_ln81', fcc_combined/main.cpp:81) [168]  (2.52 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem2' (fcc_combined/main.cpp:82) [180]  (7.3 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', fcc_combined/main.cpp:82) [179]  (0 ns)
	'store' operation ('store_ln82', fcc_combined/main.cpp:82) of variable 'gmem2_addr_read', fcc_combined/main.cpp:82 on array 'dwbuf.V', fcc_combined/main.cpp:31 [181]  (3.25 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln86', fcc_combined/main.cpp:86) [190]  (6.91 ns)

 <State 49>: 5.73ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:87) with incoming values : ('add_ln87', fcc_combined/main.cpp:87) [195]  (0 ns)
	'icmp' operation ('icmp_ln87', fcc_combined/main.cpp:87) [199]  (2.47 ns)
	'select' operation ('select_ln86', fcc_combined/main.cpp:86) [205]  (0.733 ns)
	'add' operation ('add_ln87', fcc_combined/main.cpp:87) [242]  (2.52 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dybuf_V_addr_1', fcc_combined/main.cpp:86) [212]  (0 ns)
	'load' operation ('dybuf_V_load', fcc_combined/main.cpp:86) on array 'dybuf.V', fcc_combined/main.cpp:35 [213]  (2.32 ns)

 <State 51>: 3.37ns
The critical path consists of the following:
	'load' operation ('dybuf_V_load', fcc_combined/main.cpp:86) on array 'dybuf.V', fcc_combined/main.cpp:35 [213]  (2.32 ns)
	'mul' operation of DSP[239] ('mul_ln1192_1') [238]  (1.05 ns)

 <State 52>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[220] ('add_ln1118') [220]  (2.1 ns)
	'getelementptr' operation ('wbuf_V_addr') [222]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:28 [224]  (3.25 ns)

 <State 53>: 5.35ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dwbuf.V', fcc_combined/main.cpp:31 [236]  (3.25 ns)
	'add' operation of DSP[239] ('ret.V') [239]  (2.1 ns)

 <State 54>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[239] ('ret.V') [239]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dwbuf.V', fcc_combined/main.cpp:31 [241]  (3.25 ns)

 <State 55>: 4.42ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'dxbuf.V', fcc_combined/main.cpp:26 [227]  (2.32 ns)
	'add' operation of DSP[230] ('ret.V') [230]  (2.1 ns)

 <State 56>: 4.42ns
The critical path consists of the following:
	'add' operation of DSP[230] ('ret.V') [230]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln2' on array 'dxbuf.V', fcc_combined/main.cpp:26 [232]  (2.32 ns)

 <State 57>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:93) with incoming values : ('add_ln93', fcc_combined/main.cpp:93) [247]  (1.59 ns)

 <State 58>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:93) with incoming values : ('add_ln93', fcc_combined/main.cpp:93) [247]  (0 ns)
	'add' operation ('add_ln93', fcc_combined/main.cpp:93) [248]  (2.52 ns)

 <State 59>: 6.72ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:32 [258]  (2.32 ns)
	'add' operation ('add_ln703') [261]  (2.08 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:32 [262]  (2.32 ns)

 <State 60>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:97) with incoming values : ('add_ln97', fcc_combined/main.cpp:97) [267]  (1.59 ns)

 <State 61>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:97) with incoming values : ('add_ln97', fcc_combined/main.cpp:97) [267]  (0 ns)
	'mul' operation ('empty_73', fcc_combined/main.cpp:97) [277]  (6.91 ns)

 <State 62>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_73', fcc_combined/main.cpp:97) [277]  (6.91 ns)

 <State 63>: 3.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', fcc_combined/main.cpp:99) [276]  (3.74 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:98) [285]  (7.3 ns)

 <State 65>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:98) with incoming values : ('add_ln98', fcc_combined/main.cpp:98) [288]  (0 ns)
	'add' operation ('add_ln99', fcc_combined/main.cpp:99) [298]  (1.55 ns)
	'getelementptr' operation ('dwbuf_V_addr_2', fcc_combined/main.cpp:99) [300]  (0 ns)
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:99) on array 'dwbuf.V', fcc_combined/main.cpp:31 [301]  (3.25 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:99) on array 'dwbuf.V', fcc_combined/main.cpp:31 [301]  (3.25 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (fcc_combined/main.cpp:99) [302]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:97) [305]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:97) [305]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:97) [305]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:97) [305]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:97) [305]  (7.3 ns)

 <State 73>: 4.79ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:51) with incoming values : ('add_ln51', fcc_combined/main.cpp:51) [314]  (0 ns)
	'add' operation ('add_ln51', fcc_combined/main.cpp:51) [315]  (2.52 ns)
	blocking operation 2.27 ns on control path)

 <State 74>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:55) with incoming values : ('add_ln55', fcc_combined/main.cpp:55) [335]  (1.59 ns)

 <State 75>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:55) with incoming values : ('add_ln55', fcc_combined/main.cpp:55) [335]  (0 ns)
	'mul' operation ('empty_53', fcc_combined/main.cpp:55) [345]  (6.91 ns)

 <State 76>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_53', fcc_combined/main.cpp:55) [345]  (6.91 ns)

 <State 77>: 3.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln57', fcc_combined/main.cpp:57) [344]  (3.74 ns)

 <State 78>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:56) [353]  (7.3 ns)

 <State 79>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:56) [353]  (7.3 ns)

 <State 80>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:56) [353]  (7.3 ns)

 <State 81>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:56) [353]  (7.3 ns)

 <State 82>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:56) [353]  (7.3 ns)

 <State 83>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:56) [353]  (7.3 ns)

 <State 84>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem2' (fcc_combined/main.cpp:56) [353]  (7.3 ns)

 <State 85>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:56) with incoming values : ('add_ln56', fcc_combined/main.cpp:56) [356]  (0 ns)
	'add' operation ('add_ln56', fcc_combined/main.cpp:56) [357]  (2.52 ns)

 <State 86>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem2' (fcc_combined/main.cpp:57) [369]  (7.3 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr_1', fcc_combined/main.cpp:57) [368]  (0 ns)
	'store' operation ('store_ln57', fcc_combined/main.cpp:57) of variable 'gmem2_addr_1_read', fcc_combined/main.cpp:57 on array 'wbuf.V', fcc_combined/main.cpp:28 [370]  (3.25 ns)

 <State 88>: 0ns
The critical path consists of the following:

 <State 89>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:62) with incoming values : ('add_ln62', fcc_combined/main.cpp:62) [382]  (0 ns)
	'add' operation ('add_ln62', fcc_combined/main.cpp:62) [383]  (2.52 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [399]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [399]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [399]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [399]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [399]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [399]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:66) [399]  (7.3 ns)

 <State 97>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:66) with incoming values : ('add_ln66', fcc_combined/main.cpp:66) [402]  (0 ns)
	'add' operation ('add_ln66', fcc_combined/main.cpp:66) [404]  (2.52 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [418]  (7.3 ns)

 <State 99>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:28 [416]  (3.25 ns)
	'mul' operation of DSP[422] ('mul_ln727') [420]  (1.05 ns)

 <State 100>: 2.1ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:64) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:64) ('trunc_ln708_2') [403]  (0 ns)
	'add' operation of DSP[422] ('ret.V') [422]  (2.1 ns)

 <State 101>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[422] ('mul_ln727') [420]  (0 ns)
	'add' operation of DSP[422] ('ret.V') [422]  (2.1 ns)

 <State 102>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[422] ('ret.V') [422]  (2.1 ns)
	'phi' operation ('rhs', fcc_combined/main.cpp:64) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:64) ('trunc_ln708_2') [403]  (0 ns)
	'add' operation of DSP[422] ('ret.V') [422]  (2.1 ns)

 <State 103>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'rhs', fcc_combined/main.cpp:64 on array 'ybuf.V', fcc_combined/main.cpp:34 [426]  (2.32 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:71) [434]  (7.3 ns)

 <State 105>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:71) with incoming values : ('add_ln71', fcc_combined/main.cpp:71) [437]  (0 ns)
	'add' operation ('add_ln71', fcc_combined/main.cpp:71) [438]  (2.52 ns)

 <State 106>: 2.32ns
The critical path consists of the following:
	'load' operation ('ybuf_V_load', fcc_combined/main.cpp:72) on array 'ybuf.V', fcc_combined/main.cpp:34 [448]  (2.32 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fcc_combined/main.cpp:72) [449]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:106) [452]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:106) [452]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:106) [452]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:106) [452]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:106) [452]  (7.3 ns)

 <State 113>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:106) with incoming values : ('add_ln106', fcc_combined/main.cpp:106) [464]  (0 ns)
	'add' operation ('add_ln106', fcc_combined/main.cpp:106) [465]  (2.52 ns)

 <State 114>: 2.32ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load', fcc_combined/main.cpp:107) on array 'dxbuf.V', fcc_combined/main.cpp:26 [475]  (2.32 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem2' (fcc_combined/main.cpp:107) [476]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:110) [479]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:110) [479]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:110) [479]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:110) [479]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem2' (fcc_combined/main.cpp:110) [479]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
