

================================================================
== Vitis HLS Report for 'decision_function_114'
================================================================
* Date:           Tue Mar 11 16:22:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1010 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read99 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read44, i18 2435" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1752 = icmp_slt  i18 %p_read44, i18 2161" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1752' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1753 = icmp_slt  i18 %p_read99, i18 1779" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1753' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1754 = icmp_slt  i18 %p_read99, i18 1856" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1754' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1755 = icmp_slt  i18 %p_read99, i18 2036" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1755' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1756 = icmp_slt  i18 %p_read66, i18 924" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1756' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1757 = icmp_slt  i18 %p_read33, i18 2095" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1757' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1758 = icmp_slt  i18 %p_read66, i18 1759" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1758' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1759 = icmp_slt  i18 %p_read44, i18 1565" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1759' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1760 = icmp_slt  i18 %p_read99, i18 1307" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1760' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1761 = icmp_slt  i18 %p_read11, i18 260992" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1761' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1762 = icmp_slt  i18 %p_read44, i18 2652" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1762' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1763 = icmp_slt  i18 %p_read33, i18 2282" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1763' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1764 = icmp_slt  i18 %p_read22, i18 35" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1764' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1765 = icmp_slt  i18 %p_read66, i18 1546" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1765' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1766 = icmp_slt  i18 %p_read99, i18 1462" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1766' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1767 = icmp_slt  i18 %p_read55, i18 1622" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1767' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1768 = icmp_slt  i18 %p_read1010, i18 3241" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1768' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1769 = icmp_slt  i18 %p_read33, i18 1451" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1769' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1770 = icmp_slt  i18 %p_read22, i18 375" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1770' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1771 = icmp_slt  i18 %p_read33, i18 1753" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1771' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1772 = icmp_slt  i18 %p_read55, i18 2526" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1772' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1773 = icmp_slt  i18 %p_read1010, i18 643" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1773' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1774 = icmp_slt  i18 %p_read33, i18 1732" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1774' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1775 = icmp_slt  i18 %p_read33, i18 2110" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1775' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1776 = icmp_slt  i18 %p_read44, i18 2496" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1776' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1777 = icmp_slt  i18 %p_read99, i18 1648" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1777' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1778 = icmp_slt  i18 %p_read77, i18 261673" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1778' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1779 = icmp_slt  i18 %p_read44, i18 2706" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1779' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1780 = icmp_slt  i18 %p_read88, i18 261638" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1780' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1781 = icmp_slt  i18 %p_read55, i18 2478" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1781' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102_1950 = and i1 %icmp_ln86_1754, i1 %icmp_ln86_1752" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_1950' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_831 = xor i1 %icmp_ln86_1752, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_831" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_320)   --->   "%xor_ln104_833 = xor i1 %icmp_ln86_1754, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_833' <Predicate = (icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_320 = and i1 %icmp_ln86_1752, i1 %xor_ln104_833" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_320' <Predicate = (icmp_ln86_1752)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_1951 = and i1 %icmp_ln86_1755, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1951' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_1954 = and i1 %icmp_ln86_1758, i1 %and_ln102_1950" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1954' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_837 = xor i1 %icmp_ln86_1758, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_837' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1955 = and i1 %icmp_ln86_1759, i1 %and_ln104_320" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1955' <Predicate = (icmp_ln86_1752)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%and_ln102_1962 = and i1 %icmp_ln86_1766, i1 %and_ln102_1954" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1962' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1963 = and i1 %icmp_ln86_1767, i1 %xor_ln104_837" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1963' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1964 = and i1 %and_ln102_1963, i1 %and_ln102_1950" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1964' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%xor_ln117 = xor i1 %and_ln102_1962, i1 1" [firmware/BDT.h:117]   --->   Operation 63 'xor' 'xor_ln117' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 64 'zext' 'zext_ln117' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1954, i1 %and_ln102_1964" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%select_ln117 = select i1 %and_ln102_1954, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 66 'select' 'select_ln117' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%select_ln117_1703 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117_1703' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%zext_ln117_181 = zext i2 %select_ln117_1703" [firmware/BDT.h:117]   --->   Operation 68 'zext' 'zext_ln117_181' <Predicate = (and_ln102_1950 & icmp_ln86_1752)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1704 = select i1 %and_ln102_1950, i3 %zext_ln117_181, i3 4" [firmware/BDT.h:117]   --->   Operation 69 'select' 'select_ln117_1704' <Predicate = (icmp_ln86_1752)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln117_1542 = or i1 %and_ln102_1950, i1 %and_ln102_1955" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117_1542' <Predicate = (icmp_ln86_1752)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1753, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_319)   --->   "%xor_ln104_832 = xor i1 %icmp_ln86_1753, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_319 = and i1 %xor_ln104_832, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 74 'and' 'and_ln104_319' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_321)   --->   "%xor_ln104_834 = xor i1 %icmp_ln86_1755, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_321 = and i1 %and_ln104, i1 %xor_ln104_834" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_321' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln102_1953 = and i1 %icmp_ln86_1757, i1 %and_ln104_319" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1953' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_323)   --->   "%xor_ln104_836 = xor i1 %icmp_ln86_1757, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_323 = and i1 %and_ln104_319, i1 %xor_ln104_836" [firmware/BDT.h:104]   --->   Operation 79 'and' 'and_ln104_323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%xor_ln104_838 = xor i1 %icmp_ln86_1759, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104_838' <Predicate = (icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%and_ln102_1956 = and i1 %icmp_ln86_1760, i1 %and_ln102_1951" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1956' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_1957 = and i1 %icmp_ln86_1761, i1 %and_ln104_321" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1957' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%and_ln102_1965 = and i1 %icmp_ln86_1768, i1 %and_ln102_1955" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1965' <Predicate = (icmp_ln86_1752 & or_ln117_1542)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%and_ln102_1966 = and i1 %icmp_ln86_1769, i1 %xor_ln104_838" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1966' <Predicate = (icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%and_ln102_1967 = and i1 %and_ln102_1966, i1 %and_ln104_320" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1967' <Predicate = (icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%and_ln102_1968 = and i1 %icmp_ln86_1770, i1 %and_ln102_1956" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%or_ln117_1541 = or i1 %and_ln102_1950, i1 %and_ln102_1965" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1541' <Predicate = (icmp_ln86_1752 & or_ln117_1542)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%select_ln117_1705 = select i1 %or_ln117_1541, i3 %select_ln117_1704, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1705' <Predicate = (icmp_ln86_1752 & or_ln117_1542)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%or_ln117_1543 = or i1 %or_ln117_1542, i1 %and_ln102_1967" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1543' <Predicate = (icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1706 = select i1 %or_ln117_1542, i3 %select_ln117_1705, i3 6" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1706' <Predicate = (icmp_ln86_1752)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%select_ln117_1707 = select i1 %or_ln117_1543, i3 %select_ln117_1706, i3 7" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1707' <Predicate = (icmp_ln86_1752)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%zext_ln117_182 = zext i3 %select_ln117_1707" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_182' <Predicate = (icmp_ln86_1752)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%or_ln117_1544 = or i1 %icmp_ln86_1752, i1 %and_ln102_1968" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1708 = select i1 %icmp_ln86_1752, i4 %zext_ln117_182, i4 8" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1708' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_1545 = or i1 %icmp_ln86_1752, i1 %and_ln102_1956" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1545' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%select_ln117_1709 = select i1 %or_ln117_1544, i4 %select_ln117_1708, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1710 = select i1 %or_ln117_1545, i4 %select_ln117_1709, i4 10" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1710' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_1547 = or i1 %icmp_ln86_1752, i1 %and_ln102_1951" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1547' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_1551 = or i1 %icmp_ln86_1752, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1551' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%and_ln102_1952 = and i1 %icmp_ln86_1756, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1952' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_322)   --->   "%xor_ln104_835 = xor i1 %icmp_ln86_1756, i1 1" [firmware/BDT.h:104]   --->   Operation 101 'xor' 'xor_ln104_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_322 = and i1 %and_ln102, i1 %xor_ln104_835" [firmware/BDT.h:104]   --->   Operation 102 'and' 'and_ln104_322' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%xor_ln104_839 = xor i1 %icmp_ln86_1760, i1 1" [firmware/BDT.h:104]   --->   Operation 103 'xor' 'xor_ln104_839' <Predicate = (or_ln117_1547 & or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%xor_ln104_840 = xor i1 %icmp_ln86_1761, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_840' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln102_1958 = and i1 %icmp_ln86_1762, i1 %and_ln102_1952" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_1958' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%and_ln102_1969 = and i1 %icmp_ln86_1771, i1 %xor_ln104_839" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_1969' <Predicate = (or_ln117_1547 & or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%and_ln102_1970 = and i1 %and_ln102_1969, i1 %and_ln102_1951" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1970' <Predicate = (or_ln117_1547 & or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%and_ln102_1971 = and i1 %icmp_ln86_1772, i1 %and_ln102_1957" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1971' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%and_ln102_1972 = and i1 %icmp_ln86_1773, i1 %xor_ln104_840" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1972' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%and_ln102_1973 = and i1 %and_ln102_1972, i1 %and_ln104_321" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1973' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%or_ln117_1546 = or i1 %or_ln117_1545, i1 %and_ln102_1970" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1546' <Predicate = (or_ln117_1547 & or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%select_ln117_1711 = select i1 %or_ln117_1546, i4 %select_ln117_1710, i4 11" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1711' <Predicate = (or_ln117_1547 & or_ln117_1551)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%or_ln117_1548 = or i1 %or_ln117_1547, i1 %and_ln102_1971" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1548' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1712 = select i1 %or_ln117_1547, i4 %select_ln117_1711, i4 12" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1712' <Predicate = (or_ln117_1551)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_1549 = or i1 %or_ln117_1547, i1 %and_ln102_1957" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1549' <Predicate = (or_ln117_1551)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%select_ln117_1713 = select i1 %or_ln117_1548, i4 %select_ln117_1712, i4 13" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1713' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%or_ln117_1550 = or i1 %or_ln117_1549, i1 %and_ln102_1973" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1550' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1714 = select i1 %or_ln117_1549, i4 %select_ln117_1713, i4 14" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1714' <Predicate = (or_ln117_1551)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%select_ln117_1715 = select i1 %or_ln117_1550, i4 %select_ln117_1714, i4 15" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1715' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%zext_ln117_183 = zext i4 %select_ln117_1715" [firmware/BDT.h:117]   --->   Operation 120 'zext' 'zext_ln117_183' <Predicate = (or_ln117_1551)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1716 = select i1 %or_ln117_1551, i5 %zext_ln117_183, i5 16" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1716' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.97ns)   --->   "%or_ln117_1553 = or i1 %or_ln117_1551, i1 %and_ln102_1958" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_1553' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%xor_ln104_841 = xor i1 %icmp_ln86_1762, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln102_1959 = and i1 %icmp_ln86_1763, i1 %and_ln104_322" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1959' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln102_1960 = and i1 %icmp_ln86_1764, i1 %and_ln102_1953" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1960' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%and_ln102_1974 = and i1 %icmp_ln86_1774, i1 %and_ln102_1958" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1974' <Predicate = (or_ln117_1553)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%and_ln102_1975 = and i1 %icmp_ln86_1775, i1 %xor_ln104_841" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%and_ln102_1976 = and i1 %and_ln102_1975, i1 %and_ln102_1952" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%and_ln102_1977 = and i1 %icmp_ln86_1776, i1 %and_ln102_1959" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%or_ln117_1552 = or i1 %or_ln117_1551, i1 %and_ln102_1974" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_1552' <Predicate = (or_ln117_1553)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%select_ln117_1717 = select i1 %or_ln117_1552, i5 %select_ln117_1716, i5 17" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_1717' <Predicate = (or_ln117_1553)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%or_ln117_1554 = or i1 %or_ln117_1553, i1 %and_ln102_1976" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1718 = select i1 %or_ln117_1553, i5 %select_ln117_1717, i5 18" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_1718' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_1555 = or i1 %or_ln117_1551, i1 %and_ln102_1952" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_1555' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%select_ln117_1719 = select i1 %or_ln117_1554, i5 %select_ln117_1718, i5 19" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%or_ln117_1556 = or i1 %or_ln117_1555, i1 %and_ln102_1977" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1720 = select i1 %or_ln117_1555, i5 %select_ln117_1719, i5 20" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_1720' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_1557 = or i1 %or_ln117_1555, i1 %and_ln102_1959" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_1557' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%select_ln117_1721 = select i1 %or_ln117_1556, i5 %select_ln117_1720, i5 21" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1722 = select i1 %or_ln117_1557, i5 %select_ln117_1721, i5 22" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1722' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns)   --->   "%or_ln117_1559 = or i1 %or_ln117_1551, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1559' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%xor_ln104_842 = xor i1 %icmp_ln86_1763, i1 1" [firmware/BDT.h:104]   --->   Operation 142 'xor' 'xor_ln104_842' <Predicate = (or_ln117_1559)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%xor_ln104_843 = xor i1 %icmp_ln86_1764, i1 1" [firmware/BDT.h:104]   --->   Operation 143 'xor' 'xor_ln104_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%and_ln102_1978 = and i1 %icmp_ln86_1777, i1 %xor_ln104_842" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1978' <Predicate = (or_ln117_1559)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%and_ln102_1979 = and i1 %and_ln102_1978, i1 %and_ln104_322" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_1979' <Predicate = (or_ln117_1559)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%and_ln102_1980 = and i1 %icmp_ln86_1778, i1 %and_ln102_1960" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%and_ln102_1981 = and i1 %icmp_ln86_1779, i1 %xor_ln104_843" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%and_ln102_1982 = and i1 %and_ln102_1981, i1 %and_ln102_1953" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%or_ln117_1558 = or i1 %or_ln117_1557, i1 %and_ln102_1979" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1558' <Predicate = (or_ln117_1559)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%select_ln117_1723 = select i1 %or_ln117_1558, i5 %select_ln117_1722, i5 23" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1723' <Predicate = (or_ln117_1559)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%or_ln117_1560 = or i1 %or_ln117_1559, i1 %and_ln102_1980" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1724 = select i1 %or_ln117_1559, i5 %select_ln117_1723, i5 24" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1724' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln117_1561 = or i1 %or_ln117_1559, i1 %and_ln102_1960" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1561' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%select_ln117_1725 = select i1 %or_ln117_1560, i5 %select_ln117_1724, i5 25" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%or_ln117_1562 = or i1 %or_ln117_1561, i1 %and_ln102_1982" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1726 = select i1 %or_ln117_1561, i5 %select_ln117_1725, i5 26" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1726' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_1563 = or i1 %or_ln117_1559, i1 %and_ln102_1953" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1563' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%select_ln117_1727 = select i1 %or_ln117_1562, i5 %select_ln117_1726, i5 27" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1728 = select i1 %or_ln117_1563, i5 %select_ln117_1727, i5 28" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1728' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%and_ln102_1961 = and i1 %icmp_ln86_1765, i1 %and_ln104_323" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_1961' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%and_ln102_1983 = and i1 %icmp_ln86_1780, i1 %and_ln102_1961" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%or_ln117_1564 = or i1 %or_ln117_1563, i1 %and_ln102_1983" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.97ns)   --->   "%or_ln117_1565 = or i1 %or_ln117_1563, i1 %and_ln102_1961" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1565' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%select_ln117_1729 = select i1 %or_ln117_1564, i5 %select_ln117_1728, i5 29" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1730 = select i1 %or_ln117_1565, i5 %select_ln117_1729, i5 30" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1730' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_844 = xor i1 %icmp_ln86_1765, i1 1" [firmware/BDT.h:104]   --->   Operation 166 'xor' 'xor_ln104_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1984 = and i1 %icmp_ln86_1781, i1 %xor_ln104_844" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1985 = and i1 %and_ln102_1984, i1 %and_ln104_323" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1566 = or i1 %or_ln117_1565, i1 %and_ln102_1985" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1731 = select i1 %or_ln117_1566, i5 %select_ln117_1730, i5 31" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 1, i5 1, i11 1991, i5 2, i11 306, i5 3, i11 43, i5 4, i11 171, i5 5, i11 1718, i5 6, i11 1548, i5 7, i11 1886, i5 8, i11 161, i5 9, i11 1586, i5 10, i11 1995, i5 11, i11 200, i5 12, i11 1563, i5 13, i11 2043, i5 14, i11 1678, i5 15, i11 118, i5 16, i11 1377, i5 17, i11 287, i5 18, i11 1478, i5 19, i11 2027, i5 20, i11 1943, i5 21, i11 1212, i5 22, i11 2010, i5 23, i11 1633, i5 24, i11 532, i5 25, i11 1730, i5 26, i11 1885, i5 27, i11 1555, i5 28, i11 1961, i5 29, i11 232, i5 30, i11 1945, i5 31, i11 42, i11 0, i5 %select_ln117_1731" [firmware/BDT.h:118]   --->   Operation 171 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 172 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1567 = or i1 %or_ln117_1551, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1567, i11 %tmp, i11 0" [firmware/BDT.h:117]   --->   Operation 174 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 175 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read99', firmware/BDT.h:86) on port 'p_read9' (firmware/BDT.h:86) [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1754', firmware/BDT.h:86) [25]  (2.136 ns)
	'and' operation 1 bit ('and_ln102_1950', firmware/BDT.h:102) [59]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1954', firmware/BDT.h:102) [71]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [113]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_1703', firmware/BDT.h:117) [115]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1704', firmware/BDT.h:117) [118]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1965', firmware/BDT.h:102) [90]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1541', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1705', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1706', firmware/BDT.h:117) [122]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1707', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1708', firmware/BDT.h:117) [126]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1709', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1710', firmware/BDT.h:117) [130]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_839', firmware/BDT.h:104) [76]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1969', firmware/BDT.h:102) [94]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1970', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1546', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1711', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1712', firmware/BDT.h:117) [134]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1713', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1714', firmware/BDT.h:117) [138]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1715', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1716', firmware/BDT.h:117) [143]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1974', firmware/BDT.h:102) [99]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1552', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1717', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1718', firmware/BDT.h:117) [147]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1719', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1720', firmware/BDT.h:117) [151]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1721', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1722', firmware/BDT.h:117) [155]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_842', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1978', firmware/BDT.h:102) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1979', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1558', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1723', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1724', firmware/BDT.h:117) [159]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1725', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1726', firmware/BDT.h:117) [163]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1727', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1728', firmware/BDT.h:117) [167]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1961', firmware/BDT.h:102) [85]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_1565', firmware/BDT.h:117) [168]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1730', firmware/BDT.h:117) [171]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_844', firmware/BDT.h:104) [86]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1984', firmware/BDT.h:102) [109]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1985', firmware/BDT.h:102) [110]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1566', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1731', firmware/BDT.h:117) [173]  (0.000 ns)
	'sparsemux' operation 11 bit ('tmp', firmware/BDT.h:118) [174]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1567', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 11 bit ('agg_result_0', firmware/BDT.h:117) [175]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
