# Reading pref.tcl
# do {C:/Users/DEZKS/Documents/my_Desings/Arquitectura de Computadoras/Proyectos/and00/andTB00/andTB00.mdo}
# ** Error: Acs eeao
#        Unable to replace existing ini file (C:/Users/DEZKS/Documents/my_Desings/Arquitectura de Computadoras/Proyectos/and00/andTB00/andTB00.mpf).  File can not be renamed.
# Loading project andTB00
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 08:59:59 on Aug 24,2021
# vcom -reportprogress 300 -work work C:/Users/DEZKS/Documents/my_Desings/Arquitectura de Computadoras/Proyectos/and00/andTB00/and00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and00
# -- Compiling architecture and0 of and00
# End time: 09:00:00 on Aug 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 09:00:00 on Aug 24,2021
# vcom -reportprogress 300 -work work C:/Users/DEZKS/Documents/my_Desings/Arquitectura de Computadoras/Proyectos/and00/andTB00/andtestbench00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andtestbench00
# -- Compiling architecture andtestbench0 of andtestbench00
# End time: 09:00:00 on Aug 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 andtestbench00 
# Start time: 09:00:01 on Aug 24,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.andtestbench00(andtestbench0)
# Loading work.and00(and0)
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 09:31:21 on Aug 24,2021, Elapsed time: 0:31:20
# Errors: 1, Warnings: 5
