--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
leon3mp.twr -v 30 -l 30 leon3mp_routed.ncd leon3mp.pcf

Design file:              leon3mp_routed.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-12-04, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "gmiiclk_p_IBUF" PERIOD = 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------
Slack:                  7.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval40_0 (FF)
  Destination:          vgadvi.dvi0/clkval40_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_gtx_clk rising at 0.000ns
  Destination Clock:    ethi_gtx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval40_0 to vgadvi.dvi0/clkval40_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y92.AMUX   Tshcko                0.465   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/clkval40_0
    SLICE_X106Y92.A3     net (fanout=1)        0.349   vgadvi.dvi0/clkval40[0]
    SLICE_X106Y92.CLK    Tas                   0.030   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/Mmux_clkval40[1]_GND_600_o_mux_16_OUT21
                                                       vgadvi.dvi0/clkval40_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.495ns logic, 0.349ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  7.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval40_0 (FF)
  Destination:          vgadvi.dvi0/clkval40_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_gtx_clk rising at 0.000ns
  Destination Clock:    ethi_gtx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval40_0 to vgadvi.dvi0/clkval40_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y92.AMUX   Tshcko                0.465   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/clkval40_0
    SLICE_X106Y92.A3     net (fanout=1)        0.349   vgadvi.dvi0/clkval40[0]
    SLICE_X106Y92.CLK    Tas                   0.000   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/Mmux_clkval40[1]_GND_600_o_mux_16_OUT11
                                                       vgadvi.dvi0/clkval40_0
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.465ns logic, 0.349ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  7.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval65_0 (FF)
  Destination:          vgadvi.dvi0/clkval65_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_gtx_clk rising at 0.000ns
  Destination Clock:    ethi_gtx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval65_0 to vgadvi.dvi0/clkval65_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y91.DQ     Tcko                  0.381   vgadvi.dvi0/clkval65[0]
                                                       vgadvi.dvi0/clkval65_0
    SLICE_X106Y91.D4     net (fanout=2)        0.287   vgadvi.dvi0/clkval65[0]
    SLICE_X106Y91.CLK    Tas                   0.028   vgadvi.dvi0/clkval65[0]
                                                       vgadvi.dvi0/Mcount_clkval65_xor<0>11_INV_0
                                                       vgadvi.dvi0/clkval65_0
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.409ns logic, 0.287ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  7.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval40_1 (FF)
  Destination:          vgadvi.dvi0/clkval40_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_gtx_clk rising at 0.000ns
  Destination Clock:    ethi_gtx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval40_1 to vgadvi.dvi0/clkval40_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y92.AQ     Tcko                  0.381   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/clkval40_1
    SLICE_X106Y92.A5     net (fanout=2)        0.195   vgadvi.dvi0/clkval40[1]
    SLICE_X106Y92.CLK    Tas                   0.030   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/Mmux_clkval40[1]_GND_600_o_mux_16_OUT21
                                                       vgadvi.dvi0/clkval40_1
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.411ns logic, 0.195ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack:                  7.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval40_1 (FF)
  Destination:          vgadvi.dvi0/clkval40_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_gtx_clk rising at 0.000ns
  Destination Clock:    ethi_gtx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval40_1 to vgadvi.dvi0/clkval40_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y92.AQ     Tcko                  0.381   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/clkval40_1
    SLICE_X106Y92.A5     net (fanout=2)        0.195   vgadvi.dvi0/clkval40[1]
    SLICE_X106Y92.CLK    Tas                   0.007   vgadvi.dvi0/clkval40[1]
                                                       vgadvi.dvi0/Mmux_clkval40[1]_GND_600_o_mux_16_OUT11
                                                       vgadvi.dvi0/clkval40_0
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.388ns logic, 0.195ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "gmiiclk_p_IBUF" PERIOD = 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: gtxclk0/x2/I0
  Logical resource: gtxclk0/x2/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: gtxclk0/clkl
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: egtx_clk_OBUF/CLK
  Logical resource: gtxclk0/x0/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: vgadvi.dvi0/clkval65[0]/CLK
  Logical resource: vgadvi.dvi0/clkval65_0/CK
  Location pin: SLICE_X106Y91.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: vgadvi.dvi0/clkval65[0]/CLK
  Logical resource: vgadvi.dvi0/clkval65_0/CK
  Location pin: SLICE_X106Y91.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: vgadvi.dvi0/clkval65[0]/CLK
  Logical resource: vgadvi.dvi0/clkval65_0/CK
  Location pin: SLICE_X106Y91.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: vgadvi.dvi0/clkval40[1]/CLK
  Logical resource: vgadvi.dvi0/clkval40_0/CK
  Location pin: SLICE_X106Y92.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: vgadvi.dvi0/clkval40[1]/CLK
  Logical resource: vgadvi.dvi0/clkval40_0/CK
  Location pin: SLICE_X106Y92.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: vgadvi.dvi0/clkval40[1]/CLK
  Logical resource: vgadvi.dvi0/clkval40_0/CK
  Location pin: SLICE_X106Y92.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: vgadvi.dvi0/clkval40[1]/CLK
  Logical resource: vgadvi.dvi0/clkval40_1/CK
  Location pin: SLICE_X106Y92.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: vgadvi.dvi0/clkval40[1]/CLK
  Logical resource: vgadvi.dvi0/clkval40_1/CK
  Location pin: SLICE_X106Y92.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: vgadvi.dvi0/clkval40[1]/CLK
  Logical resource: vgadvi.dvi0/clkval40_1/CK
  Location pin: SLICE_X106Y92.CLK
  Clock network: ethi_gtx_clk
--------------------------------------------------------------------------------
Slack: 992.000ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: gtxclk0/x2/I0
  Logical resource: gtxclk0/x2/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: gtxclk0/clkl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkace" PERIOD = 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 333 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.126ns.
--------------------------------------------------------------------------------
Slack:                  25.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.723ns logic, 3.146ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  25.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_15 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_15
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.723ns logic, 3.146ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  25.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_14 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_14
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.723ns logic, 3.146ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  25.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_13
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.723ns logic, 3.146ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  25.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.683ns logic, 3.146ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  25.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_6
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.683ns logic, 3.146ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  25.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_9 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.683ns logic, 3.146ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  25.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.538 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (0.683ns logic, 3.146ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  26.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.851ns logic, 2.697ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  26.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_15 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_15
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.851ns logic, 2.697ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  26.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_14 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_14
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.851ns logic, 2.697ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  26.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_13
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.851ns logic, 2.697ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  26.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_14 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_14
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.767ns logic, 2.779ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  26.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_13
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.767ns logic, 2.779ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  26.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.767ns logic, 2.779ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  26.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_15 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.318   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_15
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.767ns logic, 2.779ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  26.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.811ns logic, 2.697ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  26.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.811ns logic, 2.697ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  26.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_9 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.811ns logic, 2.697ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  26.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd2 (FF)
  Destination:          grace.grace0/s_rdata_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd2 to grace.grace0/s_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DMUX    Tshcko                0.465   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A4      net (fanout=6)        0.536   grace.grace0/s_state_FSM_FFd2
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_6
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (0.811ns logic, 2.697ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  26.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.727ns logic, 2.779ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  26.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_9 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.727ns logic, 2.779ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  26.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_6
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.727ns logic, 2.779ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  26.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_state_FSM_FFd1 (FF)
  Destination:          grace.grace0/s_rdata_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.538 - 1.748)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_state_FSM_FFd1 to grace.grace0/s_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.DQ      Tcko                  0.381   grace.grace0/s_state_FSM_FFd1
                                                       grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A1      net (fanout=15)       0.618   grace.grace0/s_state_FSM_FFd1
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X66Y64.CE      net (fanout=2)        2.161   grace.grace0/_n0369_inv
    SLICE_X66Y64.CLK     Tceck                 0.278   ahbso[7]_hrdata[17]
                                                       grace.grace0/s_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.727ns logic, 2.779ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  26.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_aceo_doen_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (1.088 - 1.101)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_aceo_doen_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X92Y40.C4      net (fanout=13)       0.799   grace.grace0/s_edone
    SLICE_X92Y40.CMUX    Tilo                  0.358   grace.grace0/s_aceo_doen
                                                       grace.grace0/s_aceo_doen_rstpot_G
                                                       grace.grace0/s_aceo_doen_rstpot
    OLOGIC_X2Y25.T1      net (fanout=9)        1.580   grace.grace0/s_aceo_doen_rstpot
    OLOGIC_X2Y25.CLK     Totck                 0.555   aceo_do[3]
                                                       grace.grace0/s_aceo_doen_4
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.250ns logic, 2.379ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  26.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.542 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X67Y51.CE      net (fanout=2)        1.671   grace.grace0/_n0369_inv
    SLICE_X67Y51.CLK     Tceck                 0.318   ahbso[7]_hrdata[12]
                                                       grace.grace0/s_rdata_10
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.723ns logic, 2.656ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  26.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.542 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X67Y51.CE      net (fanout=2)        1.671   grace.grace0/_n0369_inv
    SLICE_X67Y51.CLK     Tceck                 0.318   ahbso[7]_hrdata[12]
                                                       grace.grace0/s_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.723ns logic, 2.656ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  26.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_12 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.542 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X67Y51.CE      net (fanout=2)        1.671   grace.grace0/_n0369_inv
    SLICE_X67Y51.CLK     Tceck                 0.318   ahbso[7]_hrdata[12]
                                                       grace.grace0/s_rdata_12
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.723ns logic, 2.656ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  26.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_11 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.542 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X67Y51.CE      net (fanout=2)        1.671   grace.grace0/_n0369_inv
    SLICE_X67Y51.CLK     Tceck                 0.318   ahbso[7]_hrdata[12]
                                                       grace.grace0/s_rdata_11
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.723ns logic, 2.656ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  26.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s_edone (FF)
  Destination:          grace.grace0/s_rdata_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.542 - 1.760)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Destination Clock:    clkace_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grace.grace0/s_edone to grace.grace0/s_rdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y38.DQ      Tcko                  0.337   grace.grace0/s_edone
                                                       grace.grace0/s_edone
    SLICE_X93Y40.A2      net (fanout=13)       0.985   grace.grace0/s_edone
    SLICE_X93Y40.A       Tilo                  0.068   grace.grace0/s_accdone
                                                       grace.grace0/_n0369_inv11
    SLICE_X67Y51.CE      net (fanout=2)        1.671   grace.grace0/_n0369_inv
    SLICE_X67Y51.CLK     Tceck                 0.278   ahbso[7]_hrdata[12]
                                                       grace.grace0/s_rdata_4
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.683ns logic, 2.656ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkace" PERIOD = 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: grace.grace0/s_sync_rstn[1]/CLK
  Logical resource: grace.grace0/Mshreg_s_sync_rstn_1/CLK
  Location pin: SLICE_X92Y34.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: grace.grace0/s_sync_rstn[1]/CLK
  Logical resource: grace.grace0/Mshreg_s_sync_rstn_1/CLK
  Location pin: SLICE_X92Y34.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: grace.grace0/s_sync_acc[1]/CLK
  Logical resource: grace.grace0/Mshreg_s_sync_acc_1/CLK
  Location pin: SLICE_X92Y48.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: grace.grace0/s_sync_acc[1]/CLK
  Logical resource: grace.grace0/Mshreg_s_sync_acc_1/CLK
  Location pin: SLICE_X92Y48.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: grace.grace0/s_sync_hwrite[1]/CLK
  Logical resource: grace.grace0/Mshreg_s_sync_hwrite_1/CLK
  Location pin: SLICE_X96Y40.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: grace.grace0/s_sync_hwrite[1]/CLK
  Logical resource: grace.grace0/Mshreg_s_sync_hwrite_1/CLK
  Location pin: SLICE_X96Y40.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.571ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clkace_BUFG/I0
  Logical resource: clkace_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[0]/CLK
  Logical resource: grace.grace0/s_aceo_do_0/CK
  Location pin: OLOGIC_X2Y28.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[1]/CLK
  Logical resource: grace.grace0/s_aceo_do_1/CK
  Location pin: OLOGIC_X2Y27.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[2]/CLK
  Logical resource: grace.grace0/s_aceo_do_2/CK
  Location pin: OLOGIC_X2Y26.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[3]/CLK
  Logical resource: grace.grace0/s_aceo_do_3/CK
  Location pin: OLOGIC_X2Y25.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[4]/CLK
  Logical resource: grace.grace0/s_aceo_do_4/CK
  Location pin: OLOGIC_X2Y31.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[5]/CLK
  Logical resource: grace.grace0/s_aceo_do_5/CK
  Location pin: OLOGIC_X2Y34.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[6]/CLK
  Logical resource: grace.grace0/s_aceo_do_6/CK
  Location pin: OLOGIC_X2Y30.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_do[7]/CLK
  Logical resource: grace.grace0/s_aceo_do_7/CK
  Location pin: OLOGIC_X2Y29.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_cen/CLK
  Logical resource: grace.grace0/s_aceo_cen/CK
  Location pin: OLOGIC_X2Y36.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_oen/CLK
  Logical resource: grace.grace0/s_aceo_oen/CK
  Location pin: OLOGIC_X2Y33.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_wen/CLK
  Logical resource: grace.grace0/s_aceo_wen/CK
  Location pin: OLOGIC_X2Y32.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_addr[0]/CLK
  Logical resource: grace.grace0/s_aceo_addr_0/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_addr[1]/CLK
  Logical resource: grace.grace0/s_aceo_addr_1/CK
  Location pin: OLOGIC_X2Y24.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_addr[2]/CLK
  Logical resource: grace.grace0/s_aceo_addr_2/CK
  Location pin: OLOGIC_X2Y22.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_addr[3]/CLK
  Logical resource: grace.grace0/s_aceo_addr_3/CK
  Location pin: OLOGIC_X2Y23.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_addr[4]/CLK
  Logical resource: grace.grace0/s_aceo_addr_4/CK
  Location pin: OLOGIC_X2Y39.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_addr[5]/CLK
  Logical resource: grace.grace0/s_aceo_addr_5/CK
  Location pin: OLOGIC_X2Y38.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 28.592ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: aceo_addr[6]/CLK
  Logical resource: grace.grace0/s_aceo_addr_6/CK
  Location pin: OLOGIC_X2Y37.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: aceo_do[0]/CLK
  Logical resource: grace.grace0/s_aceo_doen_1/CK
  Location pin: OLOGIC_X2Y28.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: aceo_do[1]/CLK
  Logical resource: grace.grace0/s_aceo_doen_2/CK
  Location pin: OLOGIC_X2Y27.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: aceo_do[2]/CLK
  Logical resource: grace.grace0/s_aceo_doen_3/CK
  Location pin: OLOGIC_X2Y26.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: aceo_do[3]/CLK
  Logical resource: grace.grace0/s_aceo_doen_4/CK
  Location pin: OLOGIC_X2Y25.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: aceo_do[4]/CLK
  Logical resource: grace.grace0/s_aceo_doen_5/CK
  Location pin: OLOGIC_X2Y31.CLK
  Clock network: clkace_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ethpads.erxc_pad/xcv2.u0/ol" PERIOD = 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2497 paths analyzed, 792 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.204ns.
--------------------------------------------------------------------------------
Slack:                  1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.078ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (1.608 - 1.699)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X159Y38.C2     net (fanout=44)       3.186   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X159Y38.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/N677
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619811
    SLICE_X157Y37.C2     net (fanout=4)        0.610   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n061981
    SLICE_X157Y37.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619521
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619523_SW0
    SLICE_X157Y37.B3     net (fanout=1)        0.456   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/N3691
    SLICE_X157Y37.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619521
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619523
    SLICE_X155Y38.C3     net (fanout=3)        0.473   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n061952
    SLICE_X155Y38.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rxo_byte_count[9]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n06194_SW0
    SLICE_X155Y38.D3     net (fanout=1)        0.333   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/N675
    SLICE_X155Y38.CLK    Tas                   0.070   eth0.e1/m100.u0/ethc0/rxo_byte_count[9]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n06194
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.078ns (1.020ns logic, 5.058ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  1.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (0.974 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y50.CE     net (fanout=6)        0.645   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y50.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[15]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_14
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.200ns logic, 4.714ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  1.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (0.974 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y50.CE     net (fanout=6)        0.645   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y50.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[15]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_15
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.200ns logic, 4.714ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  1.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (0.974 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y50.CE     net (fanout=6)        0.645   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y50.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[15]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_13
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.200ns logic, 4.714ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  1.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.887ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (1.608 - 1.699)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X159Y38.C2     net (fanout=44)       3.186   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X159Y38.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/N677
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619811
    SLICE_X157Y37.C2     net (fanout=4)        0.610   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n061981
    SLICE_X157Y37.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619521
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619523_SW0
    SLICE_X157Y37.B3     net (fanout=1)        0.456   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/N3691
    SLICE_X157Y37.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619521
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n0619523
    SLICE_X154Y39.C4     net (fanout=3)        0.535   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n061952
    SLICE_X154Y39.CLK    Tas                   0.218   eth0.e1/m100.u0/ethc0/rxo_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n061933_G
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux__n061933
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_byte_count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (1.100ns logic, 4.787ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y49.CE     net (fanout=6)        0.527   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y49.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[12]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_11
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.200ns logic, 4.596ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y49.CE     net (fanout=6)        0.527   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y49.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[12]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_9
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.200ns logic, 4.596ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y49.CE     net (fanout=6)        0.527   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y49.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[12]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_12
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.200ns logic, 4.596ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y49.CE     net (fanout=6)        0.527   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y49.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[12]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_10
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.200ns logic, 4.596ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  1.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_27
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (1.303ns logic, 4.487ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  1.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_26
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (1.303ns logic, 4.487ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  1.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_25
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (1.303ns logic, 4.487ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  1.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_24
    -------------------------------------------------  ---------------------------
    Total                                      5.790ns (1.303ns logic, 4.487ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.179ns (0.976 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y48.CE     net (fanout=6)        0.515   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y48.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[8]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_6
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.200ns logic, 4.584ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.179ns (0.976 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y48.CE     net (fanout=6)        0.515   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y48.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[8]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_8
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.200ns logic, 4.584ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.179ns (0.976 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y48.CE     net (fanout=6)        0.515   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y48.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[8]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_5
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.200ns logic, 4.584ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 3)
  Clock Path Skew:      -0.179ns (0.976 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y48.CE     net (fanout=6)        0.515   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y48.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[8]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_7
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.200ns logic, 4.584ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (0.977 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X146Y47.CE     net (fanout=6)        0.525   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X146Y47.CLK    Tceck                 0.284   eth0.e1/m100.u0/ethc0/rxo_lentype[0]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_0
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (1.166ns logic, 4.594ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.246   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_30
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.265ns logic, 4.487ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.246   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_28
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.265ns logic, 4.487ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.246   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_31
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.265ns logic, 4.487ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.978 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X146Y44.CE     net (fanout=7)        0.726   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X146Y44.CLK    Tceck                 0.246   eth0.e1/m100.u0/rxwdata[27]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_29
    -------------------------------------------------  ---------------------------
    Total                                      5.752ns (1.265ns logic, 4.487ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  2.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (0.977 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y47.CE     net (fanout=6)        0.397   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y47.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[4]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_2
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.200ns logic, 4.466ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  2.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (0.977 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y47.CE     net (fanout=6)        0.397   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y47.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[4]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_4
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.200ns logic, 4.466ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  2.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (0.977 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y47.CE     net (fanout=6)        0.397   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y47.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[4]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_1
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.200ns logic, 4.466ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  2.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (0.977 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X147Y43.B5     net (fanout=3)        1.459   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X147Y43.B      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_ltfound
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n04951
    SLICE_X147Y47.CE     net (fanout=6)        0.397   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0495
    SLICE_X147Y47.CLK    Tceck                 0.318   eth0.e1/m100.u0/ethc0/rxo_lentype[4]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_3
    -------------------------------------------------  ---------------------------
    Total                                      5.666ns (1.200ns logic, 4.466ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X144Y45.CE     net (fanout=7)        0.594   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X144Y45.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[19]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_16
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (1.303ns logic, 4.355ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X144Y45.CE     net (fanout=7)        0.594   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X144Y45.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[19]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_19
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (1.303ns logic, 4.355ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X144Y45.CE     net (fanout=7)        0.594   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X144Y45.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[19]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_17
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (1.303ns logic, 4.355ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  2.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (0.975 - 1.155)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1      Tickq                 0.678   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D4     net (fanout=44)       2.482   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    SLICE_X130Y26.D      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc1611
    SLICE_X130Y26.C6     net (fanout=26)       0.128   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
    SLICE_X130Y26.C      Tilo                  0.068   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_rx.v_crc161
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o121
    SLICE_X140Y39.B5     net (fanout=3)        1.151   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/Mmux_r_rx_state[3]_r_rx_state[3]_MUX_8375_o12
    SLICE_X140Y39.BMUX   Tilo                  0.205   eth0.e1/m100.u0/ethc0/rxo_write
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv1
    SLICE_X144Y45.CE     net (fanout=7)        0.594   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/_n0536_inv
    SLICE_X144Y45.CLK    Tceck                 0.284   eth0.e1/m100.u0/rxwdata[19]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_dataout_18
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (1.303ns logic, 4.355ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ethpads.erxc_pad/xcv2.u0/ol" PERIOD = 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf/I0
  Logical resource: ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: ethpads.erxc_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[0]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_0/CK
  Location pin: ILOGIC_X2Y49.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_1/CK
  Location pin: ILOGIC_X2Y50.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[2]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_2/CK
  Location pin: ILOGIC_X2Y51.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[3]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_3/CK
  Location pin: ILOGIC_X2Y52.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_er/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_er/CK
  Location pin: ILOGIC_X2Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en/CK
  Location pin: ILOGIC_X2Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_1/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_1/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_1/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_2/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_2/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_2/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_3/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_3/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_3/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_4/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_4/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[4]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_4/CK
  Location pin: SLICE_X147Y47.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_5/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_5/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_5/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_6/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_6/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_6/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_7/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_7/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_7/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_8/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------
Slack: 7.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/rxo_lentype[8]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_lentype_8/CK
  Location pin: SLICE_X147Y48.CLK
  Clock network: ethi_rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ethpads.erxc_pad/xcv2.u0/ol" MAXSKEW = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.093ns.
--------------------------------------------------------------------------------
Slack:     0.907ns ethpads.erxc_pad/xcv2.u0/ol
Report:    0.093ns skew meets   1.000ns timing constraint by 0.907ns
From                         To                           Delay(ns)  Skew(ns)
AP11.I                       BUFGCTRL_X0Y2.I0                 1.306  0.093

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ethpads.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5416 paths analyzed, 761 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.477ns.
--------------------------------------------------------------------------------
Slack:                  31.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.304ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.AQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0
    SLICE_X96Y8.B1       net (fanout=8)        0.756   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[0]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      8.304ns (1.683ns logic, 6.621ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  31.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DQ       Tcko                  0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0
    SLICE_X66Y12.A2      net (fanout=12)       2.667   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
    SLICE_X66Y12.A       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/c0mmu/dcache0/rl_lru_73[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048362
    SLICE_X89Y5.B3       net (fanout=1)        1.310   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048361
    SLICE_X89Y5.BMUX     Tilo                  0.186   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_delay_val[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048363
    SLICE_X89Y5.A6       net (fanout=1)        0.227   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048362
    SLICE_X89Y5.A        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_delay_val[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048364
    OLOGIC_X2Y66.D1      net (fanout=2)        2.784   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[2]
    OLOGIC_X2Y66.CLK     Todck                 0.536   etho_txd[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (1.239ns logic, 6.988ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  31.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.211ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DMUX     Tshcko                0.465   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1
    SLICE_X66Y12.A4      net (fanout=12)       2.567   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[1]
    SLICE_X66Y12.A       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/c0mmu/dcache0/rl_lru_73[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048362
    SLICE_X89Y5.B3       net (fanout=1)        1.310   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048361
    SLICE_X89Y5.BMUX     Tilo                  0.186   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_delay_val[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048363
    SLICE_X89Y5.A6       net (fanout=1)        0.227   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048362
    SLICE_X89Y5.A        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_delay_val[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048364
    OLOGIC_X2Y66.D1      net (fanout=2)        2.784   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[2]
    OLOGIC_X2Y66.CLK     Todck                 0.536   etho_txd[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    -------------------------------------------------  ---------------------------
    Total                                      8.211ns (1.323ns logic, 6.888ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  31.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.180ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.AMUX    Tshcko                0.422   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1
    SLICE_X96Y8.B4       net (fanout=8)        0.547   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[1]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      8.180ns (1.768ns logic, 6.412ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  31.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.152ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.BQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2
    SLICE_X96Y8.B3       net (fanout=7)        0.604   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[2]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (1.683ns logic, 6.469ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  31.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.832ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DQ       Tcko                  0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0
    SLICE_X67Y13.A2      net (fanout=12)       2.547   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
    SLICE_X67Y13.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n04836
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048361
    SLICE_X89Y5.A2       net (fanout=1)        1.448   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n04836
    SLICE_X89Y5.A        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_delay_val[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048364
    OLOGIC_X2Y66.D1      net (fanout=2)        2.784   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[2]
    OLOGIC_X2Y66.CLK     Todck                 0.536   etho_txd[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (1.053ns logic, 6.779ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  32.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DQ       Tcko                  0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0
    SLICE_X70Y12.A1      net (fanout=12)       2.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
    SLICE_X70Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483121
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048332
    SLICE_X80Y12.A2      net (fanout=1)        0.771   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048331
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (1.053ns logic, 6.679ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  32.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (1.601 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DQ       Tcko                  0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0
    SLICE_X70Y12.D2      net (fanout=12)       2.566   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
    SLICE_X70Y12.D       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483121
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483122
    SLICE_X73Y11.C2      net (fanout=1)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483121
    SLICE_X73Y11.C       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483123
    SLICE_X73Y11.B1      net (fanout=1)        0.579   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483122
    SLICE_X73Y11.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483124
    OLOGIC_X2Y64.D1      net (fanout=1)        2.770   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[4]
    OLOGIC_X2Y64.CLK     Todck                 0.536   etho_txd[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (1.121ns logic, 6.514ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  32.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DMUX     Tshcko                0.465   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1
    SLICE_X70Y11.A3      net (fanout=12)       2.255   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[1]
    SLICE_X70Y11.A       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/c0mmu/dcache0/rl_lru_69[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048331
    SLICE_X80Y12.A1      net (fanout=1)        0.887   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n04833
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (1.137ns logic, 6.495ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  32.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DMUX     Tshcko                0.465   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1
    SLICE_X67Y13.A5      net (fanout=12)       2.232   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[1]
    SLICE_X67Y13.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n04836
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048361
    SLICE_X89Y5.A2       net (fanout=1)        1.448   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n04836
    SLICE_X89Y5.A        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_delay_val[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048364
    OLOGIC_X2Y66.D1      net (fanout=2)        2.784   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[2]
    OLOGIC_X2Y66.CLK     Todck                 0.536   etho_txd[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (1.137ns logic, 6.464ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  32.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DQ       Tcko                  0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_0
    SLICE_X70Y11.A2      net (fanout=12)       2.293   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
    SLICE_X70Y11.A       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/c0mmu/dcache0/rl_lru_69[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048331
    SLICE_X80Y12.A1      net (fanout=1)        0.887   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n04833
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (1.053ns logic, 6.533ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  32.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.610 - 1.741)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y8.CQ       Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[1]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_1
    SLICE_X80Y2.D1       net (fanout=16)       1.967   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[1]
    SLICE_X80Y2.CMUX     Topdc                 0.348   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crc[31]_inv_37_OUT[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_43
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_2_f7_2
    SLICE_X80Y12.B3      net (fanout=1)        0.773   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[2]_r_crc[3]_wide_mux_46_OUT[3]
    SLICE_X80Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048333
    SLICE_X80Y12.A6      net (fanout=1)        0.125   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048332
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (1.357ns logic, 6.218ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  32.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (1.601 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DMUX     Tshcko                0.465   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1
    SLICE_X73Y11.A2      net (fanout=12)       2.243   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[1]
    SLICE_X73Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048392
    SLICE_X73Y11.C3      net (fanout=1)        0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048391
    SLICE_X73Y11.CMUX    Tilo                  0.179   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048393
    SLICE_X73Y12.A4      net (fanout=1)        0.514   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048392
    SLICE_X73Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048394
    OLOGIC_X2Y65.D1      net (fanout=1)        3.137   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[3]
    OLOGIC_X2Y65.CLK     Todck                 0.536   etho_txd[1]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (1.316ns logic, 6.231ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  32.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.565ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.AQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0
    SLICE_X96Y8.B1       net (fanout=8)        0.756   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[0]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X99Y10.B3      net (fanout=5)        0.355   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X99Y10.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>12
    SLICE_X98Y11.A6      net (fanout=2)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[8]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (1.554ns logic, 6.011ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  32.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_7 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.546ns (Levels of Logic = 7)
  Clock Path Skew:      -0.140ns (1.601 - 1.741)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_7 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y9.CMUX     Tshcko                0.420   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[6]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_7
    SLICE_X99Y10.A4      net (fanout=3)        0.538   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[7]
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (1.698ns logic, 5.848ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  32.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_6 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 7)
  Clock Path Skew:      -0.140ns (1.601 - 1.741)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_6 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y9.CQ       Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[6]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_6
    SLICE_X99Y10.A1      net (fanout=3)        0.602   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[6]
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.527ns (1.615ns logic, 5.912ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  32.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_4 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 7)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_4 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.DQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_4
    SLICE_X99Y10.A2      net (fanout=8)        0.602   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.527ns (1.615ns logic, 5.912ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  32.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.610 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DMUX     Tshcko                0.465   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1
    SLICE_X70Y12.A5      net (fanout=12)       2.220   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[1]
    SLICE_X70Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483121
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048332
    SLICE_X80Y12.A2      net (fanout=1)        0.771   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048331
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (1.137ns logic, 6.344ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  32.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.458ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.610 - 1.741)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y8.BQ       Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[1]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_0
    SLICE_X80Y2.D2       net (fanout=17)       1.850   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[0]
    SLICE_X80Y2.CMUX     Topdc                 0.348   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crc[31]_inv_37_OUT[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_43
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_2_f7_2
    SLICE_X80Y12.B3      net (fanout=1)        0.773   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[2]_r_crc[3]_wide_mux_46_OUT[3]
    SLICE_X80Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048333
    SLICE_X80Y12.A6      net (fanout=1)        0.125   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048332
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (1.357ns logic, 6.101ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  32.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.610 - 1.741)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y8.CQ       Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[1]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_1
    SLICE_X80Y2.C2       net (fanout=16)       1.845   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[1]
    SLICE_X80Y2.CMUX     Tilo                  0.352   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crc[31]_inv_37_OUT[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_33
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_2_f7_2
    SLICE_X80Y12.B3      net (fanout=1)        0.773   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[2]_r_crc[3]_wide_mux_46_OUT[3]
    SLICE_X80Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048333
    SLICE_X80Y12.A6      net (fanout=1)        0.125   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048332
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (1.361ns logic, 6.096ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  32.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.AMUX    Tshcko                0.422   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1
    SLICE_X96Y8.B4       net (fanout=8)        0.547   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[1]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X99Y10.B3      net (fanout=5)        0.355   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X99Y10.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>12
    SLICE_X98Y11.A6      net (fanout=2)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[8]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (1.639ns logic, 5.802ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  32.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.413ns (Levels of Logic = 8)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.BQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2
    SLICE_X96Y8.B3       net (fanout=7)        0.604   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[2]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X99Y10.B3      net (fanout=5)        0.355   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X99Y10.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>12
    SLICE_X98Y11.A6      net (fanout=2)        0.245   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[8]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (1.554ns logic, 5.859ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  32.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.158ns (1.601 - 1.759)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y3.DMUX     Tshcko                0.465   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt_1
    SLICE_X70Y12.D5      net (fanout=12)       2.228   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_icnt[1]
    SLICE_X70Y12.D       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483121
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483122
    SLICE_X73Y11.C2      net (fanout=1)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483121
    SLICE_X73Y11.C       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483123
    SLICE_X73Y11.B1      net (fanout=1)        0.579   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483122
    SLICE_X73Y11.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0483124
    OLOGIC_X2Y64.D1      net (fanout=1)        2.770   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[4]
    OLOGIC_X2Y64.CLK     Todck                 0.536   etho_txd[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (1.205ns logic, 6.176ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  32.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.AQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0
    SLICE_X96Y8.B1       net (fanout=8)        0.756   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[0]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X94Y12.B6      net (fanout=5)        0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (1.410ns logic, 5.913ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  32.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.291ns (Levels of Logic = 7)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_3 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.CQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_3
    SLICE_X99Y10.A3      net (fanout=10)       0.366   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[3]
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.291ns (1.615ns logic, 5.676ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  32.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (1.610 - 1.741)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y8.BQ       Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[1]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt_0
    SLICE_X80Y2.C4       net (fanout=17)       1.652   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[0]
    SLICE_X80Y2.CMUX     Tilo                  0.352   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crc[31]_inv_37_OUT[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_33
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux_r_cnt[2]_r_crc[3]_wide_mux_46_OUT_2_f7_2
    SLICE_X80Y12.B3      net (fanout=1)        0.773   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_cnt[2]_r_crc[3]_wide_mux_46_OUT[3]
    SLICE_X80Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048333
    SLICE_X80Y12.A6      net (fanout=1)        0.125   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048332
    SLICE_X80Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n048334
    OLOGIC_X2Y67.D1      net (fanout=1)        3.353   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0483[1]
    OLOGIC_X2Y67.CLK     Todck                 0.536   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (1.361ns logic, 5.903ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  32.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.AMUX    Tshcko                0.422   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_1
    SLICE_X96Y8.B4       net (fanout=8)        0.547   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[1]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X94Y12.B6      net (fanout=5)        0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.199ns (1.495ns logic, 5.704ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  32.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_5 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 7)
  Clock Path Skew:      -0.140ns (1.601 - 1.741)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_5 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y9.BQ       Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[6]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_5
    SLICE_X99Y10.A6      net (fanout=5)        0.254   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[5]
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (1.615ns logic, 5.564ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  32.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 6)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.BQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_2
    SLICE_X96Y8.B3       net (fanout=7)        0.604   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[2]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.BMUX    Tilo                  0.197   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<9>11
    SLICE_X98Y11.A2      net (fanout=2)        0.611   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[9]
    SLICE_X98Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o113
    SLICE_X96Y11.A2      net (fanout=1)        0.596   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o112
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X94Y12.B6      net (fanout=5)        0.381   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (1.410ns logic, 5.761ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  32.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 7)
  Clock Path Skew:      -0.138ns (1.601 - 1.739)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0 to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y10.AQ      Tcko                  0.337   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[4]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count_0
    SLICE_X96Y8.B1       net (fanout=8)        0.756   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[0]
    SLICE_X96Y8.B        Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n0541521
    SLICE_X99Y10.A5      net (fanout=6)        0.555   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mmux__n054152
    SLICE_X99Y10.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>111
    SLICE_X98Y11.B1      net (fanout=5)        0.599   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<8>11
    SLICE_X98Y11.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Madd_r_byte_count[10]_GND_792_o_add_31_OUT_xor<10>11
    SLICE_X96Y11.A6      net (fanout=2)        0.252   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_byte_count[10]_GND_792_o_add_31_OUT[10]
    SLICE_X96Y11.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o115
    SLICE_X96Y11.B5      net (fanout=5)        0.317   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_PWR_259_o_MUX_8291_o
    SLICE_X96Y11.BMUX    Tilo                  0.205   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_main_state_FSM_FFd1-In11
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A4      net (fanout=1)        0.426   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv3
    SLICE_X94Y12.A       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv4
    SLICE_X94Y12.B3      net (fanout=1)        0.346   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/_n0690_inv
    SLICE_X94Y12.B       Tilo                  0.068   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_1
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.D1      net (fanout=1)        2.415   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en_rstpot
    OLOGIC_X2Y63.CLK     Todck                 0.536   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (1.486ns logic, 5.666ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "ethpads.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_fullduplex[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r_fullduplex_1/CLK
  Location pin: SLICE_X126Y58.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_fullduplex[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/Mshreg_r_fullduplex_1/CLK
  Location pin: SLICE_X126Y58.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.571ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf/I0
  Logical resource: ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: ethpads.etxc_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: etho_txd[0]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: etho_txd[1]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: etho_txd[2]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: etho_txd[3]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_col[0]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_col_0/CK
  Location pin: ILOGIC_X2Y45.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crs[0]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crs_0/CK
  Location pin: ILOGIC_X2Y44.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 38.592ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: etho_tx_en/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[30]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_31/CK
  Location pin: SLICE_X65Y8.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[30]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_31/CK
  Location pin: SLICE_X65Y8.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[30]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_31/CK
  Location pin: SLICE_X65Y8.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[30]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_30/CK
  Location pin: SLICE_X65Y8.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[30]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_30/CK
  Location pin: SLICE_X65Y8.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[30]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_30/CK
  Location pin: SLICE_X65Y8.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_17/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_17/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_17/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_16/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_16/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_16/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_18/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_18/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_18/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_19/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_19/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_19/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_2/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------
Slack: 39.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data[21]/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_data_2/CK
  Location pin: SLICE_X65Y13.CLK
  Clock network: ethi_tx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "ethpads.etxc_pad/xcv2.u0/ol" MAXSKEW = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.093ns.
--------------------------------------------------------------------------------
Slack:     0.907ns ethpads.etxc_pad/xcv2.u0/ol
Report:    0.093ns skew meets   1.000ns timing constraint by 0.907ns
From                         To                           Delay(ns)  Skew(ns)
AD12.I                       BUFGCTRL_X0Y3.I0                 1.306  0.093

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack:                  3.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 0)
  Clock Path Skew:      -0.054ns (1.025 - 1.079)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y133.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    SLICE_X86Y138.AX     net (fanout=1)        0.855   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
    SLICE_X86Y138.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.371ns logic, 0.855ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y138.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    SLICE_X87Y138.CX     net (fanout=1)        0.497   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[13]
    SLICE_X87Y138.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.371ns logic, 0.497ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  4.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y138.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    SLICE_X87Y138.BX     net (fanout=1)        0.493   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[12]
    SLICE_X87Y138.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.371ns logic, 0.493ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  4.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y133.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    SLICE_X95Y133.DX     net (fanout=1)        0.483   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[6]
    SLICE_X95Y133.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.371ns logic, 0.483ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  4.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.088 - 0.108)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y132.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X95Y133.AX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
    SLICE_X95Y133.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y138.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    SLICE_X86Y138.CX     net (fanout=1)        0.372   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[9]
    SLICE_X86Y138.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.371ns logic, 0.372ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  4.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y138.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    SLICE_X86Y138.DX     net (fanout=1)        0.371   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[10]
    SLICE_X86Y138.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.371ns logic, 0.371ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y133.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    SLICE_X95Y133.CX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[5]
    SLICE_X95Y133.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y132.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    SLICE_X95Y132.DX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[2]
    SLICE_X95Y132.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y132.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    SLICE_X95Y132.CX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[1]
    SLICE_X95Y132.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y138.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    SLICE_X86Y138.BX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[8]
    SLICE_X86Y138.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y133.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    SLICE_X95Y133.BX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[4]
    SLICE_X95Y133.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y132.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0
    SLICE_X95Y132.BX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[0]
    SLICE_X95Y132.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.081 - 0.099)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y138.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    SLICE_X87Y138.AX     net (fanout=1)        0.247   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
    SLICE_X87Y138.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.371ns logic, 0.247ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate9/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate9/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate10/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate10/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate15/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate15/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y8.CLKOUT0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y8.CLKOUT2
  Clock network: ddr3ctrl/clk_rd_base
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_bufg_clk_ref/I0
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_bufg_clk_ref/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ddr3ctrl/u_iodelay_ctrl/clk_ref_ibufg
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y8.CLKFBOUT
  Clock network: ddr3ctrl/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y8.CLKOUT1
  Clock network: ddr3ctrl/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8/SR
  Location pin: SLICE_X86Y138.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9/SR
  Location pin: SLICE_X86Y138.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10/SR
  Location pin: SLICE_X86Y138.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11/SR
  Location pin: SLICE_X86Y138.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12/SR
  Location pin: SLICE_X87Y138.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13/SR
  Location pin: SLICE_X87Y138.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14/SR
  Location pin: SLICE_X87Y138.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0/SR
  Location pin: SLICE_X95Y132.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1/SR
  Location pin: SLICE_X95Y132.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2/SR
  Location pin: SLICE_X95Y132.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3/SR
  Location pin: SLICE_X95Y132.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4/SR
  Location pin: SLICE_X95Y133.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5/SR
  Location pin: SLICE_X95Y133.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6/SR
  Location pin: SLICE_X95Y133.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7/SR
  Location pin: SLICE_X95Y133.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8/CK
  Location pin: SLICE_X86Y138.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8/CK
  Location pin: SLICE_X86Y138.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8/CK
  Location pin: SLICE_X86Y138.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9/CK
  Location pin: SLICE_X86Y138.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clk_ddr_path" TIG;

 604 paths analyzed, 604 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.583ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_28 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_25 (FF)
  Data Path Delay:      3.216ns (Levels of Logic = 0)
  Clock Path Skew:      -0.185ns (2.772 - 2.957)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_28 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y95.CQ      Tcko                  0.381   migi_app_addr[26]
                                                       ahb2mig0/ra_acc_haddr_28
    SLICE_X101Y143.AX    net (fanout=1)        2.801   migi_app_addr[25]
    SLICE_X101Y143.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/app_addr_r1_25
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_25
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (0.415ns logic, 2.801ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  3.383ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_27 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_24 (FF)
  Data Path Delay:      3.004ns (Levels of Logic = 0)
  Clock Path Skew:      -0.197ns (2.760 - 2.957)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_27 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y95.BQ      Tcko                  0.381   migi_app_addr[26]
                                                       ahb2mig0/ra_acc_haddr_27
    SLICE_X104Y141.DX    net (fanout=1)        2.608   migi_app_addr[24]
    SLICE_X104Y141.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[24]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_24
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.396ns logic, 2.608ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.290ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ahb2mig0/r_startsd (FF)
  Data Path Delay:      3.005ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (2.782 - 2.885)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst0/rstoutl_1 to ahb2mig0/r_startsd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y99.BQ     Tcko                  0.337   rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X92Y139.D6     net (fanout=247)      2.640   rstoutl_1
    SLICE_X92Y139.CLK    Tas                   0.028   r_startsd
                                                       ahb2mig0/r_startsd_rstpot1
                                                       ahb2mig0/r_startsd
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.365ns logic, 2.640ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay:                  3.163ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_17 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_14 (FF)
  Data Path Delay:      2.753ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (2.725 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_17 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y97.DQ      Tcko                  0.337   migi_app_addr[14]
                                                       ahb2mig0/ra_acc_haddr_17
    SLICE_X119Y130.AX    net (fanout=1)        2.382   migi_app_addr[14]
    SLICE_X119Y130.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[14]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_14
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.371ns logic, 2.382ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay:                  3.163ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_16 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_13 (FF)
  Data Path Delay:      2.753ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (2.725 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_16 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y97.CQ      Tcko                  0.337   migi_app_addr[14]
                                                       ahb2mig0/ra_acc_haddr_16
    SLICE_X118Y130.DX    net (fanout=1)        2.401   migi_app_addr[13]
    SLICE_X118Y130.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_13
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.352ns logic, 2.401ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay:                  3.142ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_15 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_12 (FF)
  Data Path Delay:      2.732ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (2.725 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_15 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y97.BQ      Tcko                  0.337   migi_app_addr[14]
                                                       ahb2mig0/ra_acc_haddr_15
    SLICE_X118Y130.CX    net (fanout=1)        2.380   migi_app_addr[12]
    SLICE_X118Y130.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_12
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (0.352ns logic, 2.380ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  3.130ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_hwrite (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_0 (FF)
  Data Path Delay:      2.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (2.789 - 2.952)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_hwrite to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y101.AQ     Tcko                  0.337   ra_acc_hwrite
                                                       ahb2mig0/ra_acc_hwrite
    SLICE_X96Y148.A4     net (fanout=2)        2.418   ra_acc_hwrite
    SLICE_X96Y148.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/app_cmd_r1_0
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_0_rstpot
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.367ns logic, 2.418ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.124ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_14 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_11 (FF)
  Data Path Delay:      2.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.228ns (2.725 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_14 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y97.AQ      Tcko                  0.337   migi_app_addr[14]
                                                       ahb2mig0/ra_acc_haddr_14
    SLICE_X118Y130.BX    net (fanout=1)        2.362   migi_app_addr[11]
    SLICE_X118Y130.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_11
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (0.352ns logic, 2.362ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  3.059ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_21 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_18 (FF)
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Clock Path Skew:      -0.202ns (2.752 - 2.954)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_21 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y97.DQ      Tcko                  0.381   migi_app_addr[18]
                                                       ahb2mig0/ra_acc_haddr_21
    SLICE_X113Y128.DX    net (fanout=1)        2.260   migi_app_addr[18]
    SLICE_X113Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[18]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_18
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.415ns logic, 2.260ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  3.009ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_29 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_26 (FF)
  Data Path Delay:      2.643ns (Levels of Logic = 0)
  Clock Path Skew:      -0.184ns (2.773 - 2.957)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_29 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y95.DQ      Tcko                  0.381   migi_app_addr[26]
                                                       ahb2mig0/ra_acc_haddr_29
    SLICE_X101Y144.AX    net (fanout=1)        2.228   migi_app_addr[26]
    SLICE_X101Y144.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[26]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_26
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.415ns logic, 2.228ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  2.971ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_25 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_22 (FF)
  Data Path Delay:      2.585ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (2.747 - 2.951)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_25 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.DQ      Tcko                  0.337   migi_app_addr[22]
                                                       ahb2mig0/ra_acc_haddr_25
    SLICE_X113Y134.AX    net (fanout=1)        2.214   migi_app_addr[22]
    SLICE_X113Y134.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/app_addr_r1_22
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_22
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.371ns logic, 2.214ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  2.953ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_20 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_17 (FF)
  Data Path Delay:      2.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.202ns (2.752 - 2.954)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_20 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y97.CQ      Tcko                  0.381   migi_app_addr[18]
                                                       ahb2mig0/ra_acc_haddr_20
    SLICE_X113Y128.CX    net (fanout=1)        2.154   migi_app_addr[17]
    SLICE_X113Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[18]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_17
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.415ns logic, 2.154ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  2.951ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_hwrite (FF)
  Destination:          ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Data Path Delay:      2.598ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.781 - 2.952)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_hwrite to ahb2mig0/r_dstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y101.AQ     Tcko                  0.337   ra_acc_hwrite
                                                       ahb2mig0/ra_acc_hwrite
    SLICE_X95Y139.A6     net (fanout=2)        1.788   ra_acc_hwrite
    SLICE_X95Y139.A      Tilo                  0.068   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_dstate_FSM_FFd3-In1_SW1
    SLICE_X95Y139.B3     net (fanout=1)        0.335   ahb2mig0/N4349
    SLICE_X95Y139.CLK    Tas                   0.070   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_dstate_FSM_FFd3-In1
                                                       ahb2mig0/r_dstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.475ns logic, 2.123ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  2.948ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_19 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_16 (FF)
  Data Path Delay:      2.564ns (Levels of Logic = 0)
  Clock Path Skew:      -0.202ns (2.752 - 2.954)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_19 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y97.BQ      Tcko                  0.381   migi_app_addr[18]
                                                       ahb2mig0/ra_acc_haddr_19
    SLICE_X113Y128.BX    net (fanout=1)        2.149   migi_app_addr[16]
    SLICE_X113Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[18]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_16
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.415ns logic, 2.149ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  2.858ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_13 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_10 (FF)
  Data Path Delay:      2.452ns (Levels of Logic = 0)
  Clock Path Skew:      -0.224ns (2.725 - 2.949)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_13 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y100.DQ     Tcko                  0.337   migi_app_addr[10]
                                                       ahb2mig0/ra_acc_haddr_13
    SLICE_X118Y130.AX    net (fanout=1)        2.100   migi_app_addr[10]
    SLICE_X118Y130.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[13]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_10
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.352ns logic, 2.100ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  2.844ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_18 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_15 (FF)
  Data Path Delay:      2.460ns (Levels of Logic = 0)
  Clock Path Skew:      -0.202ns (2.752 - 2.954)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_18 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y97.AQ      Tcko                  0.381   migi_app_addr[18]
                                                       ahb2mig0/ra_acc_haddr_18
    SLICE_X113Y128.AX    net (fanout=1)        2.045   migi_app_addr[15]
    SLICE_X113Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[18]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_15
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.415ns logic, 2.045ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  2.728ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_26 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_23 (FF)
  Data Path Delay:      2.360ns (Levels of Logic = 0)
  Clock Path Skew:      -0.186ns (2.771 - 2.957)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_26 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y95.AQ      Tcko                  0.381   migi_app_addr[26]
                                                       ahb2mig0/ra_acc_haddr_26
    SLICE_X105Y128.DX    net (fanout=1)        1.945   migi_app_addr[23]
    SLICE_X105Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[23]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_23
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (0.415ns logic, 1.945ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  2.603ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_startsd (FF)
  Destination:          ahb2mig0/r_sync (FF)
  Data Path Delay:      2.240ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (2.781 - 2.962)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_startsd to ahb2mig0/r_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y100.AQ     Tcko                  0.337   ahb2mig0/ra_startsd
                                                       ahb2mig0/ra_startsd
    SLICE_X95Y139.AX     net (fanout=8)        1.869   ahb2mig0/ra_startsd
    SLICE_X95Y139.CLK    Tdick                 0.034   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_sync
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.371ns logic, 1.869ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Delay:                  2.545ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_22 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_19 (FF)
  Data Path Delay:      2.183ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (2.771 - 2.951)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_22 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.AQ      Tcko                  0.337   migi_app_addr[22]
                                                       ahb2mig0/ra_acc_haddr_22
    SLICE_X105Y128.AX    net (fanout=1)        1.812   migi_app_addr[19]
    SLICE_X105Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[23]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_19
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.371ns logic, 1.812ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.543ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_23 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_20 (FF)
  Data Path Delay:      2.181ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (2.771 - 2.951)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_23 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.BQ      Tcko                  0.337   migi_app_addr[22]
                                                       ahb2mig0/ra_acc_haddr_23
    SLICE_X105Y128.BX    net (fanout=1)        1.810   migi_app_addr[20]
    SLICE_X105Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[23]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_20
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.371ns logic, 1.810ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.541ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_24 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_21 (FF)
  Data Path Delay:      2.179ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (2.771 - 2.951)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_24 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y97.CQ      Tcko                  0.337   migi_app_addr[22]
                                                       ahb2mig0/ra_acc_haddr_24
    SLICE_X105Y128.CX    net (fanout=1)        1.808   migi_app_addr[21]
    SLICE_X105Y128.CLK   Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[23]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_21
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.371ns logic, 1.808ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  2.500ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_8 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_5 (FF)
  Data Path Delay:      2.130ns (Levels of Logic = 0)
  Clock Path Skew:      -0.188ns (2.765 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_8 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y102.CQ     Tcko                  0.337   migi_app_addr[6]
                                                       ahb2mig0/ra_acc_haddr_8
    SLICE_X110Y124.CX    net (fanout=1)        1.778   migi_app_addr[5]
    SLICE_X110Y124.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[6]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_5
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.352ns logic, 1.778ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay:                  2.462ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_11 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_8 (FF)
  Data Path Delay:      2.099ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (2.768 - 2.949)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_11 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y100.BQ     Tcko                  0.337   migi_app_addr[10]
                                                       ahb2mig0/ra_acc_haddr_11
    SLICE_X108Y124.BX    net (fanout=1)        1.747   migi_app_addr[8]
    SLICE_X108Y124.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[9]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_8
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (0.352ns logic, 1.747ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.362ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_12 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_9 (FF)
  Data Path Delay:      1.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (2.768 - 2.949)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_12 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y100.CQ     Tcko                  0.337   migi_app_addr[10]
                                                       ahb2mig0/ra_acc_haddr_12
    SLICE_X108Y124.CX    net (fanout=1)        1.647   migi_app_addr[9]
    SLICE_X108Y124.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[9]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_9
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.352ns logic, 1.647ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  2.360ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_9 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_6 (FF)
  Data Path Delay:      1.990ns (Levels of Logic = 0)
  Clock Path Skew:      -0.188ns (2.765 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_9 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y102.DQ     Tcko                  0.337   migi_app_addr[6]
                                                       ahb2mig0/ra_acc_haddr_9
    SLICE_X110Y124.DX    net (fanout=1)        1.638   migi_app_addr[6]
    SLICE_X110Y124.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[6]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.352ns logic, 1.638ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  2.359ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_7 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_4 (FF)
  Data Path Delay:      1.989ns (Levels of Logic = 0)
  Clock Path Skew:      -0.188ns (2.765 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_7 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y102.BQ     Tcko                  0.337   migi_app_addr[6]
                                                       ahb2mig0/ra_acc_haddr_7
    SLICE_X110Y124.BX    net (fanout=1)        1.637   migi_app_addr[4]
    SLICE_X110Y124.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[6]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.352ns logic, 1.637ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  2.173ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_10 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_7 (FF)
  Data Path Delay:      1.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.181ns (2.768 - 2.949)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_10 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y100.AQ     Tcko                  0.337   migi_app_addr[10]
                                                       ahb2mig0/ra_acc_haddr_10
    SLICE_X108Y124.AX    net (fanout=1)        1.458   migi_app_addr[7]
    SLICE_X108Y124.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[9]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_7
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.352ns logic, 1.458ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  2.081ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_acc_haddr_6 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_3 (FF)
  Data Path Delay:      1.711ns (Levels of Logic = 0)
  Clock Path Skew:      -0.188ns (2.765 - 2.953)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_acc_haddr_6 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y102.AQ     Tcko                  0.337   migi_app_addr[6]
                                                       ahb2mig0/ra_acc_haddr_6
    SLICE_X110Y124.AX    net (fanout=1)        1.359   migi_app_addr[3]
    SLICE_X110Y124.CLK   Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1[6]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.352ns logic, 1.359ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  2.029ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_hwdata<9>_27 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_59 (FF)
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.170ns (2.794 - 2.964)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_hwdata<9>_27 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y149.AQ     Tcko                  0.381   ahb2mig0/ra_hwdata<9>_30
                                                       ahb2mig0/ra_hwdata<9>_27
    SLICE_X70Y150.D1     net (fanout=2)        1.226   ahb2mig0/ra_hwdata<9>_27
    SLICE_X70Y150.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[59]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<196>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_59
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.451ns logic, 1.226ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Delay:                  2.005ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/ra_hwdata<14>_16 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_208 (FF)
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (2.708 - 2.893)
  Source Clock:         clkm rising at 8.333ns
  Destination Clock:    clk_ddr rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/ra_hwdata<14>_16 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_208
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y141.DQ    Tcko                  0.337   ahb2mig0/ra_hwdata<14>_16
                                                       ahb2mig0/ra_hwdata<14>_16
    SLICE_X124Y147.A2    net (fanout=2)        1.271   ahb2mig0/ra_hwdata<14>_16
    SLICE_X124Y147.CLK   Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[211]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<47>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_208
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.367ns logic, 1.271ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk_ddr_clkm_path" TIG;

 1026 paths analyzed, 258 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.529ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_296 (FF)
  Destination:          ahb2mig0/ra_hrdata_8 (FF)
  Data Path Delay:      5.207ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (2.796 - 2.936)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_296 to ahb2mig0/ra_hrdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y135.DMUX   Tshcko                0.422   ahb2mig0/r_hrdata[485]
                                                       ahb2mig0/r_hrdata_296
    SLICE_X59Y125.A2     net (fanout=2)        1.160   ahb2mig0/r_hrdata[296]
    SLICE_X59Y125.A      Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/tbi_data[120]
                                                       ahb2mig0/ra_raddr<1>2912
    SLICE_X70Y86.A3      net (fanout=2)        3.484   ahb2mig0/ra_raddr<1>2912
    SLICE_X70Y86.CLK     Tas                   0.073   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata631
                                                       ahb2mig0/ra_hrdata_8
    -------------------------------------------------  ---------------------------
    Total                                      5.207ns (0.563ns logic, 4.644ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  5.337ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_90 (FF)
  Destination:          ahb2mig0/ra_hrdata_26 (FF)
  Data Path Delay:      4.993ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.795 - 2.957)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_90 to ahb2mig0/ra_hrdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y134.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[91]
                                                       ahb2mig0/r_hrdata_90
    SLICE_X85Y132.D2     net (fanout=2)        1.217   ahb2mig0/r_hrdata[90]
    SLICE_X85Y132.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
    SLICE_X70Y88.C2      net (fanout=2)        3.298   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata191
                                                       ahb2mig0/ra_hrdata_26
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (0.478ns logic, 4.515ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Delay:                  5.176ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_46 (FF)
  Destination:          ahb2mig0/ra_hrdata_14 (FF)
  Data Path Delay:      4.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.136ns (2.806 - 2.942)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_46 to ahb2mig0/ra_hrdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y127.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[47]
                                                       ahb2mig0/r_hrdata_46
    SLICE_X61Y124.D5     net (fanout=2)        1.034   ahb2mig0/r_hrdata[46]
    SLICE_X61Y124.D      Tilo                  0.068   dfi_rddata_63
                                                       ahb2mig0/ra_raddr<1>612
    SLICE_X86Y90.B1      net (fanout=2)        3.349   ahb2mig0/ra_raddr<1>612
    SLICE_X86Y90.CLK     Tas                   0.070   mg2.sr1/r_address_18_1
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata65
                                                       ahb2mig0/ra_hrdata_14
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (0.475ns logic, 4.383ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Delay:                  5.062ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_72 (FF)
  Destination:          ahb2mig0/ra_hrdata_8 (FF)
  Data Path Delay:      4.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (2.796 - 2.980)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_72 to ahb2mig0/ra_hrdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y123.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[75]
                                                       ahb2mig0/r_hrdata_72
    SLICE_X88Y123.D1     net (fanout=2)        0.737   ahb2mig0/r_hrdata[72]
    SLICE_X88Y123.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.A4      net (fanout=2)        3.481   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.CLK     Tas                   0.073   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata631
                                                       ahb2mig0/ra_hrdata_8
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (0.478ns logic, 4.218ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay:                  5.022ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_89 (FF)
  Destination:          ahb2mig0/ra_hrdata_25 (FF)
  Data Path Delay:      4.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.795 - 2.957)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_89 to ahb2mig0/ra_hrdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y134.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[91]
                                                       ahb2mig0/r_hrdata_89
    SLICE_X84Y133.A2     net (fanout=2)        1.101   ahb2mig0/r_hrdata[89]
    SLICE_X84Y133.A      Tilo                  0.068   dfi_rddata_87
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5331
    SLICE_X70Y88.A4      net (fanout=2)        3.099   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5331
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata181
                                                       ahb2mig0/ra_hrdata_25
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (0.478ns logic, 4.200ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay:                  5.017ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_346 (FF)
  Destination:          ahb2mig0/ra_hrdata_26 (FF)
  Data Path Delay:      4.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns (2.795 - 2.959)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_346 to ahb2mig0/ra_hrdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y132.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[350]
                                                       ahb2mig0/r_hrdata_346
    SLICE_X85Y132.D4     net (fanout=2)        0.895   ahb2mig0/r_hrdata[346]
    SLICE_X85Y132.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
    SLICE_X70Y88.C2      net (fanout=2)        3.298   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata191
                                                       ahb2mig0/ra_hrdata_26
    -------------------------------------------------  ---------------------------
    Total                                      4.671ns (0.478ns logic, 4.193ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay:                  4.990ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_456 (FF)
  Destination:          ahb2mig0/ra_hrdata_8 (FF)
  Data Path Delay:      4.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (2.796 - 2.981)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_456 to ahb2mig0/ra_hrdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y124.BMUX   Tshcko                0.420   ahb2mig0/r_hrdata[461]
                                                       ahb2mig0/r_hrdata_456
    SLICE_X88Y123.D3     net (fanout=2)        0.581   ahb2mig0/r_hrdata[456]
    SLICE_X88Y123.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.A4      net (fanout=2)        3.481   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.CLK     Tas                   0.073   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata631
                                                       ahb2mig0/ra_hrdata_8
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (0.561ns logic, 4.062ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay:                  4.981ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_302 (FF)
  Destination:          ahb2mig0/ra_hrdata_14 (FF)
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.136ns (2.806 - 2.942)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_302 to ahb2mig0/ra_hrdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y127.CMUX   Tshcko                0.467   ahb2mig0/r_hrdata[304]
                                                       ahb2mig0/r_hrdata_302
    SLICE_X61Y124.D1     net (fanout=2)        0.709   ahb2mig0/r_hrdata[302]
    SLICE_X61Y124.D      Tilo                  0.068   dfi_rddata_63
                                                       ahb2mig0/ra_raddr<1>612
    SLICE_X86Y90.B1      net (fanout=2)        3.349   ahb2mig0/ra_raddr<1>612
    SLICE_X86Y90.CLK     Tas                   0.070   mg2.sr1/r_address_18_1
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata65
                                                       ahb2mig0/ra_hrdata_14
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (0.605ns logic, 4.058ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Delay:                  4.973ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_111 (FF)
  Destination:          ahb2mig0/ra_hrdata_15 (FF)
  Data Path Delay:      4.634ns (Levels of Logic = 2)
  Clock Path Skew:      -0.157ns (2.800 - 2.957)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_111 to ahb2mig0/ra_hrdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y133.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[111]
                                                       ahb2mig0/r_hrdata_111
    SLICE_X66Y131.D1     net (fanout=2)        0.879   ahb2mig0/r_hrdata[111]
    SLICE_X66Y131.D      Tilo                  0.068   dfi_rddata_119
                                                       ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.A1      net (fanout=2)        3.277   ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.CLK     Tas                   0.073   ahbso[0]_hrdata[16]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata71
                                                       ahb2mig0/ra_hrdata_15
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (0.478ns logic, 4.156ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay:                  4.952ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_495 (FF)
  Destination:          ahb2mig0/ra_hrdata_15 (FF)
  Data Path Delay:      4.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.159ns (2.800 - 2.959)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_495 to ahb2mig0/ra_hrdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y130.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[497]
                                                       ahb2mig0/r_hrdata_495
    SLICE_X66Y131.D2     net (fanout=2)        0.856   ahb2mig0/r_hrdata[495]
    SLICE_X66Y131.D      Tilo                  0.068   dfi_rddata_119
                                                       ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.A1      net (fanout=2)        3.277   ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.CLK     Tas                   0.073   ahbso[0]_hrdata[16]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata71
                                                       ahb2mig0/ra_hrdata_15
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (0.478ns logic, 4.133ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay:                  4.932ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_200 (FF)
  Destination:          ahb2mig0/ra_hrdata_8 (FF)
  Data Path Delay:      4.566ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (2.796 - 2.980)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_200 to ahb2mig0/ra_hrdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y124.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[203]
                                                       ahb2mig0/r_hrdata_200
    SLICE_X88Y123.D2     net (fanout=2)        0.607   ahb2mig0/r_hrdata[200]
    SLICE_X88Y123.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.A4      net (fanout=2)        3.481   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.CLK     Tas                   0.073   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata631
                                                       ahb2mig0/ra_hrdata_8
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (0.478ns logic, 4.088ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Delay:                  4.926ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_266 (FF)
  Destination:          ahb2mig0/ra_hrdata_42 (FF)
  Data Path Delay:      4.598ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (2.790 - 2.936)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_266 to ahb2mig0/ra_hrdata_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y135.AMUX   Tshcko                0.422   ahb2mig0/r_hrdata[485]
                                                       ahb2mig0/r_hrdata_266
    SLICE_X70Y86.D5      net (fanout=2)        3.295   ahb2mig0/r_hrdata[266]
    SLICE_X70Y86.D       Tilo                  0.068   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata3732
    SLICE_X70Y94.C6      net (fanout=2)        0.740   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3732
    SLICE_X70Y94.CLK     Tas                   0.073   ahbso[0]_hrdata[43]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata371
                                                       ahb2mig0/ra_hrdata_42
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (0.563ns logic, 4.035ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay:                  4.875ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_283 (FF)
  Destination:          ahb2mig0/ra_hrdata_59 (FF)
  Data Path Delay:      4.542ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (2.789 - 2.940)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_283 to ahb2mig0/ra_hrdata_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.BMUX   Tshcko                0.420   ahb2mig0/r_hrdata[295]
                                                       ahb2mig0/r_hrdata_283
    SLICE_X67Y87.B3      net (fanout=2)        3.026   ahb2mig0/r_hrdata[283]
    SLICE_X67Y87.B       Tilo                  0.068   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5532
    SLICE_X68Y94.A2      net (fanout=2)        0.998   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5532
    SLICE_X68Y94.CLK     Tas                   0.030   ahbso[0]_hrdata[62]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata551
                                                       ahb2mig0/ra_hrdata_59
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (0.518ns logic, 4.024ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay:                  4.806ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_239 (FF)
  Destination:          ahb2mig0/ra_hrdata_15 (FF)
  Data Path Delay:      4.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.157ns (2.800 - 2.957)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_239 to ahb2mig0/ra_hrdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y133.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[239]
                                                       ahb2mig0/r_hrdata_239
    SLICE_X66Y131.D3     net (fanout=2)        0.712   ahb2mig0/r_hrdata[239]
    SLICE_X66Y131.D      Tilo                  0.068   dfi_rddata_119
                                                       ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.A1      net (fanout=2)        3.277   ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.CLK     Tas                   0.073   ahbso[0]_hrdata[16]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata71
                                                       ahb2mig0/ra_hrdata_15
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (0.478ns logic, 3.989ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay:                  4.802ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_398 (FF)
  Destination:          ahb2mig0/ra_hrdata_46 (FF)
  Data Path Delay:      4.445ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (2.791 - 2.966)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_398 to ahb2mig0/ra_hrdata_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y116.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[402]
                                                       ahb2mig0/r_hrdata_398
    SLICE_X86Y90.C1      net (fanout=2)        2.380   ahb2mig0/r_hrdata[398]
    SLICE_X86Y90.C       Tilo                  0.068   mg2.sr1/r_address_18_1
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata4142
    SLICE_X71Y107.D5     net (fanout=2)        1.590   ahb2mig0/Mmux_ahb_ctrl.va_hrdata4142
    SLICE_X71Y107.CLK    Tas                   0.070   ahbso[0]_hrdata[46]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata411
                                                       ahb2mig0/ra_hrdata_46
    -------------------------------------------------  ---------------------------
    Total                                      4.445ns (0.475ns logic, 3.970ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay:                  4.794ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_222 (FF)
  Destination:          ahb2mig0/ra_hrdata_30 (FF)
  Data Path Delay:      4.454ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (2.796 - 2.954)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_222 to ahb2mig0/ra_hrdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y134.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[223]
                                                       ahb2mig0/r_hrdata_222
    SLICE_X68Y132.B4     net (fanout=2)        0.645   ahb2mig0/r_hrdata[222]
    SLICE_X68Y132.B      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5931
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5931
    SLICE_X68Y85.C1      net (fanout=2)        3.374   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5931
    SLICE_X68Y85.CLK     Tas                   0.030   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata241
                                                       ahb2mig0/ra_hrdata_30
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (0.435ns logic, 4.019ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Delay:                  4.784ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_217 (FF)
  Destination:          ahb2mig0/ra_hrdata_25 (FF)
  Data Path Delay:      4.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns (2.795 - 2.959)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_217 to ahb2mig0/ra_hrdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[219]
                                                       ahb2mig0/r_hrdata_217
    SLICE_X84Y133.A1     net (fanout=2)        0.861   ahb2mig0/r_hrdata[217]
    SLICE_X84Y133.A      Tilo                  0.068   dfi_rddata_87
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5331
    SLICE_X70Y88.A4      net (fanout=2)        3.099   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5331
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata181
                                                       ahb2mig0/ra_hrdata_25
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (0.478ns logic, 3.960ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  4.783ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_295 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Data Path Delay:      4.457ns (Levels of Logic = 2)
  Clock Path Skew:      -0.144ns (2.796 - 2.940)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_295 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[295]
                                                       ahb2mig0/r_hrdata_295
    SLICE_X61Y128.D2     net (fanout=2)        0.851   ahb2mig0/r_hrdata[295]
    SLICE_X61Y128.D      Tilo                  0.068   ahb2mig0/ra_raddr<1>2812
                                                       ahb2mig0/ra_raddr<1>2812
    SLICE_X70Y87.D2      net (fanout=2)        3.131   ahb2mig0/ra_raddr<1>2812
    SLICE_X70Y87.CLK     Tas                   0.070   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata621
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (0.475ns logic, 3.982ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay:                  4.777ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_378 (FF)
  Destination:          ahb2mig0/ra_hrdata_26 (FF)
  Data Path Delay:      4.423ns (Levels of Logic = 2)
  Clock Path Skew:      -0.172ns (2.795 - 2.967)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_378 to ahb2mig0/ra_hrdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y120.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[386]
                                                       ahb2mig0/r_hrdata_378
    SLICE_X84Y120.C1     net (fanout=2)        0.856   ahb2mig0/r_hrdata[378]
    SLICE_X84Y120.C      Tilo                  0.068   ahb2mig0/ra_raddr<1>1911
                                                       ahb2mig0/ra_raddr<1>2011
    SLICE_X70Y88.C1      net (fanout=2)        3.089   ahb2mig0/ra_raddr<1>2011
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata191
                                                       ahb2mig0/ra_hrdata_26
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.478ns logic, 3.945ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  4.774ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_391 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Data Path Delay:      4.440ns (Levels of Logic = 2)
  Clock Path Skew:      -0.152ns (2.796 - 2.948)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_391 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y120.BMUX   Tshcko                0.420   ahb2mig0/r_hrdata[501]
                                                       ahb2mig0/r_hrdata_391
    SLICE_X70Y114.A1     net (fanout=2)        1.287   ahb2mig0/r_hrdata[391]
    SLICE_X70Y114.A      Tilo                  0.068   ahbso[0]_hrdata[40]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata3332
    SLICE_X70Y87.D3      net (fanout=2)        2.595   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3332
    SLICE_X70Y87.CLK     Tas                   0.070   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata621
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (0.558ns logic, 3.882ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Delay:                  4.769ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_122 (FF)
  Destination:          ahb2mig0/ra_hrdata_26 (FF)
  Data Path Delay:      4.416ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.795 - 2.966)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_122 to ahb2mig0/ra_hrdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y120.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[123]
                                                       ahb2mig0/r_hrdata_122
    SLICE_X84Y120.C2     net (fanout=2)        0.849   ahb2mig0/r_hrdata[122]
    SLICE_X84Y120.C      Tilo                  0.068   ahb2mig0/ra_raddr<1>1911
                                                       ahb2mig0/ra_raddr<1>2011
    SLICE_X70Y88.C1      net (fanout=2)        3.089   ahb2mig0/ra_raddr<1>2011
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata191
                                                       ahb2mig0/ra_hrdata_26
    -------------------------------------------------  ---------------------------
    Total                                      4.416ns (0.478ns logic, 3.938ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  4.759ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_413 (FF)
  Destination:          ahb2mig0/ra_hrdata_61 (FF)
  Data Path Delay:      4.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (2.789 - 2.947)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_413 to ahb2mig0/ra_hrdata_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y125.AMUX   Tshcko                0.422   ahb2mig0/r_hrdata[420]
                                                       ahb2mig0/r_hrdata_413
    SLICE_X68Y85.B1      net (fanout=2)        3.032   ahb2mig0/r_hrdata[413]
    SLICE_X68Y85.B       Tilo                  0.068   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5832
    SLICE_X68Y94.C3      net (fanout=2)        0.867   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5832
    SLICE_X68Y94.CLK     Tas                   0.030   ahbso[0]_hrdata[62]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata581
                                                       ahb2mig0/ra_hrdata_61
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.520ns logic, 3.899ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  4.756ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_328 (FF)
  Destination:          ahb2mig0/ra_hrdata_8 (FF)
  Data Path Delay:      4.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (2.796 - 2.981)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_328 to ahb2mig0/ra_hrdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y122.BQ     Tcko                  0.381   ahb2mig0/r_hrdata[332]
                                                       ahb2mig0/r_hrdata_328
    SLICE_X88Y123.D6     net (fanout=2)        0.386   ahb2mig0/r_hrdata[328]
    SLICE_X88Y123.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.A4      net (fanout=2)        3.481   ahb2mig0/Mmux_ahb_ctrl.va_hrdata3531
    SLICE_X70Y86.CLK     Tas                   0.073   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata631
                                                       ahb2mig0/ra_hrdata_8
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (0.522ns logic, 3.867ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Delay:                  4.756ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_345 (FF)
  Destination:          ahb2mig0/ra_hrdata_25 (FF)
  Data Path Delay:      4.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns (2.795 - 2.959)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_345 to ahb2mig0/ra_hrdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y132.BMUX   Tshcko                0.420   ahb2mig0/r_hrdata[350]
                                                       ahb2mig0/r_hrdata_345
    SLICE_X84Y133.A6     net (fanout=2)        0.750   ahb2mig0/r_hrdata[345]
    SLICE_X84Y133.A      Tilo                  0.068   dfi_rddata_87
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5331
    SLICE_X70Y88.A4      net (fanout=2)        3.099   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5331
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata181
                                                       ahb2mig0/ra_hrdata_25
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.561ns logic, 3.849ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Delay:                  4.753ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_168 (FF)
  Destination:          ahb2mig0/ra_hrdata_8 (FF)
  Data Path Delay:      4.424ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns (2.796 - 2.943)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_168 to ahb2mig0/ra_hrdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y125.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[171]
                                                       ahb2mig0/r_hrdata_168
    SLICE_X59Y125.A3     net (fanout=2)        0.462   ahb2mig0/r_hrdata[168]
    SLICE_X59Y125.A      Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/tbi_data[120]
                                                       ahb2mig0/ra_raddr<1>2912
    SLICE_X70Y86.A3      net (fanout=2)        3.484   ahb2mig0/ra_raddr<1>2912
    SLICE_X70Y86.CLK     Tas                   0.073   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata631
                                                       ahb2mig0/ra_hrdata_8
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (0.478ns logic, 3.946ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Delay:                  4.728ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_341 (FF)
  Destination:          ahb2mig0/ra_hrdata_53 (FF)
  Data Path Delay:      4.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.169ns (2.790 - 2.959)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_341 to ahb2mig0/ra_hrdata_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y130.AMUX   Tshcko                0.422   ahb2mig0/r_hrdata[497]
                                                       ahb2mig0/r_hrdata_341
    SLICE_X85Y130.A2     net (fanout=2)        0.916   ahb2mig0/r_hrdata[341]
    SLICE_X85Y130.A      Tilo                  0.068   dfi_rddata_7
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata4931
    SLICE_X69Y93.C3      net (fanout=2)        2.898   ahb2mig0/Mmux_ahb_ctrl.va_hrdata4931
    SLICE_X69Y93.CLK     Tas                   0.073   ahbso[0]_hrdata[54]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata491
                                                       ahb2mig0/ra_hrdata_53
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (0.563ns logic, 3.814ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  4.727ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_475 (FF)
  Destination:          ahb2mig0/ra_hrdata_27 (FF)
  Data Path Delay:      4.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.178ns (2.795 - 2.973)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_475 to ahb2mig0/ra_hrdata_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y132.DMUX   Tshcko                0.465   ahb2mig0/r_hrdata[476]
                                                       ahb2mig0/r_hrdata_475
    SLICE_X71Y131.A2     net (fanout=2)        0.850   ahb2mig0/r_hrdata[475]
    SLICE_X71Y131.A      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5031
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5531
    SLICE_X67Y87.A4      net (fanout=2)        2.911   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5531
    SLICE_X67Y87.CLK     Tas                   0.073   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata201
                                                       ahb2mig0/ra_hrdata_27
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (0.606ns logic, 3.761ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  4.722ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_218 (FF)
  Destination:          ahb2mig0/ra_hrdata_26 (FF)
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns (2.795 - 2.959)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_218 to ahb2mig0/ra_hrdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[219]
                                                       ahb2mig0/r_hrdata_218
    SLICE_X85Y132.D6     net (fanout=2)        0.600   ahb2mig0/r_hrdata[218]
    SLICE_X85Y132.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
    SLICE_X70Y88.C2      net (fanout=2)        3.298   ahb2mig0/Mmux_ahb_ctrl.va_hrdata5431
    SLICE_X70Y88.CLK     Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata191
                                                       ahb2mig0/ra_hrdata_26
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.478ns logic, 3.898ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Delay:                  4.716ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_424 (FF)
  Destination:          ahb2mig0/ra_hrdata_8 (FF)
  Data Path Delay:      4.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (2.796 - 2.942)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_424 to ahb2mig0/ra_hrdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[426]
                                                       ahb2mig0/r_hrdata_424
    SLICE_X59Y125.A5     net (fanout=2)        0.426   ahb2mig0/r_hrdata[424]
    SLICE_X59Y125.A      Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/tbi_data[120]
                                                       ahb2mig0/ra_raddr<1>2912
    SLICE_X70Y86.A3      net (fanout=2)        3.484   ahb2mig0/ra_raddr<1>2912
    SLICE_X70Y86.CLK     Tas                   0.073   ahbso[0]_hrdata[10]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata631
                                                       ahb2mig0/ra_hrdata_8
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (0.478ns logic, 3.910ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Delay:                  4.707ns (data path - clock path skew + uncertainty)
  Source:               ahb2mig0/r_hrdata_367 (FF)
  Destination:          ahb2mig0/ra_hrdata_15 (FF)
  Data Path Delay:      4.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.159ns (2.800 - 2.959)
  Source Clock:         clk_ddr rising at 15.000ns
  Destination Clock:    clkm rising at 16.666ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_367 to ahb2mig0/ra_hrdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y131.DMUX   Tshcko                0.422   ahb2mig0/r_hrdata[368]
                                                       ahb2mig0/r_hrdata_367
    SLICE_X66Y131.D4     net (fanout=2)        0.526   ahb2mig0/r_hrdata[367]
    SLICE_X66Y131.D      Tilo                  0.068   dfi_rddata_119
                                                       ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.A1      net (fanout=2)        3.277   ahb2mig0/ra_raddr<1>711
    SLICE_X85Y95.CLK     Tas                   0.073   ahbso[0]_hrdata[16]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata71
                                                       ahb2mig0/ra_hrdata_15
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (0.563ns logic, 3.803ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rsync" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8379 paths analyzed, 5348 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.100ns.
--------------------------------------------------------------------------------
Slack:                  0.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_31 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iodelay_dq (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.774 - 0.951)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_31 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iodelay_dq
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X58Y178.AQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[34]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_31
    IODELAY_X1Y133.CNTVALUEIN1 net (fanout=9)        3.164   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[31]
    IODELAY_X1Y133.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iodelay_dq
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iodelay_dq
    -------------------------------------------------------  ---------------------------
    Total                                            3.888ns (0.724ns logic, 3.164ns route)
                                                             (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dqs_6 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iodelay_dqs_p (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.766 - 0.900)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dqs_6 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iodelay_dqs_p
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X87Y183.AMUX         Tshcko                0.422   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[9]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dqs_6
    IODELAY_X2Y135.CNTVALUEIN1 net (fanout=1)        3.037   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dqs[6]
    IODELAY_X2Y135.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iodelay_dqs_p
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iodelay_dqs_p
    -------------------------------------------------------  ---------------------------
    Total                                            3.846ns (0.809ns logic, 3.037ns route)
                                                             (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/u_odelay_dm (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.775 - 0.899)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/u_odelay_dm
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X91Y183.CQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[5]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3
    IODELAY_X2Y120.CNTVALUEIN3 net (fanout=9)        3.107   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[3]
    IODELAY_X2Y120.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/u_odelay_dm
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[0].u_phy_dm_iob/u_odelay_dm
    -------------------------------------------------------  ---------------------------
    Total                                            3.831ns (0.724ns logic, 3.107ns route)
                                                             (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_30 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (0.774 - 0.949)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_30 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X58Y179.DQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[30]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_30
    IODELAY_X1Y132.CNTVALUEIN0 net (fanout=9)        2.983   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[30]
    IODELAY_X1Y132.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm
    -------------------------------------------------------  ---------------------------
    Total                                            3.707ns (0.724ns logic, 2.983ns route)
                                                             (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_31 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.774 - 0.951)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_31 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X58Y178.AQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[34]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_31
    IODELAY_X1Y132.CNTVALUEIN1 net (fanout=9)        2.908   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[31]
    IODELAY_X1Y132.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/u_odelay_dm
    -------------------------------------------------------  ---------------------------
    Total                                            3.632ns (0.724ns logic, 2.908ns route)
                                                             (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 3)
  Clock Path Skew:      0.052ns (0.714 - 0.662)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y131.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    SLICE_X90Y128.B4     net (fanout=2)        1.074   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q[1]
    SLICE_X90Y128.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X107Y124.C2    net (fanout=2)        1.453   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X107Y124.C     Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X107Y124.D3    net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X107Y124.CLK   Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.953ns logic, 2.860ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 3)
  Clock Path Skew:      0.108ns (0.779 - 0.671)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y151.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq
    SLICE_X43Y153.A2     net (fanout=2)        1.589   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/iserdes_q[4]
    SLICE_X43Y153.AMUX   Tilo                  0.194   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/Mmux_slip_out41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/Mmux_slip_out32
    SLICE_X38Y152.C2     net (fanout=2)        0.895   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X38Y152.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[46]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X38Y152.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X38Y152.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[46]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.037ns logic, 2.826ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_5 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iodelay_dq (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.765 - 0.899)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_5 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iodelay_dq
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X91Y183.DQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[5]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_5
    IODELAY_X2Y136.CNTVALUEIN0 net (fanout=9)        2.895   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[5]
    IODELAY_X2Y136.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iodelay_dq
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[14].u_iob_dq/u_iodelay_dq
    -------------------------------------------------------  ---------------------------
    Total                                            3.619ns (0.724ns logic, 2.895ns route)
                                                             (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  1.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.858ns (Levels of Logic = 3)
  Clock Path Skew:      0.114ns (0.779 - 0.665)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
    SLICE_X45Y137.A5     net (fanout=2)        1.428   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q[5]
    SLICE_X45Y137.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/Mmux_slip_out41
    SLICE_X35Y142.C1     net (fanout=2)        1.144   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X35Y142.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[53]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X35Y142.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X35Y142.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[53]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      3.858ns (0.953ns logic, 2.905ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iodelay_dq (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 0)
  Clock Path Skew:      -0.187ns (0.779 - 0.966)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iodelay_dq
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y167.CQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[38]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37
    IODELAY_X1Y127.CNTVALUEIN2 net (fanout=9)        2.832   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[37]
    IODELAY_X1Y127.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iodelay_dq
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iodelay_dq
    -------------------------------------------------------  ---------------------------
    Total                                            3.556ns (0.724ns logic, 2.832ns route)
                                                             (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.712 - 0.667)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y131.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
    SLICE_X52Y140.D2     net (fanout=2)        1.544   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q[2]
    SLICE_X52Y140.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X46Y140.C2     net (fanout=3)        0.969   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q_mux[2]
    SLICE_X46Y140.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[56]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X46Y140.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X46Y140.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[56]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.911ns logic, 2.855ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.717 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y127.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq
    SLICE_X44Y133.B5     net (fanout=2)        1.445   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/iserdes_q[4]
    SLICE_X44Y133.BMUX   Tilo                  0.205   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/Mmux_slip_out32
    SLICE_X45Y140.C2     net (fanout=2)        0.884   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X45Y140.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[62]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X45Y140.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X45Y140.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[62]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (1.090ns logic, 2.662ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 3)
  Clock Path Skew:      0.113ns (0.770 - 0.657)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
    SLICE_X43Y141.B1     net (fanout=2)        1.531   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q[4]
    SLICE_X43Y141.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out32
    SLICE_X37Y141.C2     net (fanout=2)        0.874   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X37Y141.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X37Y141.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X37Y141.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.082ns logic, 2.738ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_5 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[1].u_phy_dm_iob/u_odelay_dm (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.769 - 0.899)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_5 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[1].u_phy_dm_iob/u_odelay_dm
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X91Y183.DQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[5]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_5
    IODELAY_X2Y132.CNTVALUEIN0 net (fanout=9)        2.851   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[5]
    IODELAY_X2Y132.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[1].u_phy_dm_iob/u_odelay_dm
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[1].u_phy_dm_iob/u_odelay_dm
    -------------------------------------------------------  ---------------------------
    Total                                            3.575ns (0.724ns logic, 2.851ns route)
                                                             (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.775 - 0.899)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X91Y183.CQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[5]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3
    IODELAY_X2Y121.CNTVALUEIN3 net (fanout=9)        2.847   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[3]
    IODELAY_X2Y121.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[7].u_iob_dq/u_iodelay_dq
    -------------------------------------------------------  ---------------------------
    Total                                            3.571ns (0.724ns logic, 2.847ns route)
                                                             (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_iodelay_dq (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.775 - 0.899)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_iodelay_dq
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X91Y183.CQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[5]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_3
    IODELAY_X2Y122.CNTVALUEIN3 net (fanout=9)        2.844   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[3]
    IODELAY_X2Y122.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_iodelay_dq
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[6].u_iob_dq/u_iodelay_dq
    -------------------------------------------------------  ---------------------------
    Total                                            3.568ns (0.724ns logic, 2.844ns route)
                                                             (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 3)
  Clock Path Skew:      0.130ns (0.803 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y156.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq
    SLICE_X44Y156.D6     net (fanout=2)        1.281   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/iserdes_q[5]
    SLICE_X44Y156.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out41
    SLICE_X29Y154.A2     net (fanout=2)        1.237   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X29Y154.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[47]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X29Y154.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X29Y154.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[47]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (0.953ns logic, 2.853ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 3)
  Clock Path Skew:      0.113ns (0.785 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
    SLICE_X40Y131.D3     net (fanout=3)        1.683   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q[3]
    SLICE_X40Y131.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/Mmux_slip_out41
    SLICE_X34Y133.A1     net (fanout=2)        0.835   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X34Y133.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[63]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X34Y133.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X34Y133.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[63]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.911ns logic, 2.858ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  1.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.101ns (0.774 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y123.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
    SLICE_X40Y128.A2     net (fanout=2)        1.722   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[1]
    SLICE_X40Y128.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X38Y132.A3     net (fanout=2)        0.778   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X38Y132.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[59]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X38Y132.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X38Y132.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[59]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.911ns logic, 2.840ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.186ns (0.780 - 0.966)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y167.CQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[38]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37
    IODELAY_X1Y120.CNTVALUEIN2 net (fanout=9)        2.735   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[37]
    IODELAY_X1Y120.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/u_odelay_dm
    -------------------------------------------------------  ---------------------------
    Total                                            3.459ns (0.724ns logic, 2.735ns route)
                                                             (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 3)
  Clock Path Skew:      0.130ns (0.803 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y156.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq
    SLICE_X40Y155.B2     net (fanout=2)        1.597   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/iserdes_q[4]
    SLICE_X40Y155.BMUX   Tilo                  0.205   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out32
    SLICE_X29Y154.A4     net (fanout=2)        0.752   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X29Y154.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[47]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X29Y154.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X29Y154.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[47]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.090ns logic, 2.684ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  1.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iodelay_dq (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 0)
  Clock Path Skew:      -0.186ns (0.780 - 0.966)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iodelay_dq
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y167.CQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[38]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37
    IODELAY_X1Y122.CNTVALUEIN2 net (fanout=9)        2.734   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[37]
    IODELAY_X1Y122.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iodelay_dq
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iodelay_dq
    -------------------------------------------------------  ---------------------------
    Total                                            3.458ns (0.724ns logic, 2.734ns route)
                                                             (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 3)
  Clock Path Skew:      0.126ns (0.787 - 0.661)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X41Y139.A4     net (fanout=3)        1.689   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[3]
    SLICE_X41Y139.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X30Y141.A4     net (fanout=2)        0.829   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X30Y141.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X30Y141.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X30Y141.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.911ns logic, 2.858ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 3)
  Clock Path Skew:      0.052ns (0.714 - 0.662)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y131.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_iserdes_dq
    SLICE_X90Y128.B4     net (fanout=2)        1.074   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q[1]
    SLICE_X90Y128.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X107Y124.A3    net (fanout=2)        1.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X107Y124.A     Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X107Y124.B3    net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X107Y124.CLK   Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[0].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (0.953ns logic, 2.742ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.743ns (Levels of Logic = 3)
  Clock Path Skew:      0.103ns (0.779 - 0.676)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y194.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_iserdes_dq
    SLICE_X46Y194.A2     net (fanout=2)        1.392   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/iserdes_q[4]
    SLICE_X46Y194.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/Mmux_slip_out42
    SLICE_X39Y189.C2     net (fanout=1)        1.065   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/Mmux_slip_out41
    SLICE_X39Y189.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[39]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X39Y189.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X39Y189.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[39]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      3.743ns (0.953ns logic, 2.790ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 3)
  Clock Path Skew:      0.139ns (1.002 - 0.863)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y157.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
    SLICE_X44Y160.A2     net (fanout=2)        1.542   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q[4]
    SLICE_X44Y160.AMUX   Tilo                  0.196   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out32
    SLICE_X39Y160.C2     net (fanout=2)        0.822   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X39Y160.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[44]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X39Y160.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X39Y160.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[44]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.081ns logic, 2.697ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 3)
  Clock Path Skew:      0.114ns (0.779 - 0.665)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
    SLICE_X45Y138.A1     net (fanout=3)        1.603   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q[3]
    SLICE_X45Y138.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X34Y142.A5     net (fanout=2)        0.894   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X34Y142.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[53]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X34Y142.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X34Y142.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[53]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (0.911ns logic, 2.837ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dqs_35 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iodelay_dqs_p (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 0)
  Clock Path Skew:      -0.186ns (0.780 - 0.966)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dqs_35 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iodelay_dqs_p
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y167.AMUX         Tshcko                0.422   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[38]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dqs_35
    IODELAY_X1Y125.CNTVALUEIN0 net (fanout=1)        2.636   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dqs[35]
    IODELAY_X1Y125.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iodelay_dqs_p
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iodelay_dqs_p
    -------------------------------------------------------  ---------------------------
    Total                                            3.445ns (0.809ns logic, 2.636ns route)
                                                             (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.717 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y127.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_iserdes_dq
    SLICE_X44Y133.A2     net (fanout=2)        1.611   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/iserdes_q[2]
    SLICE_X44Y133.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X45Y140.C3     net (fanout=3)        0.775   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/iserdes_q_mux[2]
    SLICE_X45Y140.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[62]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X45Y140.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X45Y140.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[62]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.953ns logic, 2.719ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq (OTHER)
  Requirement:          5.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 0)
  Clock Path Skew:      -0.187ns (0.779 - 0.966)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X59Y167.CQ           Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[38]
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyval_dq_37
    IODELAY_X1Y126.CNTVALUEIN2 net (fanout=9)        2.715   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_dq[37]
    IODELAY_X1Y126.C           Tiodcck_CNTVAL        0.387   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq
                                                             ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq
    -------------------------------------------------------  ---------------------------
    Total                                            3.439ns (0.724ns logic, 2.715ns route)
                                                             (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rsync" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[67].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[67].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[66].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[66].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[67].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[67].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[66].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[66].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[65].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[65].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[64].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[64].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[65].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[65].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[64].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[64]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[64].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y145.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[74].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[74].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[73].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[73].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[74].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[74].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[73].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[73].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[72].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[72].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[71].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[71].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[72].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[71]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[72].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X38Y147.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_rsync_rise_to_fall = MAXDELAY FROM TIMEGRP 
"TG_clk_rsync_rise" TO         TIMEGRP "TG_clk_rsync_fall" TS_clk_ref;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 389 paths analyzed, 389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.022ns.
 Maximum delay is   2.511ns.
--------------------------------------------------------------------------------
Slack:                  2.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.684 - 0.677)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y198.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq
    SLICE_X53Y179.AX     net (fanout=2)        1.700   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q[4]
    SLICE_X53Y179.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.783ns logic, 1.700ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.684 - 0.677)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y198.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/u_iserdes_dq
    SLICE_X53Y179.BX     net (fanout=2)        1.662   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q[5]
    SLICE_X53Y179.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[37].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.783ns logic, 1.662ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.739 - 0.661)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X41Y139.CX     net (fanout=2)        1.707   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[2]
    SLICE_X41Y139.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.783ns logic, 1.707ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  2.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.780 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X39Y125.DX     net (fanout=3)        1.644   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[3]
    SLICE_X39Y125.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.783ns logic, 1.644ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  2.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.732 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y158.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq
    SLICE_X45Y159.AX     net (fanout=2)        1.575   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q[4]
    SLICE_X45Y159.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.783ns logic, 1.575ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  2.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.315ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.739 - 0.661)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X41Y139.DX     net (fanout=3)        1.532   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[3]
    SLICE_X41Y139.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.315ns (0.783ns logic, 1.532ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  2.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.729 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y189.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/u_iserdes_dq
    SLICE_X47Y192.A1     net (fanout=2)        1.452   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/iserdes_q[0]
    SLICE_X47Y192.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/iserdes_q[0]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.792ns logic, 1.452ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  2.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.737 - 0.665)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y129.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq
    SLICE_X112Y124.BX    net (fanout=2)        1.485   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q[5]
    SLICE_X112Y124.CLK   Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.253ns (0.768ns logic, 1.485ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  2.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.750 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
    SLICE_X40Y130.CX     net (fanout=2)        1.488   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q[2]
    SLICE_X40Y130.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.768ns logic, 1.488ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  2.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.750 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
    SLICE_X40Y130.BX     net (fanout=2)        1.487   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q[1]
    SLICE_X40Y130.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (0.768ns logic, 1.487ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  2.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.748 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X42Y128.BX     net (fanout=2)        1.472   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[5]
    SLICE_X42Y128.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.768ns logic, 1.472ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  2.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.737 - 0.665)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y129.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq
    SLICE_X112Y124.AX    net (fanout=2)        1.470   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q[4]
    SLICE_X112Y124.CLK   Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (0.768ns logic, 1.470ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  2.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.717 - 0.665)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y129.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/u_iserdes_dq
    SLICE_X109Y126.DX    net (fanout=3)        1.431   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q[3]
    SLICE_X109Y126.CLK   Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[1].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.783ns logic, 1.431ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  2.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.962 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
    SLICE_X115Y161.BX    net (fanout=2)        1.480   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q[5]
    SLICE_X115Y161.CLK   Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.783ns logic, 1.480ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  2.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.962 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
    SLICE_X115Y161.AX    net (fanout=2)        1.477   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q[4]
    SLICE_X115Y161.CLK   Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.783ns logic, 1.477ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  2.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.694 - 0.677)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y199.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq
    SLICE_X52Y188.BX     net (fanout=2)        1.384   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q[5]
    SLICE_X52Y188.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.768ns logic, 1.384ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.780 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X39Y125.BX     net (fanout=2)        1.453   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[1]
    SLICE_X39Y125.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.783ns logic, 1.453ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.739 - 0.661)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X41Y139.AX     net (fanout=2)        1.425   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[0]
    SLICE_X41Y139.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.783ns logic, 1.425ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  2.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.943 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y156.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/u_iserdes_dq
    SLICE_X110Y162.DX    net (fanout=3)        1.437   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q[3]
    SLICE_X110Y162.CLK   Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[19].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.768ns logic, 1.437ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.749 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
    SLICE_X41Y131.CX     net (fanout=2)        1.403   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q[4]
    SLICE_X41Y131.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (0.783ns logic, 1.403ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.648 - 0.667)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y131.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
    SLICE_X56Y139.CX     net (fanout=2)        1.313   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q[2]
    SLICE_X56Y139.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.768ns logic, 1.313ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  2.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.687 - 0.668)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y173.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq
    SLICE_X52Y177.B2     net (fanout=2)        1.360   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q[5]
    SLICE_X52Y177.CLK    Tas                   0.011   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (0.758ns logic, 1.360ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.751 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y123.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
    SLICE_X41Y129.BX     net (fanout=2)        1.390   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[5]
    SLICE_X41Y129.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (0.783ns logic, 1.390ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  2.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.780 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X39Y125.AX     net (fanout=2)        1.417   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[0]
    SLICE_X39Y125.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.783ns logic, 1.417ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  2.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (0.783 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X36Y155.BX     net (fanout=2)        1.431   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[5]
    SLICE_X36Y155.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.768ns logic, 1.431ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  2.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.780 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X39Y125.CX     net (fanout=2)        1.401   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[2]
    SLICE_X39Y125.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.783ns logic, 1.401ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  2.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.732 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X45Y155.CX     net (fanout=2)        1.349   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[2]
    SLICE_X45Y155.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.783ns logic, 1.349ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  2.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.687 - 0.668)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y173.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/u_iserdes_dq
    SLICE_X52Y177.A2     net (fanout=2)        1.336   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q[4]
    SLICE_X52Y177.CLK    Tas                   0.007   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q[4]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[26].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (0.754ns logic, 1.336ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  2.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.753 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y123.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
    SLICE_X40Y127.BX     net (fanout=2)        1.365   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[1]
    SLICE_X40Y127.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.768ns logic, 1.365ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  2.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.753 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y123.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
    SLICE_X40Y127.CX     net (fanout=2)        1.360   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[2]
    SLICE_X40Y127.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.768ns logic, 1.360ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"         TS_clk_ref * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 521 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.462ns.
--------------------------------------------------------------------------------
Slack:                  4.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.426ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (1.657 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X73Y201.B3     net (fanout=181)      4.026   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X73Y201.BMUX   Tilo                  0.211   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0291
    SLICE_X73Y201.D2     net (fanout=1)        0.594   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[35]
    SLICE_X73Y201.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[35].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (0.806ns logic, 4.620ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  4.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y195.B1     net (fanout=181)      3.888   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y195.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0251
    SLICE_X75Y195.D2     net (fanout=2)        0.603   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[31]
    SLICE_X75Y195.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (0.792ns logic, 4.491ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  4.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y199.B3     net (fanout=181)      4.000   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y199.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0261
    SLICE_X77Y198.D2     net (fanout=2)        0.615   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[32]
    SLICE_X77Y198.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      5.278ns (0.663ns logic, 4.615ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (1.097 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X99Y197.D2     net (fanout=181)      3.676   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X99Y197.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_reset_n11
    OLOGIC_X2Y197.D2     net (fanout=2)        0.637   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
    OLOGIC_X2Y197.CLK    Todck                 0.536   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/reset_n_oq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (0.985ns logic, 4.313ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (1.088 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D4     net (fanout=4)        0.944   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (0.756ns logic, 4.524ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (1.088 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D3     net (fanout=4)        0.944   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (0.756ns logic, 4.524ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (1.097 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X99Y197.D2     net (fanout=181)      3.676   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X99Y197.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_reset_n11
    OLOGIC_X2Y197.D1     net (fanout=2)        0.626   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_reset_n
    OLOGIC_X2Y197.CLK    Todck                 0.536   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/reset_n_oq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/u_out_reset_n
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (0.985ns logic, 4.302ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  4.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (1.659 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X73Y201.B3     net (fanout=181)      4.026   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X73Y201.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0271
    SLICE_X74Y201.D1     net (fanout=2)        0.588   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[33]
    SLICE_X74Y201.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (0.663ns logic, 4.614ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  4.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (1.088 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D2     net (fanout=4)        0.815   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (0.756ns logic, 4.395ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  4.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (1.088 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_cke111
    OLOGIC_X2Y185.D1     net (fanout=4)        0.815   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_cke0
    OLOGIC_X2Y185.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_cke[0].u_out_cke
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (0.756ns logic, 4.395ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  4.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y199.B3     net (fanout=181)      4.000   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y199.BMUX   Tilo                  0.211   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0281
    SLICE_X74Y199.D6     net (fanout=1)        0.255   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[34]
    SLICE_X74Y199.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (0.806ns logic, 4.255ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  4.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.106 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.DMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D3     net (fanout=4)        0.702   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (0.874ns logic, 4.282ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.106 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.DMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D4     net (fanout=4)        0.480   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (0.874ns logic, 4.060ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  5.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.235ns (1.515 - 1.750)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X62Y150.B2     net (fanout=181)      3.620   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X62Y150.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[28]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_61_o11
    SLICE_X62Y150.A6     net (fanout=1)        0.125   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_61_o1
    SLICE_X62Y150.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[28]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_61_o12
    SLICE_X60Y154.BX     net (fanout=1)        0.396   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[13]_wrdata_en_r2_Mux_61_o
    SLICE_X60Y154.CLK    Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[26]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_6
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.532ns logic, 4.141ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  5.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y195.B1     net (fanout=181)      3.888   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y195.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0251
    SLICE_X74Y195.AX     net (fanout=2)        0.255   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[31]
    SLICE_X74Y195.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (0.612ns logic, 4.143ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  5.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (1.536 - 1.750)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X67Y151.B2     net (fanout=181)      3.224   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X67Y151.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[30]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o11
    SLICE_X67Y151.A2     net (fanout=1)        0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o1
    SLICE_X67Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[30]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r2_Mux_70_o12
    SLICE_X66Y153.BX     net (fanout=1)        0.384   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r2_Mux_70_o
    SLICE_X66Y153.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[31]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (0.551ns logic, 4.073ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  5.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y199.B3     net (fanout=181)      4.000   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y199.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0261
    SLICE_X74Y199.DX     net (fanout=2)        0.264   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[32]
    SLICE_X74Y199.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (0.483ns logic, 4.264ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.106 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.DMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D2     net (fanout=4)        0.374   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (0.874ns logic, 3.954ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  5.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.106 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y197.D4     net (fanout=181)      3.580   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y197.DMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_odt111
    OLOGIC_X2Y199.D1     net (fanout=4)        0.374   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_odt0
    OLOGIC_X2Y199.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_odt[0].u_out_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (0.874ns logic, 3.954ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  5.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[29].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[29].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y195.B1     net (fanout=181)      3.888   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y195.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0221
    SLICE_X74Y195.D6     net (fanout=1)        0.123   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[29]
    SLICE_X74Y195.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[29].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[29].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[29].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (0.663ns logic, 4.011ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  5.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.206ns (1.544 - 1.750)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y163.A4     net (fanout=181)      1.737   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y163.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X70Y156.B6     net (fanout=24)       0.991   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X70Y156.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o11
    SLICE_X70Y156.C5     net (fanout=1)        0.319   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o1
    SLICE_X70Y156.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o12
    SLICE_X84Y147.CX     net (fanout=1)        0.882   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_9_o
    SLICE_X84Y147.CLK    Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_0
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.600ns logic, 3.929ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  5.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.657 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X73Y201.B3     net (fanout=181)      4.026   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X73Y201.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0271
    SLICE_X73Y201.DX     net (fanout=2)        0.247   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[33]
    SLICE_X73Y201.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (0.483ns logic, 4.273ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  5.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (1.097 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X106Y167.A2    net (fanout=181)      2.571   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X106Y167.AMUX  Tilo                  0.196   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr1[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_addr091
    OLOGIC_X2Y172.D2     net (fanout=2)        1.212   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr0[4]
    OLOGIC_X2Y172.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (0.884ns logic, 3.783ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  5.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (1.013 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X90Y194.B4     net (fanout=181)      3.097   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X90Y194.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0231
    SLICE_X92Y182.D6     net (fanout=2)        0.844   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[2]
    SLICE_X92Y182.CLK    Tas                   0.172   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[2].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (0.621ns logic, 3.941ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  5.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.361ns (Levels of Logic = 3)
  Clock Path Skew:      -0.234ns (1.516 - 1.750)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y163.A4     net (fanout=181)      1.737   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y163.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X63Y158.B6     net (fanout=24)       1.027   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X63Y158.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[23]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_63_o11
    SLICE_X63Y158.D5     net (fanout=1)        0.323   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_63_o1
    SLICE_X63Y158.DMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[23]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_63_o12
    SLICE_X62Y150.BX     net (fanout=2)        0.532   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[13]_wrdata_en_r2_Mux_63_o
    SLICE_X62Y150.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[28]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_6
    -------------------------------------------------  ---------------------------
    Total                                      4.361ns (0.742ns logic, 3.619ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  5.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (1.013 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X91Y193.B4     net (fanout=181)      2.973   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X91Y193.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0310
    SLICE_X96Y184.D6     net (fanout=2)        0.896   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[11]
    SLICE_X96Y184.CLK    Tas                   0.172   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[11].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (0.621ns logic, 3.869ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  5.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (1.097 - 1.091)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X106Y167.A2    net (fanout=181)      2.571   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X106Y167.A     Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr1[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/Mmux_mux_addr191
    OLOGIC_X2Y172.D4     net (fanout=2)        1.245   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/mux_addr1[4]
    OLOGIC_X2Y172.CLKDIV Tosdck_D              0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/gen_addr[4].u_out_addr
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (0.756ns logic, 3.816ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  5.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y199.B3     net (fanout=181)      4.000   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y199.CLK    Tas                   0.096   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0281
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (0.477ns logic, 4.000ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack:                  5.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.235ns (1.515 - 1.750)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X78Y163.A4     net (fanout=181)      1.737   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X78Y163.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X63Y158.B6     net (fanout=24)       1.027   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X63Y158.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[23]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_63_o11
    SLICE_X63Y158.D5     net (fanout=1)        0.323   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_63_o1
    SLICE_X63Y158.DMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[23]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_63_o12
    SLICE_X60Y154.CX     net (fanout=2)        0.504   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[13]_wrdata_en_r2_Mux_63_o
    SLICE_X60Y154.CLK    Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[26]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_6
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (0.723ns logic, 3.591ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  5.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.453ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.550 - 1.635)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y174.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X74Y197.C1     net (fanout=181)      3.999   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X74Y197.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0271
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.453ns (0.454ns logic, 3.999ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP    
     "ddr3ctrl_u_infrastructure_clk_mem_pll" TS_clk_ref / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_mem_pll" TS_clk_ref / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_pll = PERIOD TIMEGRP        
 "ddr3ctrl_u_infrastructure_clk_pll" TS_clk_ref HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48581 paths analyzed, 21349 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.976ns.
--------------------------------------------------------------------------------
Slack:                  0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.567 - 1.613)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y139.CQ     Tcko                  0.337   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_dstate_FSM_FFd2
    SLICE_X116Y179.D3    net (fanout=679)      4.507   r_dstate_FSM_FFd2
    SLICE_X116Y179.CLK   Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[23]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<232>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_23
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.365ns logic, 4.507ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack:                  0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (1.545 - 1.753)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y188.CQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0
    SLICE_X86Y147.B2     net (fanout=77)       3.502   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_0
    SLICE_X86Y147.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o11
    SLICE_X86Y147.A5     net (fanout=1)        0.321   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o1
    SLICE_X86Y147.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o12
    SLICE_X86Y147.B5     net (fanout=1)        0.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o11
    SLICE_X86Y147.CLK    Tas                   0.106   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o14
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.579ns logic, 4.131ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (1.618 - 1.613)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y139.BQ     Tcko                  0.337   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X109Y195.A1    net (fanout=296)      4.503   r_dstate_FSM_FFd3
    SLICE_X109Y195.CLK   Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[31]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<227>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (0.410ns logic, 4.503ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack:                  0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (1.618 - 1.613)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y139.BQ     Tcko                  0.337   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X109Y195.D1    net (fanout=296)      4.501   r_dstate_FSM_FFd3
    SLICE_X109Y195.CLK   Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[31]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<224>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (0.407ns logic, 4.501ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.209ns (1.544 - 1.753)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y188.CQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0
    SLICE_X84Y147.B4     net (fanout=77)       3.541   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_0
    SLICE_X84Y147.BMUX   Tilo                  0.201   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o13
    SLICE_X84Y147.A6     net (fanout=1)        0.367   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o12
    SLICE_X84Y147.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o14
    SLICE_X85Y147.AX     net (fanout=1)        0.129   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r3_Mux_6_o
    SLICE_X85Y147.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (0.640ns logic, 4.037ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.208ns (1.545 - 1.753)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y188.CQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0
    SLICE_X86Y147.B2     net (fanout=77)       3.502   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_0
    SLICE_X86Y147.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o11
    SLICE_X86Y147.A5     net (fanout=1)        0.321   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o1
    SLICE_X86Y147.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o12
    SLICE_X86Y147.B5     net (fanout=1)        0.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o11
    SLICE_X86Y147.CLK    Tas                   0.071   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o14
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (0.544ns logic, 4.131ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.289ns (1.469 - 1.758)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y164.CQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/grant_r_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1
    SLICE_X93Y177.C1     net (fanout=35)       1.873   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/grant_r_1
    SLICE_X93Y177.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mux.col_size_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_rmw_ns211
    SLICE_X118Y153.C6    net (fanout=12)       2.284   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_mux.col_rmw_ns21
    SLICE_X118Y153.CLK   Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_address1[6]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/Mmux_col_cmd_ns15
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (0.435ns logic, 4.157ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 2)
  Clock Path Skew:      -0.209ns (1.544 - 1.753)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y188.CQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0
    SLICE_X84Y147.B4     net (fanout=77)       3.541   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_calib_dly_r1_0_0
    SLICE_X84Y147.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o11
    SLICE_X84Y147.A2     net (fanout=1)        0.478   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o1
    SLICE_X84Y147.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r3_Mux_6_o14
    SLICE_X85Y147.AX     net (fanout=1)        0.129   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r3_Mux_6_o
    SLICE_X85Y147.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (0.507ns logic, 4.148ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (1.524 - 1.644)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl to ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X65Y167.B6     net (fanout=12)       1.050   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[0]
    SLICE_X65Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>1
    SLICE_X65Y167.A6     net (fanout=1)        0.110   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
    SLICE_X65Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>2
    SLICE_X66Y167.A6     net (fanout=6)        0.258   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_ns<1>1
    SLICE_X66Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>3
    SLICE_X66Y167.C5     net (fanout=6)        0.815   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_ns
    SLICE_X66Y167.CMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_wr_config11
    SLICE_X66Y167.B2     net (fanout=4)        0.728   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/inhbt_wr_config
    SLICE_X66Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtc
    SLICE_X63Y167.B5     net (fanout=6)        0.727   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rtc[2]
    SLICE_X63Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_ns_norst_SW0
    SLICE_X63Y167.A6     net (fanout=1)        0.110   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/N246
    SLICE_X63Y167.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_ns_norst
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (0.941ns logic, 3.798ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.541 - 1.730)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_0
    SLICE_X68Y223.C5     net (fanout=157)      1.467   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[0]
    SLICE_X68Y223.CMUX   Tilo                  0.358   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/N294
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_33
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_2_f7_2
    SLICE_X72Y185.B5     net (fanout=8)        2.434   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT[3]
    SLICE_X72Y185.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7[39]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux192111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (0.765ns logic, 3.901ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.541 - 1.730)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_2 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_2
    SLICE_X68Y223.CX     net (fanout=141)      1.553   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[2]
    SLICE_X68Y223.CMUX   Tcxc                  0.272   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/N294
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_2_f7_2
    SLICE_X72Y185.B5     net (fanout=8)        2.434   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT[3]
    SLICE_X72Y185.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7[39]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux192111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (0.679ns logic, 3.987ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.541 - 1.730)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.BMUX   Tshcko                0.420   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_1
    SLICE_X68Y223.C6     net (fanout=155)      1.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[1]
    SLICE_X68Y223.CMUX   Tilo                  0.358   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/N294
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_33
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_2_f7_2
    SLICE_X72Y185.B5     net (fanout=8)        2.434   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT[3]
    SLICE_X72Y185.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7[39]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux192111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (0.848ns logic, 3.815ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.541 - 1.730)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y208.BMUX   Tshcko                0.420   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[2]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2_1
    SLICE_X68Y223.D6     net (fanout=155)      1.384   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_rep2[1]
    SLICE_X68Y223.CMUX   Topdc                 0.355   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/N294
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_43
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/Mmux_dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT_2_f7_2
    SLICE_X72Y185.B5     net (fanout=8)        2.434   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT[3]
    SLICE_X72Y185.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7[39]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux192111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dq_tap<0>_7_38
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (0.845ns logic, 3.818ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_en (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (1.544 - 1.760)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_en to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y197.CQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_en
    SLICE_X78Y163.A6     net (fanout=14)       1.887   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata_en
    SLICE_X78Y163.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X70Y156.B6     net (fanout=24)       0.991   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X70Y156.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o11
    SLICE_X70Y156.C5     net (fanout=1)        0.319   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o1
    SLICE_X70Y156.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o12
    SLICE_X84Y147.CX     net (fanout=1)        0.882   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_9_o
    SLICE_X84Y147.CLK    Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n[4]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq4_0
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (0.556ns logic, 4.079ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_0_BRB0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.344ns (1.525 - 1.869)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y204.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rdlvl_done[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1
    SLICE_X64Y145.B6     net (fanout=63)       3.229   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rdlvl_done[1]
    SLICE_X64Y145.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done<1>_inv
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done<1>_inv1_INV_0
    SLICE_X65Y143.SR     net (fanout=2)        0.341   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done<1>_inv
    SLICE_X65Y143.CLK    Tsrck                 0.513   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_0_BRB0
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_active_dly_r_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.918ns logic, 3.570ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (1.618 - 1.613)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y139.CQ     Tcko                  0.337   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_dstate_FSM_FFd2
    SLICE_X109Y195.A3    net (fanout=679)      4.418   r_dstate_FSM_FFd2
    SLICE_X109Y195.CLK   Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[31]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<227>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (0.410ns logic, 4.418ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack:                  0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (1.516 - 1.743)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
    SLICE_X77Y179.A6     net (fanout=10)       1.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
    SLICE_X77Y179.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dm_ce[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_1123_o1
    SLICE_X62Y150.SR     net (fanout=22)       2.366   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_1123_o
    SLICE_X62Y150.CLK    Tsrck                 0.513   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[28]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_6
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (0.918ns logic, 3.674ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (1.516 - 1.743)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
    SLICE_X77Y179.A6     net (fanout=10)       1.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
    SLICE_X77Y179.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dm_ce[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_1123_o1
    SLICE_X62Y150.SR     net (fanout=22)       2.366   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_1123_o
    SLICE_X62Y150.CLK    Tsrck                 0.513   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[28]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (0.918ns logic, 3.674ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (1.516 - 1.743)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
    SLICE_X77Y179.A6     net (fanout=10)       1.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrlvl_active_r1
    SLICE_X77Y179.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dm_ce[0]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_1123_o1
    SLICE_X62Y150.SR     net (fanout=22)       2.366   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed[7]_wrlvl_active_r1_OR_1123_o
    SLICE_X62Y150.CLK    Tsrck                 0.513   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n[28]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d2_6
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (0.918ns logic, 3.674ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_infrastructure/rstdiv0_sync_r_7_10 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].rst_dm_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 0)
  Clock Path Skew:      -0.221ns (1.535 - 1.756)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_infrastructure/rstdiv0_sync_r_7_10 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].rst_dm_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y190.BQ     Tcko                  0.337   ddr3ctrl/rstdiv0_sync_r_7_12
                                                       ddr3ctrl/u_infrastructure/rstdiv0_sync_r_7_10
    SLICE_X64Y121.AX     net (fanout=10)       4.239   ddr3ctrl/rstdiv0_sync_r_7_10
    SLICE_X64Y121.CLK    Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].rst_dm_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].rst_dm_r
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (0.352ns logic, 4.239ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack:                  0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.584ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (1.515 - 1.743)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_1 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y196.AMUX   Tshcko                0.422   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata[194]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_1
    SLICE_X62Y160.B5     net (fanout=24)       3.507   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata[11]
    SLICE_X62Y160.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0471
    SLICE_X59Y159.D6     net (fanout=2)        0.373   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[51]
    SLICE_X59Y159.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.584ns (0.704ns logic, 3.880ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (1.618 - 1.613)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y139.CQ     Tcko                  0.337   r_dstate_FSM_FFd2
                                                       ahb2mig0/r_dstate_FSM_FFd2
    SLICE_X109Y195.D3    net (fanout=679)      4.408   r_dstate_FSM_FFd2
    SLICE_X109Y195.CLK   Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[31]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<224>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_31
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (0.407ns logic, 4.408ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack:                  0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 7)
  Clock Path Skew:      -0.124ns (1.520 - 1.644)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl to ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X65Y167.B6     net (fanout=12)       1.050   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[0]
    SLICE_X65Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>1
    SLICE_X65Y167.A6     net (fanout=1)        0.110   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
    SLICE_X65Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>2
    SLICE_X66Y167.A6     net (fanout=6)        0.258   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_ns<1>1
    SLICE_X66Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>3
    SLICE_X66Y167.C5     net (fanout=6)        0.815   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_ns
    SLICE_X66Y167.CMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_wr_config11
    SLICE_X63Y167.C5     net (fanout=4)        0.695   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/inhbt_wr_config
    SLICE_X63Y167.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rtc
    SLICE_X60Y167.B3     net (fanout=6)        0.730   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rtc[0]
    SLICE_X60Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/grant_config_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_ns<2>1
    SLICE_X60Y167.A6     net (fanout=1)        0.124   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_ns<2>1
    SLICE_X60Y167.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/grant_config_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_ns<2>2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (0.898ns logic, 3.782ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (1.523 - 1.644)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl to ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.AQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X65Y167.B6     net (fanout=12)       1.050   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[0]
    SLICE_X65Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>1
    SLICE_X65Y167.A6     net (fanout=1)        0.110   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
    SLICE_X65Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>2
    SLICE_X66Y167.A6     net (fanout=6)        0.258   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_ns<1>1
    SLICE_X66Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>3
    SLICE_X66Y167.C5     net (fanout=6)        0.815   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_ns
    SLICE_X66Y167.CMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_wr_config11
    SLICE_X66Y167.B2     net (fanout=4)        0.728   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/inhbt_wr_config
    SLICE_X66Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtc
    SLICE_X63Y168.D6     net (fanout=6)        0.661   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rtc[2]
    SLICE_X63Y168.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/grant_config_r[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_ns<1>1
    SLICE_X63Y168.C6     net (fanout=1)        0.110   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_ns<1>1
    SLICE_X63Y168.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/grant_config_r[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_ns<1>2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.941ns logic, 3.732ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (1.037 - 1.080)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_2 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y153.BMUX   Tshcko                0.420   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr_2
    SLICE_X56Y184.C3     net (fanout=81)       2.433   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/RdAdrsCntr[2]
    SLICE_X56Y184.CMUX   Tilo                  0.192   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[35]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[36].u_RAM64X1D/DP
    SLICE_X63Y157.AX     net (fanout=1)        1.667   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[36]
    SLICE_X63Y157.CLK    Tdick                 0.034   dfi_rddata_39
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rddata_36
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (0.646ns logic, 4.100ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd1 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (1.618 - 1.614)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd1 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y139.BQ     Tcko                  0.381   r_startsd
                                                       ahb2mig0/r_dstate_FSM_FFd1
    SLICE_X109Y195.A6    net (fanout=296)      4.338   migi_app_wdf_end
    SLICE_X109Y195.CLK   Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[31]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<227>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_28
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (0.454ns logic, 4.338ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 7)
  Clock Path Skew:      -0.120ns (1.524 - 1.644)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl to ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X65Y167.B5     net (fanout=12)       0.970   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rd_wr_r[1]
    SLICE_X65Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>1
    SLICE_X65Y167.A6     net (fanout=1)        0.110   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
    SLICE_X65Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns[1]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>2
    SLICE_X66Y167.A6     net (fanout=6)        0.258   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_ns<1>1
    SLICE_X66Y167.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_ns<1>3
    SLICE_X66Y167.C5     net (fanout=6)        0.815   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_ns
    SLICE_X66Y167.CMUX   Tilo                  0.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/inhbt_wr_config11
    SLICE_X66Y167.B2     net (fanout=4)        0.728   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/inhbt_wr_config
    SLICE_X66Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/dfi_odt_nom1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/rtc
    SLICE_X63Y167.B5     net (fanout=6)        0.727   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/rtc[2]
    SLICE_X63Y167.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_ns_norst_SW0
    SLICE_X63Y167.A6     net (fanout=1)        0.110   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/N246
    SLICE_X63Y167.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/io_config_valid_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_ns_norst
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_row_col0/io_config_valid_r_lcl
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.941ns logic, 3.718ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_04 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.203ns (1.435 - 1.638)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_04
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y184.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X24Y158.D6     net (fanout=2)        1.417   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X24Y158.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o1
    SLICE_X37Y126.CE     net (fanout=15)       2.391   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o
    SLICE_X37Y126.CLK    Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_06
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_04
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (0.767ns logic, 3.808ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_06 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.203ns (1.435 - 1.638)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_06
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y184.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X24Y158.D6     net (fanout=2)        1.417   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X24Y158.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o1
    SLICE_X37Y126.CE     net (fanout=15)       2.391   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o
    SLICE_X37Y126.CLK    Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_06
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_06
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (0.767ns logic, 3.808ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_05 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.203ns (1.435 - 1.638)
  Source Clock:         clk_ddr rising at 0.000ns
  Destination Clock:    clk_ddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_05
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y184.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X24Y158.D6     net (fanout=2)        1.417   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/store_sr_r
    SLICE_X24Y158.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o1
    SLICE_X37Y126.CE     net (fanout=15)       2.391   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_valid_r_store_sr_r_AND_5027_o
    SLICE_X37Y126.CLK    Tceck                 0.318   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_06
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall0_r_05
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (0.767ns logic, 3.808ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_pll" TS_clk_ref HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: lock/SR
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete/SR
  Location pin: OLOGIC_X1Y85.SR
  Clock network: ddr3ctrl/rstdiv0_sync_r_7_37
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMB/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMB/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMC/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMC/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: read_fifo.fifo_out_data_r_5/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X68Y147.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data_mask[15]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X68Y168.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data[55]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMA/CLK
  Location pin: SLICE_X68Y169.CLK
  Clock network: clk_ddr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_clk_rd_base = PERIOD TIMEGRP 
"ddr3ctrl_clk_rd_base" TS_clk_ref / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_pll_100 = PERIOD TIMEGRP    
     "ddr3ctrl_u_infrastructure_clk_pll_100" TS_clk_ref / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.176ns.
--------------------------------------------------------------------------------
Slack:                  1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 (FF)
  Destination:          vgadvi.dvi0/clkval_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (2.763 - 2.940)
  Source Clock:         clk_ddr rising at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.105ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 to vgadvi.dvi0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y149.DQ    Tcko                  0.337   dfi_init_complete_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1
    SLICE_X111Y144.A6    net (fanout=32)       0.559   dfi_init_complete_1
    SLICE_X111Y144.A     Tilo                  0.068   dfi_init_complete_inv
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/dfi_init_complete_inv1_INV_0
    SLICE_X106Y104.SR    net (fanout=8)        1.515   dfi_init_complete_inv
    SLICE_X106Y104.CLK   Trck                  0.248   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.653ns logic, 2.074ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 (FF)
  Destination:          vgadvi.dvi0/clkval_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (2.763 - 2.940)
  Source Clock:         clk_ddr rising at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.105ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 to vgadvi.dvi0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y149.DQ    Tcko                  0.337   dfi_init_complete_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1
    SLICE_X111Y144.A6    net (fanout=32)       0.559   dfi_init_complete_1
    SLICE_X111Y144.A     Tilo                  0.068   dfi_init_complete_inv
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/dfi_init_complete_inv1_INV_0
    SLICE_X106Y104.SR    net (fanout=8)        1.515   dfi_init_complete_inv
    SLICE_X106Y104.CLK   Trck                  0.248   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.653ns logic, 2.074ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  9.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval_0 (FF)
  Destination:          vgadvi.dvi0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.105ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval_0 to vgadvi.dvi0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y104.AQ    Tcko                  0.381   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/clkval_0
    SLICE_X106Y104.B1    net (fanout=3)        0.492   vgadvi.dvi0/clkval[0]
    SLICE_X106Y104.CLK   Tas                   0.028   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/Mcount_clkval_xor<1>11
                                                       vgadvi.dvi0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.409ns logic, 0.492ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  9.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval_1 (FF)
  Destination:          vgadvi.dvi0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.105ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval_1 to vgadvi.dvi0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y104.BQ    Tcko                  0.381   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/clkval_1
    SLICE_X106Y104.B4    net (fanout=2)        0.281   vgadvi.dvi0/clkval[1]
    SLICE_X106Y104.CLK   Tas                   0.028   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/Mcount_clkval_xor<1>11
                                                       vgadvi.dvi0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.409ns logic, 0.281ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  9.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgadvi.dvi0/clkval_0 (FF)
  Destination:          vgadvi.dvi0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.105ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgadvi.dvi0/clkval_0 to vgadvi.dvi0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y104.AQ    Tcko                  0.381   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/clkval_0
    SLICE_X106Y104.A5    net (fanout=3)        0.201   vgadvi.dvi0/clkval[0]
    SLICE_X106Y104.CLK   Tas                   0.030   vgadvi.dvi0/clkval[1]
                                                       vgadvi.dvi0/Mcount_clkval_xor<0>11_INV_0
                                                       vgadvi.dvi0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.411ns logic, 0.201ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_pll_100 = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_pll_100" TS_clk_ref / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.571ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk100/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk100/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_pll_100
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: vgadvi.dvi0/clkval[1]/SR
  Logical resource: vgadvi.dvi0/clkval_0/SR
  Location pin: SLICE_X106Y104.SR
  Clock network: dfi_init_complete_inv
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: vgadvi.dvi0/clkval[1]/SR
  Logical resource: vgadvi.dvi0/clkval_1/SR
  Location pin: SLICE_X106Y104.SR
  Clock network: dfi_init_complete_inv
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: vgadvi.dvi0/clkval[1]/CLK
  Logical resource: vgadvi.dvi0/clkval_0/CK
  Location pin: SLICE_X106Y104.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: vgadvi.dvi0/clkval[1]/CLK
  Logical resource: vgadvi.dvi0/clkval_0/CK
  Location pin: SLICE_X106Y104.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.272ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: vgadvi.dvi0/clkval[1]/CLK
  Logical resource: vgadvi.dvi0/clkval_0/CK
  Location pin: SLICE_X106Y104.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: vgadvi.dvi0/clkval[1]/CLK
  Logical resource: vgadvi.dvi0/clkval_1/CK
  Location pin: SLICE_X106Y104.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: vgadvi.dvi0/clkval[1]/CLK
  Logical resource: vgadvi.dvi0/clkval_1/CK
  Location pin: SLICE_X106Y104.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.272ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: vgadvi.dvi0/clkval[1]/CLK
  Logical resource: vgadvi.dvi0/clkval_1/CK
  Location pin: SLICE_X106Y104.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 990.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk100/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk100/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_pll_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_pll_amba = PERIOD TIMEGRP   
      "ddr3ctrl_u_infrastructure_clk_pll_amba" TS_clk_ref / 0.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41875114 paths analyzed, 40428 endpoints analyzed, 1372 failing endpoints
 1372 timing errors detected. (1372 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.458ns.
--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT9   Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_9
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT33  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN33   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_33
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT32  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN32   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_32
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT31  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN31   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_31
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT30  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN30   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_30
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT3   Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN3    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_3
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT29  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN29   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_29
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT28  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN28   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_28
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT27  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN27   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_27
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT26  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN26   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_26
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT25  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN25   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_25
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT24  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN24   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_24
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT23  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN23   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_23
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT22  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN22   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_22
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT34  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN34   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_34
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT20  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN20   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_20
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT2   Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN2    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_2
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT19  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN19   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_19
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT18  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN18   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_18
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT17  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN17   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_17
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT16  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN16   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_16
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT15  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN15   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_15
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT14  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN14   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_14
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT13  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN13   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_13
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT12  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN12   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_12
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT11  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN11   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_11
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT10  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN10   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_10
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT1   Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN1    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_1
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT0   Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN0    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_0
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 (FF)
  Destination:          nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          8.333ns
  Data Path Delay:      10.397ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.001ns (1.043 - 1.042)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 8.333ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8 to nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y82.AQ      Tcko                  0.381   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[9]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2_8
    SLICE_X43Y80.C4      net (fanout=4)        0.534   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_e_op2[8]
    SLICE_X43Y80.C       Tilo                  0.068   nosh.cpu[0].l3s.u0/leon3x0/p0/iu/r_x_ctrl_rd[3]
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/iu/Mmux_comb.mul_op2311
    DSP48_X2Y34.A8       net (fanout=1)        0.782   nosh.cpu[0].l3s.u0/leon3x0/p0/muli_op2[8]
    DSP48_X2Y34.PCOUT21  Tdspdo_A_PCOUT_MULT   3.920   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X2Y35.PCIN21   net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCIN_21
    DSP48_X2Y35.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X2Y36.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X2Y36.PCOUT9   Tdspdo_PCIN_PCOUT     1.684   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X2Y37.PCIN9    net (fanout=1)        0.002   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3_PCIN_9
    DSP48_X2Y37.CLK      Tdspdck_PCIN_PREG     1.338   nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       nosh.cpu[0].l3s.u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     10.397ns (9.075ns logic, 1.322ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_pll_amba = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_pll_amba" TS_clk_ref / 0.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_oen/SR
  Logical resource: mg2.sr1/r_oen/SR
  Location pin: OLOGIC_X1Y90.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: etho_mdc/SR
  Logical resource: eth0.e1/m100.u0/ethc0/r_mdioclk/SR
  Location pin: OLOGIC_X2Y41.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[16]/SR
  Logical resource: mg2.sr1/rbdrive_16/SR
  Location pin: OLOGIC_X1Y92.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[17]/SR
  Logical resource: mg2.sr1/rbdrive_17/SR
  Location pin: OLOGIC_X1Y93.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[18]/SR
  Logical resource: mg2.sr1/rbdrive_18/SR
  Location pin: OLOGIC_X1Y94.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[19]/SR
  Logical resource: mg2.sr1/rbdrive_19/SR
  Location pin: OLOGIC_X1Y95.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[20]/SR
  Logical resource: mg2.sr1/rbdrive_20/SR
  Location pin: OLOGIC_X1Y104.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[21]/SR
  Logical resource: mg2.sr1/rbdrive_21/SR
  Location pin: OLOGIC_X1Y105.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[22]/SR
  Logical resource: mg2.sr1/rbdrive_22/SR
  Location pin: OLOGIC_X1Y106.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[23]/SR
  Logical resource: mg2.sr1/rbdrive_23/SR
  Location pin: OLOGIC_X1Y107.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[24]/SR
  Logical resource: mg2.sr1/rbdrive_24/SR
  Location pin: OLOGIC_X1Y108.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[25]/SR
  Logical resource: mg2.sr1/rbdrive_25/SR
  Location pin: OLOGIC_X1Y109.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: etho_mdio_o/SR
  Logical resource: eth0.e1/m100.u0/ethc0/r_mdioen_1/SR
  Location pin: OLOGIC_X2Y40.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_romsn[0]/SR
  Logical resource: mg2.sr1/r_romsn_0/SR
  Location pin: OLOGIC_X1Y91.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[26]/SR
  Logical resource: mg2.sr1/rbdrive_26/SR
  Location pin: OLOGIC_X1Y110.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[27]/SR
  Logical resource: mg2.sr1/rbdrive_27/SR
  Location pin: OLOGIC_X1Y111.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[28]/SR
  Logical resource: mg2.sr1/rbdrive_28/SR
  Location pin: OLOGIC_X1Y112.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[29]/SR
  Logical resource: mg2.sr1/rbdrive_29/SR
  Location pin: OLOGIC_X1Y113.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[30]/SR
  Logical resource: mg2.sr1/rbdrive_30/SR
  Location pin: OLOGIC_X1Y114.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_data[31]/SR
  Logical resource: mg2.sr1/rbdrive_31/SR
  Location pin: OLOGIC_X1Y115.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: dsuo_active/SR
  Logical resource: dsugen.dsugen.dsu0/x0/r_act/SR
  Location pin: OLOGIC_X1Y84.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: rstoutl/SR
  Logical resource: rst0/rstoutl/SR
  Location pin: OLOGIC_X1Y86.SR
  Clock network: sys_rst_act_hi
--------------------------------------------------------------------------------
Slack: 5.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: memo_writen/SR
  Logical resource: mg2.sr1/r_writen/SR
  Location pin: OLOGIC_X1Y89.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 6.111ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: nosh.cpu[0].l3s.u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKARDCLKL
  Logical resource: nosh.cpu[0].l3s.u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKARDCLKL
  Location pin: RAMB36_X3Y25.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 6.111ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: nosh.cpu[0].l3s.u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLKL
  Logical resource: nosh.cpu[0].l3s.u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLKL
  Location pin: RAMB36_X3Y25.CLKBWRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 6.111ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: dsugen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKARDCLKL
  Logical resource: dsugen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKARDCLKL
  Location pin: RAMB36_X5Y21.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 6.111ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: dsugen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLKL
  Logical resource: dsugen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKBWRCLKL
  Location pin: RAMB36_X5Y21.CLKBWRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 6.111ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: nosh.cpu[0].l3s.u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKARDCLKL
  Logical resource: nosh.cpu[0].l3s.u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKARDCLKL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 6.111ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: nosh.cpu[0].l3s.u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKBWRCLKL
  Logical resource: nosh.cpu[0].l3s.u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0/CLKBWRCLKL
  Location pin: RAMB36_X1Y13.CLKBWRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 6.111ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r/CLKARDCLK
  Logical resource: nosh.cpu[0].l3s.u0/leon3x0/cmem0/dme.dd0[1].ddata0/xc2v.x0/a10.x[0].r/CLKARDCLK
  Location pin: RAMB18_X4Y26.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns BEFORE COMP "clk_33";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.159ns.
--------------------------------------------------------------------------------
Slack:                  19.841ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[6] (PAD)
  Destination:          grace.grace0/s_rdata_6 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[6] to grace.grace0/s_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF16.I               Tiopi                 0.367   sysace_d[6]
                                                       sysace_d[6]
                                                       sysace_d_pads/v[6].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.B3      net (fanout=1)        1.517   acei_di[6]
    SLICE_X66Y64.CLK     Tas                   0.030   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT131
                                                       grace.grace0/s_rdata_6
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.397ns logic, 1.517ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  19.842ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[6] (PAD)
  Destination:          grace.grace0/s_rdata_14 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[6] to grace.grace0/s_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF16.I               Tiopi                 0.367   sysace_d[6]
                                                       sysace_d[6]
                                                       sysace_d_pads/v[6].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.B3      net (fanout=1)        1.517   acei_di[6]
    SLICE_X66Y64.CLK     Tas                   0.029   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT61
                                                       grace.grace0/s_rdata_14
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.396ns logic, 1.517ns route)
                                                       (20.7% logic, 79.3% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  19.939ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[7] (PAD)
  Destination:          grace.grace0/s_rdata_15 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.816ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[7] to grace.grace0/s_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN15.I               Tiopi                 0.415   sysace_d[7]
                                                       sysace_d[7]
                                                       sysace_d_pads/v[7].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.C2      net (fanout=1)        1.371   acei_di[7]
    SLICE_X66Y64.CLK     Tas                   0.030   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT71
                                                       grace.grace0/s_rdata_15
    -------------------------------------------------  ---------------------------
    Total                                      1.816ns (0.445ns logic, 1.371ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  19.946ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[7] (PAD)
  Destination:          grace.grace0/s_rdata_7 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[7] to grace.grace0/s_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN15.I               Tiopi                 0.415   sysace_d[7]
                                                       sysace_d[7]
                                                       sysace_d_pads/v[7].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.C2      net (fanout=1)        1.371   acei_di[7]
    SLICE_X66Y64.CLK     Tas                   0.023   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT141
                                                       grace.grace0/s_rdata_7
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.438ns logic, 1.371ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  19.986ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[1] (PAD)
  Destination:          grace.grace0/s_rdata_1 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[1] to grace.grace0/s_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ17.I               Tiopi                 0.385   sysace_d[1]
                                                       sysace_d[1]
                                                       sysace_d_pads/v[1].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.D5      net (fanout=1)        1.355   acei_di[1]
    SLICE_X66Y64.CLK     Tas                   0.029   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT81
                                                       grace.grace0/s_rdata_1
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.414ns logic, 1.355ns route)
                                                       (23.4% logic, 76.6% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  19.988ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[1] (PAD)
  Destination:          grace.grace0/s_rdata_9 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[1] to grace.grace0/s_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ17.I               Tiopi                 0.385   sysace_d[1]
                                                       sysace_d[1]
                                                       sysace_d_pads/v[1].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.D5      net (fanout=1)        1.355   acei_di[1]
    SLICE_X66Y64.CLK     Tas                   0.027   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT161
                                                       grace.grace0/s_rdata_9
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.412ns logic, 1.355ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.094ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[4] (PAD)
  Destination:          grace.grace0/s_rdata_12 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.664ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[4] to grace.grace0/s_rdata_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG16.I               Tiopi                 0.374   sysace_d[4]
                                                       sysace_d[4]
                                                       sysace_d_pads/v[4].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.D1      net (fanout=1)        1.261   acei_di[4]
    SLICE_X67Y51.CLK     Tas                   0.029   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT41
                                                       grace.grace0/s_rdata_12
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.403ns logic, 1.261ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.101ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[4] (PAD)
  Destination:          grace.grace0/s_rdata_4 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.657ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[4] to grace.grace0/s_rdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG16.I               Tiopi                 0.374   sysace_d[4]
                                                       sysace_d[4]
                                                       sysace_d_pads/v[4].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.D1      net (fanout=1)        1.261   acei_di[4]
    SLICE_X67Y51.CLK     Tas                   0.022   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT111
                                                       grace.grace0/s_rdata_4
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.396ns logic, 1.261ns route)
                                                       (23.9% logic, 76.1% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[3] (PAD)
  Destination:          grace.grace0/s_rdata_11 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.590ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[3] to grace.grace0/s_rdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP16.I               Tiopi                 0.429   sysace_d[3]
                                                       sysace_d[3]
                                                       sysace_d_pads/v[3].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.C4      net (fanout=1)        1.131   acei_di[3]
    SLICE_X67Y51.CLK     Tas                   0.030   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT31
                                                       grace.grace0/s_rdata_11
    -------------------------------------------------  ---------------------------
    Total                                      1.590ns (0.459ns logic, 1.131ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.168ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[5] (PAD)
  Destination:          grace.grace0/s_rdata_13 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.587ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[5] to grace.grace0/s_rdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH15.I               Tiopi                 0.379   sysace_d[5]
                                                       sysace_d[5]
                                                       sysace_d_pads/v[5].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.A4      net (fanout=1)        1.177   acei_di[5]
    SLICE_X66Y64.CLK     Tas                   0.031   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT51
                                                       grace.grace0/s_rdata_13
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (0.410ns logic, 1.177ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.170ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[3] (PAD)
  Destination:          grace.grace0/s_rdata_3 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.588ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[3] to grace.grace0/s_rdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP16.I               Tiopi                 0.429   sysace_d[3]
                                                       sysace_d[3]
                                                       sysace_d_pads/v[3].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.C4      net (fanout=1)        1.131   acei_di[3]
    SLICE_X67Y51.CLK     Tas                   0.028   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT101
                                                       grace.grace0/s_rdata_3
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.457ns logic, 1.131ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.171ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[5] (PAD)
  Destination:          grace.grace0/s_rdata_5 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[5] to grace.grace0/s_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH15.I               Tiopi                 0.379   sysace_d[5]
                                                       sysace_d[5]
                                                       sysace_d_pads/v[5].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X66Y64.A4      net (fanout=1)        1.177   acei_di[5]
    SLICE_X66Y64.CLK     Tas                   0.028   ahbso[7]_hrdata[17]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT121
                                                       grace.grace0/s_rdata_5
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.407ns logic, 1.177ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X66Y64.CLK     net (fanout=35)       0.773   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.329ns logic, 1.451ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.271ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[0] (PAD)
  Destination:          grace.grace0/s_rdata_0 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[0] to grace.grace0/s_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM15.I               Tiopi                 0.407   sysace_d[0]
                                                       sysace_d[0]
                                                       sysace_d_pads/v[0].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.A4      net (fanout=1)        1.049   acei_di[0]
    SLICE_X67Y51.CLK     Tas                   0.031   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT17
                                                       grace.grace0/s_rdata_0
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.438ns logic, 1.049ns route)
                                                       (29.5% logic, 70.5% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.274ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[0] (PAD)
  Destination:          grace.grace0/s_rdata_8 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[0] to grace.grace0/s_rdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM15.I               Tiopi                 0.407   sysace_d[0]
                                                       sysace_d[0]
                                                       sysace_d_pads/v[0].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.A4      net (fanout=1)        1.049   acei_di[0]
    SLICE_X67Y51.CLK     Tas                   0.028   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT151
                                                       grace.grace0/s_rdata_8
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (0.435ns logic, 1.049ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.319ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[2] (PAD)
  Destination:          grace.grace0/s_rdata_2 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.439ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[2] to grace.grace0/s_rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ16.I               Tiopi                 0.384   sysace_d[2]
                                                       sysace_d[2]
                                                       sysace_d_pads/v[2].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.B5      net (fanout=1)        1.025   acei_di[2]
    SLICE_X67Y51.CLK     Tas                   0.030   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT91
                                                       grace.grace0/s_rdata_2
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.414ns logic, 1.025ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  20.320ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sysace_d[2] (PAD)
  Destination:          grace.grace0/s_rdata_10 (FF)
  Destination Clock:    clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      1.438ns (Levels of Logic = 2)
  Clock Path Delay:     1.783ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: sysace_d[2] to grace.grace0/s_rdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ16.I               Tiopi                 0.384   sysace_d[2]
                                                       sysace_d[2]
                                                       sysace_d_pads/v[2].x0/xcv.x0/cmos0.cmos_25.slow0.op/IBUF
    SLICE_X67Y51.B5      net (fanout=1)        1.025   acei_di[2]
    SLICE_X67Y51.CLK     Tas                   0.029   ahbso[7]_hrdata[12]
                                                       grace.grace0/Mmux_s_rdata[15]_s_rdata[15]_mux_74_OUT21
                                                       grace.grace0/s_rdata_10
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.413ns logic, 1.025ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to grace.grace0/s_rdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clkace_BUFG
                                                       clkace_BUFG
    SLICE_X67Y51.CLK     net (fanout=35)       0.776   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.329ns logic, 1.454ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "clk_33";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.300ns.
--------------------------------------------------------------------------------
Slack:                  12.700ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_addr_1 (FF)
  Destination:          sysace_mpa[1] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.891ns (Levels of Logic = 1)
  Clock Path Delay:     4.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y24.CLK     net (fanout=35)       1.995   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.771ns logic, 3.613ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_addr_1 to sysace_mpa[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y24.OQ      Tockq                 0.625   aceo_addr[1]
                                                       grace.grace0/s_aceo_addr_1
    AP15.O               net (fanout=1)        0.002   aceo_addr[1]
    AP15.PAD             Tioop                 2.264   sysace_mpa[1]
                                                       sysace_mpa_pads/v[1].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpa[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (2.889ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.701ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_3 (FF)
  Destination:          sysace_d[3] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)
  Clock Path Delay:     4.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y25.CLK     net (fanout=35)       1.995   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.771ns logic, 3.613ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_3 to sysace_d[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.OQ      Tockq                 0.625   aceo_do[3]
                                                       grace.grace0/s_aceo_do_3
    AP16.O               net (fanout=1)        0.002   aceo_do[3]
    AP16.PAD             Tioop                 2.263   sysace_d[3]
                                                       sysace_d_pads/v[3].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[3]
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (2.888ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.704ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_7 (FF)
  Destination:          sysace_d[7] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y29.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_7 to sysace_d[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.OQ      Tockq                 0.625   aceo_do[7]
                                                       grace.grace0/s_aceo_do_7
    AN15.O               net (fanout=1)        0.002   aceo_do[7]
    AN15.PAD             Tioop                 2.249   sysace_d[7]
                                                       sysace_d_pads/v[7].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[7]
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (2.874ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.711ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_oen (FF)
  Destination:          sysace_mpoe (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.869ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_oen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y33.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_oen to sysace_mpoe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y33.OQ      Tockq                 0.625   aceo_oen
                                                       grace.grace0/s_aceo_oen
    AL15.O               net (fanout=1)        0.002   aceo_oen
    AL15.PAD             Tioop                 2.242   sysace_mpoe
                                                       sysace_mpoe_pad/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpoe
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (2.867ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.712ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_0 (FF)
  Destination:          sysace_d[0] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y28.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_0 to sysace_d[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y28.OQ      Tockq                 0.625   aceo_do[0]
                                                       grace.grace0/s_aceo_do_0
    AM15.O               net (fanout=1)        0.002   aceo_do[0]
    AM15.PAD             Tioop                 2.241   sysace_d[0]
                                                       sysace_d_pads/v[0].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (2.866ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.713ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_wen (FF)
  Destination:          sysace_mpwe (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.867ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_wen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y32.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_wen to sysace_mpwe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y32.OQ      Tockq                 0.625   aceo_wen
                                                       grace.grace0/s_aceo_wen
    AL14.O               net (fanout=1)        0.002   aceo_wen
    AL14.PAD             Tioop                 2.240   sysace_mpwe
                                                       sysace_mpwe_pad/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpwe
    -------------------------------------------------  ---------------------------
    Total                                      2.867ns (2.865ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.717ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_addr_6 (FF)
  Destination:          sysace_mpa[6] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y37.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_addr_6 to sysace_mpa[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y37.OQ      Tockq                 0.625   aceo_addr[6]
                                                       grace.grace0/s_aceo_addr_6
    AK14.O               net (fanout=1)        0.002   aceo_addr[6]
    AK14.PAD             Tioop                 2.236   sysace_mpa[6]
                                                       sysace_mpa_pads/v[6].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpa[6]
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.861ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.730ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_4 (FF)
  Destination:          sysace_d[3] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 1)
  Clock Path Delay:     4.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y25.CLK     net (fanout=35)       1.995   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.771ns logic, 3.613ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_4 to sysace_d[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y25.TQ      Tockq                 0.596   aceo_do[3]
                                                       grace.grace0/s_aceo_doen_4
    AP16.T               net (fanout=1)        0.002   s_aceo_doen_4
    AP16.PAD             Tiotp                 2.263   sysace_d[3]
                                                       sysace_d_pads/v[3].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[3]
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (2.859ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.733ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_cen (FF)
  Destination:          sysace_mpce (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_cen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y36.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_cen to sysace_mpce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y36.OQ      Tockq                 0.625   aceo_cen
                                                       grace.grace0/s_aceo_cen
    AJ14.O               net (fanout=1)        0.002   aceo_cen
    AJ14.PAD             Tioop                 2.220   sysace_mpce
                                                       sysace_mpce_pad/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpce
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (2.845ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.733ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_8 (FF)
  Destination:          sysace_d[7] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y29.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_8 to sysace_d[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y29.TQ      Tockq                 0.596   aceo_do[7]
                                                       grace.grace0/s_aceo_doen_8
    AN15.T               net (fanout=1)        0.002   s_aceo_doen_8
    AN15.PAD             Tiotp                 2.249   sysace_d[7]
                                                       sysace_d_pads/v[7].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[7]
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (2.845ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.733ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_addr_4 (FF)
  Destination:          sysace_mpa[4] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 1)
  Clock Path Delay:     4.405ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y39.CLK     net (fanout=35)       2.016   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.771ns logic, 3.634ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_addr_4 to sysace_mpa[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y39.OQ      Tockq                 0.625   aceo_addr[4]
                                                       grace.grace0/s_aceo_addr_4
    AG15.O               net (fanout=1)        0.002   aceo_addr[4]
    AG15.PAD             Tioop                 2.210   sysace_mpa[4]
                                                       sysace_mpa_pads/v[4].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpa[4]
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (2.835ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.734ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_1 (FF)
  Destination:          sysace_d[1] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y27.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_1 to sysace_d[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.OQ      Tockq                 0.625   aceo_do[1]
                                                       grace.grace0/s_aceo_do_1
    AJ17.O               net (fanout=1)        0.002   aceo_do[1]
    AJ17.PAD             Tioop                 2.219   sysace_d[1]
                                                       sysace_d_pads/v[1].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (2.844ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.735ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_2 (FF)
  Destination:          sysace_d[2] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.845ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y26.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_2 to sysace_d[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y26.OQ      Tockq                 0.625   aceo_do[2]
                                                       grace.grace0/s_aceo_do_2
    AJ16.O               net (fanout=1)        0.002   aceo_do[2]
    AJ16.PAD             Tioop                 2.218   sysace_d[2]
                                                       sysace_d_pads/v[2].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[2]
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (2.843ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.740ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_5 (FF)
  Destination:          sysace_d[5] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y34.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_5 to sysace_d[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y34.OQ      Tockq                 0.625   aceo_do[5]
                                                       grace.grace0/s_aceo_do_5
    AH15.O               net (fanout=1)        0.002   aceo_do[5]
    AH15.PAD             Tioop                 2.213   sysace_d[5]
                                                       sysace_d_pads/v[5].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[5]
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (2.838ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.741ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_1 (FF)
  Destination:          sysace_d[0] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.839ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y28.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_1 to sysace_d[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y28.TQ      Tockq                 0.596   aceo_do[0]
                                                       grace.grace0/s_aceo_doen_1
    AM15.T               net (fanout=1)        0.002   s_aceo_doen_1
    AM15.PAD             Tiotp                 2.241   sysace_d[0]
                                                       sysace_d_pads/v[0].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (2.837ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.742ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_addr_5 (FF)
  Destination:          sysace_mpa[5] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.828ns (Levels of Logic = 1)
  Clock Path Delay:     4.405ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y38.CLK     net (fanout=35)       2.016   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.771ns logic, 3.634ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_addr_5 to sysace_mpa[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y38.OQ      Tockq                 0.625   aceo_addr[5]
                                                       grace.grace0/s_aceo_addr_5
    AF15.O               net (fanout=1)        0.002   aceo_addr[5]
    AF15.PAD             Tioop                 2.201   sysace_mpa[5]
                                                       sysace_mpa_pads/v[5].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpa[5]
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (2.826ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.745ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_4 (FF)
  Destination:          sysace_d[4] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y31.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_4 to sysace_d[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.OQ      Tockq                 0.625   aceo_do[4]
                                                       grace.grace0/s_aceo_do_4
    AG16.O               net (fanout=1)        0.002   aceo_do[4]
    AG16.PAD             Tioop                 2.208   sysace_d[4]
                                                       sysace_d_pads/v[4].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[4]
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (2.833ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.752ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_do_6 (FF)
  Destination:          sysace_d[6] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.828ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_do_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y30.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_do_6 to sysace_d[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y30.OQ      Tockq                 0.625   aceo_do[6]
                                                       grace.grace0/s_aceo_do_6
    AF16.O               net (fanout=1)        0.002   aceo_do[6]
    AF16.PAD             Tioop                 2.201   sysace_d[6]
                                                       sysace_d_pads/v[6].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[6]
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (2.826ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.754ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_addr_3 (FF)
  Destination:          sysace_mpa[3] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 1)
  Clock Path Delay:     4.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y23.CLK     net (fanout=35)       1.995   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.771ns logic, 3.613ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_addr_3 to sysace_mpa[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y23.OQ      Tockq                 0.625   aceo_addr[3]
                                                       grace.grace0/s_aceo_addr_3
    AH17.O               net (fanout=1)        0.002   aceo_addr[3]
    AH17.PAD             Tioop                 2.210   sysace_mpa[3]
                                                       sysace_mpa_pads/v[3].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpa[3]
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (2.835ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.763ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_2 (FF)
  Destination:          sysace_d[1] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.817ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y27.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_2 to sysace_d[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y27.TQ      Tockq                 0.596   aceo_do[1]
                                                       grace.grace0/s_aceo_doen_2
    AJ17.T               net (fanout=1)        0.002   s_aceo_doen_2
    AJ17.PAD             Tiotp                 2.219   sysace_d[1]
                                                       sysace_d_pads/v[1].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.817ns (2.815ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.764ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_3 (FF)
  Destination:          sysace_d[2] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.816ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y26.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_3 to sysace_d[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y26.TQ      Tockq                 0.596   aceo_do[2]
                                                       grace.grace0/s_aceo_doen_3
    AJ16.T               net (fanout=1)        0.002   s_aceo_doen_3
    AJ16.PAD             Tiotp                 2.218   sysace_d[2]
                                                       sysace_d_pads/v[2].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[2]
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (2.814ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.764ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_addr_2 (FF)
  Destination:          sysace_mpa[2] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.827ns (Levels of Logic = 1)
  Clock Path Delay:     4.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y22.CLK     net (fanout=35)       1.995   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.771ns logic, 3.613ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_addr_2 to sysace_mpa[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y22.OQ      Tockq                 0.625   aceo_addr[2]
                                                       grace.grace0/s_aceo_addr_2
    AG17.O               net (fanout=1)        0.002   aceo_addr[2]
    AG17.PAD             Tioop                 2.200   sysace_mpa[2]
                                                       sysace_mpa_pads/v[2].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpa[2]
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (2.825ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.769ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_6 (FF)
  Destination:          sysace_d[5] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y34.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_6 to sysace_d[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y34.TQ      Tockq                 0.596   aceo_do[5]
                                                       grace.grace0/s_aceo_doen_6
    AH15.T               net (fanout=1)        0.002   s_aceo_doen_6
    AH15.PAD             Tiotp                 2.213   sysace_d[5]
                                                       sysace_d_pads/v[5].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[5]
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (2.809ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.774ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_5 (FF)
  Destination:          sysace_d[4] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y31.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_5 to sysace_d[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y31.TQ      Tockq                 0.596   aceo_do[4]
                                                       grace.grace0/s_aceo_doen_5
    AG16.T               net (fanout=1)        0.002   s_aceo_doen_5
    AG16.PAD             Tiotp                 2.208   sysace_d[4]
                                                       sysace_d_pads/v[4].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[4]
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (2.804ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.778ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_addr_0 (FF)
  Destination:          sysace_mpa[0] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.813ns (Levels of Logic = 1)
  Clock Path Delay:     4.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y21.CLK     net (fanout=35)       1.995   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (0.771ns logic, 3.613ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_addr_0 to sysace_mpa[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y21.OQ      Tockq                 0.625   aceo_addr[0]
                                                       grace.grace0/s_aceo_addr_0
    AC15.O               net (fanout=1)        0.002   aceo_addr[0]
    AC15.PAD             Tioop                 2.186   sysace_mpa[0]
                                                       sysace_mpa_pads/v[0].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       sysace_mpa[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (2.811ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  12.781ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               grace.grace0/s_aceo_doen_7 (FF)
  Destination:          sysace_d[6] (PAD)
  Source Clock:         clkace_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 1)
  Clock Path Delay:     4.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk_33 to grace.grace0/s_aceo_doen_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.679   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.618   clkace
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.092   clkace_BUFG
                                                       clkace_BUFG
    OLOGIC_X2Y30.CLK     net (fanout=35)       2.006   clkace_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (0.771ns logic, 3.624ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Data Path at Slow Process Corner: grace.grace0/s_aceo_doen_7 to sysace_d[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y30.TQ      Tockq                 0.596   aceo_do[6]
                                                       grace.grace0/s_aceo_doen_7
    AF16.T               net (fanout=1)        0.002   s_aceo_doen_7
    AF16.PAD             Tiotp                 2.201   sysace_d[6]
                                                       sysace_d_pads/v[6].x0/xcv.x0/cmos0.cmos_25.slow0.op/OBUFT
                                                       sysace_d[6]
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (2.797ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 5 ns BEFORE COMP "erx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.137ns.
--------------------------------------------------------------------------------
Slack:                  3.863ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd[0] (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_0 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 1)
  Clock Path Delay:     3.831ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erxd[0] to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.766   erxd[0]
                                                       erxd[0]
                                                       ethpads.erxd_pad/v[0].x0/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y49.DDLY    net (fanout=1)        4.046   ethi_rxd[0]
    ILOGIC_X2Y49.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[0]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_0
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.897ns logic, 4.046ns route)
                                                       (18.1% logic, 81.9% route)

  Minimum Clock Path at Slow Process Corner: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.739   erx_clk
                                                       erx_clk
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.213   ethpads.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.087   ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y49.CLK     net (fanout=58)       1.792   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (0.826ns logic, 3.005ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.863ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd[3] (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_3 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.943ns (Levels of Logic = 1)
  Clock Path Delay:     3.831ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erxd[3] to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.766   erxd[3]
                                                       erxd[3]
                                                       ethpads.erxd_pad/v[3].x0/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y52.DDLY    net (fanout=1)        4.046   ethi_rxd[3]
    ILOGIC_X2Y52.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[3]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_3
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (0.897ns logic, 4.046ns route)
                                                       (18.1% logic, 81.9% route)

  Minimum Clock Path at Slow Process Corner: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.739   erx_clk
                                                       erx_clk
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.213   ethpads.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.087   ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y52.CLK     net (fanout=58)       1.792   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (0.826ns logic, 3.005ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.873ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_dv (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 1)
  Clock Path Delay:     3.831ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erx_dv to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.756   erx_dv
                                                       erx_dv
                                                       ethpads.erxdv_pad/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y48.DDLY    net (fanout=1)        4.046   ethi_rx_dv
    ILOGIC_X2Y48.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (0.887ns logic, 4.046ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.739   erx_clk
                                                       erx_clk
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.213   ethpads.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.087   ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y48.CLK     net (fanout=58)       1.792   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (0.826ns logic, 3.005ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.905ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_er (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_er (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.901ns (Levels of Logic = 1)
  Clock Path Delay:     3.831ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erx_er to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.724   erx_er
                                                       erx_er
                                                       ethpads.erxer_pad/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y47.DDLY    net (fanout=1)        4.046   ethi_rx_er
    ILOGIC_X2Y47.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_er
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_er
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (0.855ns logic, 4.046ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.739   erx_clk
                                                       erx_clk
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.213   ethpads.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.087   ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y47.CLK     net (fanout=58)       1.792   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (0.826ns logic, 3.005ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.917ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd[1] (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_1 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 1)
  Clock Path Delay:     3.831ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erxd[1] to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.712   erxd[1]
                                                       erxd[1]
                                                       ethpads.erxd_pad/v[1].x0/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y50.DDLY    net (fanout=1)        4.046   ethi_rxd[1]
    ILOGIC_X2Y50.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[1]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_1
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (0.843ns logic, 4.046ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.739   erx_clk
                                                       erx_clk
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.213   ethpads.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.087   ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y50.CLK     net (fanout=58)       1.792   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (0.826ns logic, 3.005ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.923ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd[2] (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_2 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          5.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Delay:     3.831ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erxd[2] to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.706   erxd[2]
                                                       erxd[2]
                                                       ethpads.erxd_pad/v[2].x0/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y51.DDLY    net (fanout=1)        4.046   ethi_rxd[2]
    ILOGIC_X2Y51.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd[2]
                                                       eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_2
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (0.837ns logic, 4.046ns route)
                                                       (17.1% logic, 82.9% route)

  Minimum Clock Path at Slow Process Corner: erx_clk to eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/r_rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.739   erx_clk
                                                       erx_clk
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y2.I0     net (fanout=1)        1.213   ethpads.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y2.O      Tbgcko_O              0.087   ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.erxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y51.CLK     net (fanout=58)       1.792   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (0.826ns logic, 3.005ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 15 ns AFTER COMP "etx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.919ns.
--------------------------------------------------------------------------------
Slack:                  8.081ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0 (FF)
  Destination:          etxd[0] (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Delay:     3.991ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD12.I               Tiopi                 0.713   etx_clk
                                                       etx_clk
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y3.I0     net (fanout=1)        1.306   ethpads.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y3.O      Tbgcko_O              0.092   ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    OLOGIC_X2Y64.CLK     net (fanout=69)       1.880   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (0.805ns logic, 3.186ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0 to etxd[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y64.OQ      Tockq                 0.625   etho_txd[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_0
    AM11.O               net (fanout=1)        0.002   etho_txd[0]
    AM11.PAD             Tioop                 2.276   etxd[0]
                                                       ethpads.etxd_pad/v[0].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       etxd[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (2.901ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  8.085ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1 (FF)
  Destination:          etxd[1] (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.899ns (Levels of Logic = 1)
  Clock Path Delay:     3.991ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD12.I               Tiopi                 0.713   etx_clk
                                                       etx_clk
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y3.I0     net (fanout=1)        1.306   ethpads.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y3.O      Tbgcko_O              0.092   ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    OLOGIC_X2Y65.CLK     net (fanout=69)       1.880   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (0.805ns logic, 3.186ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1 to etxd[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y65.OQ      Tockq                 0.625   etho_txd[1]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_1
    AL11.O               net (fanout=1)        0.002   etho_txd[1]
    AL11.PAD             Tioop                 2.272   etxd[1]
                                                       ethpads.etxd_pad/v[1].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       etxd[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (2.897ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  8.102ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2 (FF)
  Destination:          etxd[2] (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Clock Path Delay:     4.002ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD12.I               Tiopi                 0.713   etx_clk
                                                       etx_clk
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y3.I0     net (fanout=1)        1.306   ethpads.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y3.O      Tbgcko_O              0.092   ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    OLOGIC_X2Y66.CLK     net (fanout=69)       1.891   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (0.805ns logic, 3.197ns route)
                                                       (20.1% logic, 79.9% route)

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2 to etxd[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y66.OQ      Tockq                 0.625   etho_txd[2]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_2
    AG10.O               net (fanout=1)        0.002   etho_txd[2]
    AG10.PAD             Tioop                 2.244   etxd[2]
                                                       ethpads.etxd_pad/v[2].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       etxd[2]
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (2.869ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  8.106ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en (FF)
  Destination:          etx_en (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 1)
  Clock Path Delay:     3.991ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD12.I               Tiopi                 0.713   etx_clk
                                                       etx_clk
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y3.I0     net (fanout=1)        1.306   ethpads.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y3.O      Tbgcko_O              0.092   ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    OLOGIC_X2Y63.CLK     net (fanout=69)       1.880   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (0.805ns logic, 3.186ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en to etx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y63.OQ      Tockq                 0.625   etho_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_tx_en
    AJ10.O               net (fanout=1)        0.002   etho_tx_en
    AJ10.PAD             Tioop                 2.251   etx_en
                                                       ethpads.etxen_pad/xcv.x0/cmos0.cmos_25.slow0.op
                                                       etx_en
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (2.876ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  8.109ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 (FF)
  Destination:          etxd[3] (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          15.000ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Delay:     4.002ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD12.I               Tiopi                 0.713   etx_clk
                                                       etx_clk
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y3.I0     net (fanout=1)        1.306   ethpads.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y3.O      Tbgcko_O              0.092   ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    OLOGIC_X2Y67.CLK     net (fanout=69)       1.891   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (0.805ns logic, 3.197ns route)
                                                       (20.1% logic, 79.9% route)

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3 to etxd[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y67.OQ      Tockq                 0.625   etho_txd[3]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_txd_3
    AG11.O               net (fanout=1)        0.002   etho_txd[3]
    AG11.PAD             Tioop                 2.237   etxd[3]
                                                       ethpads.etxd_pad/v[3].x0/xcv.x0/cmos0.cmos_25.slow0.op
                                                       etxd[3]
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (2.862ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 8 ns BEFORE COMP "etx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.193ns.
--------------------------------------------------------------------------------
Slack:                  6.807ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_col (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_col_0 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Delay:     3.771ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erx_col to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK13.I               Tiopi                 0.762   erx_col
                                                       erx_col
                                                       ethpads.erxco_pad/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y45.DDLY    net (fanout=1)        4.046   ethi_rx_col
    ILOGIC_X2Y45.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_col[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_col_0
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (0.893ns logic, 4.046ns route)
                                                       (18.1% logic, 81.9% route)

  Minimum Clock Path at Slow Process Corner: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD12.I               Tiopi                 0.679   etx_clk
                                                       etx_clk
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y3.I0     net (fanout=1)        1.213   ethpads.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y3.O      Tbgcko_O              0.087   ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y45.CLK     net (fanout=69)       1.792   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.766ns logic, 3.005ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  6.814ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_crs (PAD)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crs_0 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 1)
  Clock Path Delay:     3.771ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: erx_crs to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL13.I               Tiopi                 0.755   erx_crs
                                                       erx_crs
                                                       ethpads.erxcr_pad/xcv.x0/cmos0.cmos_25.ip
    ILOGIC_X2Y44.DDLY    net (fanout=1)        4.046   ethi_rx_crs
    ILOGIC_X2Y44.CLK     Tidockd               0.131   eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crs[0]
                                                       eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crs_0
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.886ns logic, 4.046ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: etx_clk to eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/r_crs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD12.I               Tiopi                 0.679   etx_clk
                                                       etx_clk
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.ip
    BUFGCTRL_X0Y3.I0     net (fanout=1)        1.213   ethpads.etxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y3.O      Tbgcko_O              0.087   ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
                                                       ethpads.etxc_pad/xcv2.u0/g2.cmos0.cmos_25.bf
    ILOGIC_X2Y44.CLK     net (fanout=69)       1.792   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.766ns logic, 3.005ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 12 ns AFTER COMP "gmiiclk_p";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.989ns.
--------------------------------------------------------------------------------
Slack:                  0.011ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               gtxclk0/x0 (FF)
  Destination:          egtx_clk (PAD)
  Source Clock:         ethi_gtx_clk falling at 4.000ns
  Requirement:          12.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Delay:     5.106ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: gmiiclk_p to gtxclk0/x0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H6.O                 Tipadpo               0.001   gmiiclk_p
                                                       gmiiclk_p
                                                       ProtoComp1432.IPAD.1
    IBUFDS_GTXE1_X0Y8.I  net (fanout=1)        0.269   gmiiclk_p_IBUF
    IBUFDS_GTXE1_X0Y8.O  Tbgcko_O              0.899   gtxclk0/x1
                                                       gtxclk0/x1
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.954   gtxclk0/clkl
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.092   gtxclk0/x2
                                                       gtxclk0/x2
    OLOGIC_X2Y46.CLK     net (fanout=3)        1.891   ethi_gtx_clk
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (0.992ns logic, 4.114ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Data Path at Slow Process Corner: gtxclk0/x0 to egtx_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y46.OQ      Tockq                 0.625   egtx_clk_OBUF
                                                       gtxclk0/x0
    AH12.O               net (fanout=1)        0.002   egtx_clk_OBUF
    AH12.PAD             Tioop                 2.231   egtx_clk
                                                       egtx_clk_OBUF
                                                       egtx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (2.856ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  4.011ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               gtxclk0/x0 (FF)
  Destination:          egtx_clk (PAD)
  Source Clock:         ethi_gtx_clk rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Delay:     5.106ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: gmiiclk_p to gtxclk0/x0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H6.O                 Tipadpo               0.001   gmiiclk_p
                                                       gmiiclk_p
                                                       ProtoComp1432.IPAD.1
    IBUFDS_GTXE1_X0Y8.I  net (fanout=1)        0.269   gmiiclk_p_IBUF
    IBUFDS_GTXE1_X0Y8.O  Tbgcko_O              0.899   gtxclk0/x1
                                                       gtxclk0/x1
    BUFGCTRL_X0Y27.I0    net (fanout=1)        1.954   gtxclk0/clkl
    BUFGCTRL_X0Y27.O     Tbgcko_O              0.092   gtxclk0/x2
                                                       gtxclk0/x2
    OLOGIC_X2Y46.CLK     net (fanout=3)        1.891   ethi_gtx_clk
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (0.992ns logic, 4.114ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Data Path at Slow Process Corner: gtxclk0/x0 to egtx_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y46.OQ      Tockq                 0.625   egtx_clk_OBUF
                                                       gtxclk0/x0
    AH12.O               net (fanout=1)        0.002   egtx_clk_OBUF
    AH12.PAD             Tioop                 2.231   egtx_clk
                                                       egtx_clk_OBUF
                                                       egtx_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (2.856ns logic, 0.002ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ref
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ref                     |      5.000ns|      4.761ns|      6.275ns|            0|         1372|           14|     41924610|
| TS_clk_rsync_rise_to_fall     |      5.000ns|      5.022ns|          N/A|            0|            0|          389|            0|
| TS_MC_PHY_INIT_SEL            |     10.000ns|      5.462ns|          N/A|            0|            0|          521|            0|
| TS_ddr3ctrl_u_infrastructure_c|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| lk_mem_pll                    |             |             |             |             |             |             |             |
| TS_ddr3ctrl_u_infrastructure_c|      5.000ns|      4.976ns|          N/A|            0|            0|        48581|            0|
| lk_pll                        |             |             |             |             |             |             |             |
| TS_ddr3ctrl_clk_rd_base       |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ddr3ctrl_u_infrastructure_c|     10.000ns|      6.176ns|          N/A|            0|            0|            5|            0|
| lk_pll_100                    |             |             |             |             |             |             |             |
| TS_ddr3ctrl_u_infrastructure_c|      8.333ns|     10.458ns|          N/A|         1372|            0|     41875114|            0|
| lk_pll_amba                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_33
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sysace_d[0] |   -0.271(R)|      FAST  |    2.002(R)|      SLOW  |clkace_BUFG       |   0.000|
sysace_d[1] |    0.014(R)|      FAST  |    1.579(R)|      SLOW  |clkace_BUFG       |   0.000|
sysace_d[2] |   -0.319(R)|      FAST  |    2.076(R)|      SLOW  |clkace_BUFG       |   0.000|
sysace_d[3] |   -0.168(R)|      FAST  |    1.860(R)|      SLOW  |clkace_BUFG       |   0.000|
sysace_d[4] |   -0.094(R)|      FAST  |    1.760(R)|      SLOW  |clkace_BUFG       |   0.000|
sysace_d[5] |   -0.168(R)|      FAST  |    1.845(R)|      SLOW  |clkace_BUFG       |   0.000|
sysace_d[6] |    0.159(R)|      FAST  |    1.386(R)|      SLOW  |clkace_BUFG       |   0.000|
sysace_d[7] |    0.061(R)|      FAST  |    1.468(R)|      SLOW  |clkace_BUFG       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock erx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
erx_dv      |    1.127(R)|      SLOW  |    0.172(R)|      FAST  |ethi_rx_clk       |   0.000|
erx_er      |    1.095(R)|      SLOW  |    0.199(R)|      FAST  |ethi_rx_clk       |   0.000|
erxd[0]     |    1.137(R)|      SLOW  |    0.163(R)|      FAST  |ethi_rx_clk       |   0.000|
erxd[1]     |    1.083(R)|      SLOW  |    0.210(R)|      FAST  |ethi_rx_clk       |   0.000|
erxd[2]     |    1.077(R)|      SLOW  |    0.215(R)|      FAST  |ethi_rx_clk       |   0.000|
erxd[3]     |    1.137(R)|      SLOW  |    0.163(R)|      FAST  |ethi_rx_clk       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock etx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
erx_col     |    1.193(R)|      SLOW  |    0.098(R)|      FAST  |ethi_tx_clk       |   0.000|
erx_crs     |    1.186(R)|      SLOW  |    0.104(R)|      FAST  |ethi_tx_clk       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_33 to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
sysace_d[0]  |         7.288(R)|      SLOW  |         3.228(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_d[1]  |         7.266(R)|      SLOW  |         3.209(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_d[2]  |         7.265(R)|      SLOW  |         3.208(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_d[3]  |         7.299(R)|      SLOW  |         3.247(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_d[4]  |         7.255(R)|      SLOW  |         3.200(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_d[5]  |         7.260(R)|      SLOW  |         3.204(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_d[6]  |         7.248(R)|      SLOW  |         3.193(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_d[7]  |         7.296(R)|      SLOW  |         3.235(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpa[0]|         7.222(R)|      SLOW  |         3.186(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpa[1]|         7.300(R)|      SLOW  |         3.252(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpa[2]|         7.236(R)|      SLOW  |         3.198(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpa[3]|         7.246(R)|      SLOW  |         3.206(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpa[4]|         7.267(R)|      SLOW  |         3.216(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpa[5]|         7.258(R)|      SLOW  |         3.209(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpa[6]|         7.283(R)|      SLOW  |         3.239(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpce  |         7.267(R)|      SLOW  |         3.225(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpoe  |         7.289(R)|      SLOW  |         3.234(R)|      FAST  |clkace_BUFG       |   0.000|
sysace_mpwe  |         7.287(R)|      SLOW  |         3.232(R)|      FAST  |clkace_BUFG       |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock etx_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
etx_en      |         6.894(R)|      SLOW  |         3.077(R)|      FAST  |ethi_tx_clk       |   0.000|
etxd[0]     |         6.919(R)|      SLOW  |         3.098(R)|      FAST  |ethi_tx_clk       |   0.000|
etxd[1]     |         6.915(R)|      SLOW  |         3.095(R)|      FAST  |ethi_tx_clk       |   0.000|
etxd[2]     |         6.898(R)|      SLOW  |         3.071(R)|      FAST  |ethi_tx_clk       |   0.000|
etxd[3]     |         6.891(R)|      SLOW  |         3.066(R)|      FAST  |ethi_tx_clk       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock gmiiclk_p to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
egtx_clk    |         7.989(R)|      SLOW  |         4.011(R)|      FAST  |ethi_gtx_clk      |   0.000|
            |        11.989(F)|      SLOW  |         8.011(F)|      FAST  |ethi_gtx_clk      |   4.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_33
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_33         |    4.126|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref_n      |   10.458|         |         |         |
clk_ref_p      |   10.458|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref_n      |   10.458|         |         |         |
clk_ref_p      |   10.458|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock erx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
erx_clk        |    6.204|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock etx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
etx_clk        |    8.477|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmiiclk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmiiclk_n      |    0.879|         |         |         |
gmiiclk_p      |    0.879|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmiiclk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmiiclk_n      |    0.879|         |         |         |
gmiiclk_p      |    0.879|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = OUT 20 ns AFTER COMP "clk_33";
Bus Skew: 0.078 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
sysace_d[0]                                    |        7.288|      SLOW  |        3.228|      FAST  |         0.066|
sysace_d[1]                                    |        7.266|      SLOW  |        3.209|      FAST  |         0.044|
sysace_d[2]                                    |        7.265|      SLOW  |        3.208|      FAST  |         0.043|
sysace_d[3]                                    |        7.299|      SLOW  |        3.247|      FAST  |         0.077|
sysace_d[4]                                    |        7.255|      SLOW  |        3.200|      FAST  |         0.033|
sysace_d[5]                                    |        7.260|      SLOW  |        3.204|      FAST  |         0.038|
sysace_d[6]                                    |        7.248|      SLOW  |        3.193|      FAST  |         0.026|
sysace_d[7]                                    |        7.296|      SLOW  |        3.235|      FAST  |         0.074|
sysace_mpa[0]                                  |        7.222|      SLOW  |        3.186|      FAST  |         0.000|
sysace_mpa[1]                                  |        7.300|      SLOW  |        3.252|      FAST  |         0.078|
sysace_mpa[2]                                  |        7.236|      SLOW  |        3.198|      FAST  |         0.014|
sysace_mpa[3]                                  |        7.246|      SLOW  |        3.206|      FAST  |         0.024|
sysace_mpa[4]                                  |        7.267|      SLOW  |        3.216|      FAST  |         0.045|
sysace_mpa[5]                                  |        7.258|      SLOW  |        3.209|      FAST  |         0.036|
sysace_mpa[6]                                  |        7.283|      SLOW  |        3.239|      FAST  |         0.061|
sysace_mpce                                    |        7.267|      SLOW  |        3.225|      FAST  |         0.045|
sysace_mpoe                                    |        7.289|      SLOW  |        3.234|      FAST  |         0.067|
sysace_mpwe                                    |        7.287|      SLOW  |        3.232|      FAST  |         0.065|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 15 ns AFTER COMP "etx_clk";
Bus Skew: 0.028 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
etx_en                                         |        6.894|      SLOW  |        3.077|      FAST  |         0.003|
etxd[0]                                        |        6.919|      SLOW  |        3.098|      FAST  |         0.028|
etxd[1]                                        |        6.915|      SLOW  |        3.095|      FAST  |         0.024|
etxd[2]                                        |        6.898|      SLOW  |        3.071|      FAST  |         0.007|
etxd[3]                                        |        6.891|      SLOW  |        3.066|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 12 ns AFTER COMP "gmiiclk_p";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
egtx_clk                                       |       11.989|      SLOW  |        8.011|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 1372  Score: 987632  (Setup/Max: 987632, Hold: 0)

Constraints cover 41942941 paths, 2 nets, and 128388 connections

Design statistics:
   Minimum period:  10.458ns{1}   (Maximum frequency:  95.621MHz)
   Maximum path delay from/to any node:   5.462ns
   Maximum net skew:   0.093ns
   Minimum input required time before clock:   1.193ns
   Minimum output required time after clock:  11.989ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 08 13:29:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1112 MB



