INFO: [VRFC 10-163] Analyzing VHDL file "K:/My Drive/Grad/FAU_PhD/CDA 4240 - Design of Digital Systems/Labs/Lab1/lab1/lab1.srcs/sources_1/new/design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_then_else'
INFO: [VRFC 10-3107] analyzing entity 'when_else'
INFO: [VRFC 10-3107] analyzing entity 'boolean_equation'
INFO: [VRFC 10-3107] analyzing entity 'LUT_primitive'
INFO: [VRFC 10-3107] analyzing entity 'comparator_top'
