
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.cache/ip 
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22648
WARNING: [Synth 8-2507] parameter declaration becomes local in pixel_gen_scene with formal parameter declaration list [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:253]
WARNING: [Synth 8-2507] parameter declaration becomes local in pixel_gen_scene with formal parameter declaration list [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:254]
WARNING: [Synth 8-2507] parameter declaration becomes local in pixel_gen_scene with formal parameter declaration list [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:255]
WARNING: [Synth 8-2507] parameter declaration becomes local in pixel_gen_scene with formal parameter declaration list [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:256]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:23]
	Parameter ENTER_CODES bound to: 9'b001011010 
	Parameter LEFT_SHIFT_CODES bound to: 9'b000010010 
	Parameter RIGHT_SHIFT_CODES bound to: 9'b001011001 
	Parameter KEY_CODES bound to: 36'b000011101000011100000011011000100011 
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/clk_divisor.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (1#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/clk_divisor.v:22]
INFO: [Synth 8-6157] synthesizing module 'Keyboard_Decoder' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/keyboard/Keyboard_Decoder.v:23]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/.Xil/Vivado-18368-LAPTOP-J5R9FCMI/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (2#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/.Xil/Vivado-18368-LAPTOP-J5R9FCMI/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/Onepulse.v:62]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (3#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/Onepulse.v:62]
INFO: [Synth 8-226] default block is never used [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/keyboard/Keyboard_Decoder.v:86]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard_Decoder' (4#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/keyboard/Keyboard_Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_control' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/state_control.v:23]
	Parameter start_scene bound to: 4'b0001 
	Parameter choose_scene bound to: 4'b0010 
	Parameter fight_scene bound to: 4'b0011 
	Parameter win_scene bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'state_control' (5#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/state_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/vga.v:22]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (6#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/vga.v:22]
INFO: [Synth 8-6157] synthesizing module 'start_scene' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/start_scene.v:23]
	Parameter width bound to: 320 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 19200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 19200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 19200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 19200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 5 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 5 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     6.962499 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (17#1) [d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (15) of module 'blk_mem_gen_0' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/start_scene.v:44]
INFO: [Synth 8-6155] done synthesizing module 'start_scene' (18#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/start_scene.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_data_control' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/choose_data_control.v:23]
	Parameter start_scene bound to: 4'b0001 
	Parameter choose_scene bound to: 4'b0010 
	Parameter fight_scene bound to: 4'b0011 
	Parameter win_scene bound to: 4'b0100 
	Parameter poke_1 bound to: 8'b00000001 
	Parameter poke_2 bound to: 8'b00000010 
	Parameter poke_3 bound to: 8'b00000011 
	Parameter poke_4 bound to: 8'b00000100 
	Parameter poke_5 bound to: 8'b00000101 
	Parameter poke_6 bound to: 8'b00000110 
	Parameter poke_7 bound to: 8'b00000111 
	Parameter poke_8 bound to: 8'b00001000 
	Parameter poke_num bound to: 8'b00001000 
	Parameter press_U bound to: 5'b10000 
	Parameter press_D bound to: 5'b01000 
	Parameter press_L bound to: 5'b00100 
	Parameter press_R bound to: 5'b00010 
	Parameter press_C bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'choose_data_control' (19#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/choose_data_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_scene' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/choose_scene.v:23]
	Parameter poke_1 bound to: 8'b00000001 
	Parameter poke_2 bound to: 8'b00000010 
	Parameter poke_3 bound to: 8'b00000011 
	Parameter poke_4 bound to: 8'b00000100 
	Parameter poke_5 bound to: 8'b00000101 
	Parameter poke_6 bound to: 8'b00000110 
	Parameter poke_7 bound to: 8'b00000111 
	Parameter poke_8 bound to: 8'b00001000 
INFO: [Synth 8-6155] done synthesizing module 'choose_scene' (20#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/choose_scene.v:23]
INFO: [Synth 8-6157] synthesizing module 'fight_data_control' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/fight_data_control.v:23]
	Parameter start_scene bound to: 4'b0001 
	Parameter choose_scene bound to: 4'b0010 
	Parameter fight_scene bound to: 4'b0011 
	Parameter win_scene bound to: 4'b0100 
	Parameter poke_1 bound to: 8'b00000001 
	Parameter poke_2 bound to: 8'b00000010 
	Parameter poke_3 bound to: 8'b00000011 
	Parameter poke_4 bound to: 8'b00000100 
	Parameter poke_5 bound to: 8'b00000101 
	Parameter poke_6 bound to: 8'b00000110 
	Parameter poke_7 bound to: 8'b00000111 
	Parameter poke_8 bound to: 8'b00001000 
	Parameter press_U bound to: 5'b10000 
	Parameter press_D bound to: 5'b01000 
	Parameter press_L bound to: 5'b00100 
	Parameter press_R bound to: 5'b00010 
	Parameter press_C bound to: 5'b00001 
	Parameter fight_state_menu bound to: 6'b000001 
	Parameter fight_state_choosing_skill bound to: 6'b000010 
	Parameter fight_state_animation_p1 bound to: 6'b000011 
	Parameter fight_state_animation_p2 bound to: 6'b000100 
	Parameter fight_state_hpReducing_p1 bound to: 6'b000101 
	Parameter fight_state_hpReducing_p2 bound to: 6'b000110 
	Parameter fight_state_p1_win bound to: 6'b000111 
	Parameter fight_state_p2_win bound to: 6'b001000 
	Parameter option_state_1 bound to: 4'b0001 
	Parameter option_state_2 bound to: 4'b0010 
	Parameter option_state_3 bound to: 4'b0011 
	Parameter option_state_4 bound to: 4'b0100 
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v:18]
	Parameter SECOND bound to: 300000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (21#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v:18]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v:18]
	Parameter SECOND bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (21#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v:18]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v:18]
	Parameter SECOND bound to: 300000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (21#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/counter.v:18]
INFO: [Synth 8-6155] done synthesizing module 'fight_data_control' (22#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/fight_data_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'fight_scene' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/fight_scene.v:23]
	Parameter fight_state_menu bound to: 6'b000001 
	Parameter fight_state_choosing_skill bound to: 6'b000010 
	Parameter fight_state_animation_p1 bound to: 6'b000011 
	Parameter fight_state_animation_p2 bound to: 6'b000100 
	Parameter fight_state_hpReducing_p1 bound to: 6'b000101 
	Parameter fight_state_hpReducing_p2 bound to: 6'b000110 
	Parameter option_state_1 bound to: 4'b0001 
	Parameter option_state_2 bound to: 4'b0010 
	Parameter option_state_3 bound to: 4'b0011 
	Parameter option_state_4 bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'fight_scene' (23#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/fight_scene.v:23]
INFO: [Synth 8-6157] synthesizing module 'win_scene' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/win_scene.v:23]
INFO: [Synth 8-6155] done synthesizing module 'win_scene' (24#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/scene/win_scene.v:23]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_scene' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:238]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter start_scene bound to: 4'b0001 
	Parameter choose_scene bound to: 4'b0010 
	Parameter fight_scene bound to: 4'b0011 
	Parameter win_scene bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_scene' (25#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:238]
INFO: [Synth 8-6155] done synthesizing module 'top' (26#1) [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1178.836 ; gain = 152.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1178.836 ; gain = 152.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1178.836 ; gain = 152.977
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1178.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/constrs_1/imports/demo1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1239.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ss/blk_mem_gen_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for key_de/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Keyboard_Decoder'
INFO: [Synth 8-802] inferred FSM for state register 'scene_state_reg' in module 'state_control'
INFO: [Synth 8-802] inferred FSM for state register 'p1_pokemon_id_reg' in module 'choose_data_control'
INFO: [Synth 8-802] inferred FSM for state register 'cur_fight_state_reg' in module 'fight_data_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Keyboard_Decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             start_scene |                               00 |                             0001
            choose_scene |                               01 |                             0010
             fight_scene |                               10 |                             0011
               win_scene |                               11 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scene_state_reg' using encoding 'sequential' in module 'state_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  poke_1 |                              000 |                         00000001
                  poke_2 |                              001 |                         00000010
                  poke_3 |                              010 |                         00000011
                  poke_4 |                              011 |                         00000100
                  poke_8 |                              100 |                         00001000
                  poke_7 |                              101 |                         00000111
                  poke_6 |                              110 |                         00000110
                  poke_5 |                              111 |                         00000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p1_pokemon_id_reg' using encoding 'sequential' in module 'choose_data_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        fight_state_menu |                              000 |                           000001
fight_state_choosing_skill |                              001 |                           000010
fight_state_animation_p2 |                              010 |                           000100
fight_state_hpReducing_p1 |                              011 |                           000101
fight_state_animation_p1 |                              100 |                           000011
fight_state_hpReducing_p2 |                              101 |                           000110
      fight_state_p1_win |                              110 |                           000111
      fight_state_p2_win |                              111 |                           001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_fight_state_reg' using encoding 'sequential' in module 'fight_data_control'
WARNING: [Synth 8-327] inferring latch for variable 'next_p1_pokemon_cur_hp_reg' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/fight_data_control.v:274]
WARNING: [Synth 8-327] inferring latch for variable 'next_p2_pokemon_cur_hp_reg' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/fight_data_control.v:278]
WARNING: [Synth 8-327] inferring latch for variable 'next_option_state_reg' [D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.srcs/sources_1/new/data_control/fight_data_control.v:347]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 3     
	  10 Input   12 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 1     
	  14 Input   12 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   9 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 5     
	  43 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 3     
	  29 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ss/blk_mem_gen_0_inst:dina[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |    77|
|4     |LUT1         |    26|
|5     |LUT2         |   161|
|6     |LUT3         |   100|
|7     |LUT4         |   174|
|8     |LUT5         |   105|
|9     |LUT6         |   212|
|10    |MUXF7        |    10|
|11    |RAMB18E1     |     5|
|16    |RAMB36E1     |     5|
|21    |FDCE         |    21|
|22    |FDRE         |   226|
|23    |FDSE         |     3|
|24    |IBUF         |     2|
|25    |OBUF         |    29|
|26    |OBUFT        |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 1239.586 ; gain = 152.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1239.586 ; gain = 213.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1239.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1239.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1239.586 ; gain = 213.727
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Programming/Logic_Designer/Logic_Design_Final_Project/FPGA_Final_Project/FPGA_Final_Project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  7 15:54:03 2021...
