#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 27 20:57:36 2023
# Process ID: 17224
# Current directory: C:/Xilinx/SST/week5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15248 C:\Xilinx\SST\week5\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/week5/project_1/vivado.log
# Journal file: C:/Xilinx/SST/week5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/week5/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.172 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bram_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim/BRAM_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.ip_user_files/bd/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.srcs/sources_1/new/seq_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-311] analyzing module master_slaveDFF
INFO: [VRFC 10-311] analyzing module behavioral_dff
INFO: [VRFC 10-311] analyzing module register_8
INFO: [VRFC 10-311] analyzing module top_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto bc0d35c122e94b6aaf403eaeda0c9661 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bc0d35c122e94b6aaf403eaeda0c9661 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bram_tb_behav xil_defaultlib.bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.BRAM_blk_mem_gen_0_0
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.top_bram
Compiling module xil_defaultlib.bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bram_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 27 22:15:01 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bram_tb_behav -key {Behavioral:sim_1:Functional:bram_tb} -tclbatch {bram_tb.tcl} -protoinst "protoinst_files/BRAM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM.protoinst
Time resolution is 1 ps
source bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module bram_tb.uut.bram_inst.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                   0ADDR=0000 , DOUT=00000000
                  20ADDR=0001 , DOUT=00000000
                  30ADDR=0001 , DOUT=00000100
                  40ADDR=0010 , DOUT=00000100
                  50ADDR=0010 , DOUT=00000000
                  60ADDR=0011 , DOUT=00000000
                  70ADDR=0011 , DOUT=00000001
                  80ADDR=0100 , DOUT=00000001
                  90ADDR=0100 , DOUT=00001001
                 100ADDR=0101 , DOUT=00001001
                 110ADDR=0101 , DOUT=00000000
                 120ADDR=0110 , DOUT=00000000
                 130ADDR=0110 , DOUT=00000001
                 140ADDR=0111 , DOUT=00000001
                 150ADDR=0111 , DOUT=00000000
                 160ADDR=1000 , DOUT=00000000
                 170ADDR=1000 , DOUT=00001000
                 180ADDR=1001 , DOUT=00001000
                 190ADDR=1001 , DOUT=00000100
                 200ADDR=1010 , DOUT=00000100
                 210ADDR=1010 , DOUT=00000000
                 220ADDR=1011 , DOUT=00000000
                 230ADDR=1011 , DOUT=00000001
                 240ADDR=1100 , DOUT=00000001
                 250ADDR=1100 , DOUT=00001001
                 260ADDR=1101 , DOUT=00001001
                 270ADDR=1101 , DOUT=00000000
                 280ADDR=1110 , DOUT=00000000
                 290ADDR=1110 , DOUT=00000001
                 300ADDR=1111 , DOUT=00000001
                 310ADDR=1111 , DOUT=00000000
                 330ADDR=1111 , DOUT=00001000
$finish called at time : 340 ns : File "C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/bram_tb.v" Line 28
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 22:20:12 2023...
