

================================================================
== Vivado HLS Report for 'image_filter_Loop_1_proc'
================================================================
* Date:           Wed Mar 30 11:07:20 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.68|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   29|  2089574|   29|  2089574|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |   28|  2089573| 14 ~ 1933 |          -|          -| 2 ~ 1081 |    no    |
        | + Loop 1.1  |   11|     1930|         11|          1|          1| 2 ~ 1921 |    yes   |
        +-------------+-----+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    613|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       -|      -|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     42|
|Register         |        -|      -|     617|     28|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      4|     617|    683|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+-------+---+----+
    |               Instance              |              Module             | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------------+---------------------------------+---------+-------+---+----+
    |image_filter_mul_10ns_12ns_22_2_U18  |image_filter_mul_10ns_12ns_22_2  |        0|      1|  0|   0|
    |image_filter_mul_8ns_6ns_13_3_U15    |image_filter_mul_8ns_6ns_13_3    |        0|      1|  0|   0|
    |image_filter_mul_8ns_6ns_13_3_U16    |image_filter_mul_8ns_6ns_13_3    |        0|      1|  0|   0|
    |image_filter_mul_8ns_6ns_13_3_U17    |image_filter_mul_8ns_6ns_13_3    |        0|      1|  0|   0|
    +-------------------------------------+---------------------------------+---------+-------+---+----+
    |Total                                |                                 |        0|      4|  0|   0|
    +-------------------------------------+---------------------------------+---------+-------+---+----+

    * Memory: 
    +-----------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |                    Module                    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+
    |line_buffer_0_0_val_U  |image_filter_Loop_1_proc_line_buffer_0_0_val  |        1|  0|   0|  1921|    8|     1|        15368|
    |line_buffer_0_1_val_U  |image_filter_Loop_1_proc_line_buffer_0_0_val  |        1|  0|   0|  1921|    8|     1|        15368|
    |line_buffer_0_2_val_U  |image_filter_Loop_1_proc_line_buffer_0_0_val  |        1|  0|   0|  1921|    8|     1|        15368|
    |line_buffer_1_0_val_U  |image_filter_Loop_1_proc_line_buffer_0_0_val  |        1|  0|   0|  1921|    8|     1|        15368|
    |line_buffer_1_1_val_U  |image_filter_Loop_1_proc_line_buffer_0_0_val  |        1|  0|   0|  1921|    8|     1|        15368|
    |line_buffer_1_2_val_U  |image_filter_Loop_1_proc_line_buffer_0_0_val  |        1|  0|   0|  1921|    8|     1|        15368|
    +-----------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                                              |        6|  0|   0| 11526|   48|     6|        92208|
    +-----------------------+----------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |G_3_fu_1208_p2               |     +    |      0|  0|   9|           9|           6|
    |R_3_fu_1203_p2               |     +    |      0|  0|   9|           9|           6|
    |col_1_fu_476_p2              |     +    |      0|  0|  11|          11|           1|
    |edge_weight_i_fu_1115_p2     |     +    |      0|  0|   8|           8|           8|
    |img_1_data_stream_0_V_din    |     +    |      0|  0|   8|           8|           8|
    |img_1_data_stream_1_V_din    |     +    |      0|  0|   8|           8|           8|
    |img_1_data_stream_2_V_din    |     +    |      0|  0|   8|           8|           8|
    |output_col_fu_506_p2         |     +    |      0|  0|  12|          12|           2|
    |output_row_fu_448_p2         |     +    |      0|  0|  12|          12|           2|
    |row_1_fu_437_p2              |     +    |      0|  0|  11|          11|           1|
    |tmp12_fu_933_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp1_fu_597_p2               |     +    |      0|  0|  10|          10|           8|
    |tmp2_fu_660_p2               |     +    |      0|  0|   4|          16|          16|
    |tmp4_fu_703_p2               |     +    |      0|  0|  10|          10|           8|
    |tmp5_fu_793_p2               |     +    |      0|  0|   4|          16|          16|
    |tmp7_fu_731_p2               |     +    |      0|  0|  10|          10|           8|
    |tmp8_fu_842_p2               |     +    |      0|  0|   4|          16|          16|
    |tmp_10_fu_414_p2             |     +    |      0|  0|  11|          11|           1|
    |tmp_2_i3_fu_880_p2           |     +    |      0|  0|   9|           9|           9|
    |tmp_6_i1_fu_783_p2           |     +    |      0|  0|  15|          15|          15|
    |tmp_6_i2_fu_741_p2           |     +    |      0|  0|  15|          15|          15|
    |tmp_6_i_fu_650_p2            |     +    |      0|  0|  15|          15|          15|
    |tmp_7_fu_384_p2              |     +    |      0|  0|  11|          11|           2|
    |tmp_8_fu_398_p2              |     +    |      0|  0|  11|          11|           2|
    |tmp_8_i1_fu_809_p2           |     +    |      0|  0|   4|          16|          16|
    |tmp_8_i2_fu_858_p2           |     +    |      0|  0|   4|          16|          16|
    |tmp_8_i_fu_676_p2            |     +    |      0|  0|   4|          16|          16|
    |tmp_9_fu_408_p2              |     +    |      0|  0|  11|          11|           1|
    |x_weight_2_1_2_i_fu_1000_p2  |     +    |      0|  0|   4|          11|          11|
    |x_weight_2_2_2_i_fu_1045_p2  |     +    |      0|  0|   4|          11|          11|
    |y_weight_2_1_2_i_fu_943_p2   |     +    |      0|  0|  10|          10|          10|
    |y_window_0_1_1_fu_896_p2     |     +    |      0|  0|   8|           8|           5|
    |y_window_1_1_1_fu_891_p2     |     +    |      0|  0|   8|           8|           5|
    |y_window_2_1_2_fu_750_p2     |     +    |      0|  0|   8|           8|           5|
    |tmp_22_fu_1086_p2            |     -    |      0|  0|   8|           1|           8|
    |tmp_25_fu_1103_p2            |     -    |      0|  0|   8|           1|           8|
    |x_weight_2_0_2_i_fu_927_p2   |     -    |      0|  0|   9|           9|           9|
    |x_weight_2_1_1_i_fu_982_p2   |     -    |      0|  0|   4|          11|          11|
    |x_weight_2_2_i_fu_1012_p2    |     -    |      0|  0|   4|          11|          11|
    |y_weight_2_2_1_i_fu_1035_p2  |     -    |      0|  0|  11|          11|          11|
    |y_weight_2_2_2_i_fu_1051_p2  |     -    |      0|  0|  11|          11|          11|
    |y_weight_2_2_i_fu_1018_p2    |     -    |      0|  0|  11|          11|          11|
    |edge_val_1_fu_1195_p3        |  Select  |      0|  0|   8|           1|           8|
    |p_i_cast_fu_1183_p3          |  Select  |      0|  0|   2|           1|           2|
    |sepia_val_1_fu_1245_p3       |  Select  |      0|  0|   8|           1|           2|
    |sepia_val_2_fu_1225_p3       |  Select  |      0|  0|   8|           1|           2|
    |tmp_23_fu_1091_p3            |  Select  |      0|  0|   8|           1|           8|
    |tmp_26_fu_1108_p3            |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_349               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_436               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_444               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_459               |    and   |      0|  0|   1|           1|           1|
    |or_cond2_fu_539_p2           |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_491_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_432_p2          |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_471_p2           |   icmp   |      0|  0|  13|          11|          11|
    |tmp_11_fu_443_p2             |   icmp   |      0|  0|  14|          12|          12|
    |tmp_11_i_fu_1098_p2          |   icmp   |      0|  0|  13|          11|           1|
    |tmp_12_fu_454_p2             |   icmp   |      0|  0|  14|          12|           1|
    |tmp_13_fu_460_p2             |   icmp   |      0|  0|  13|          11|           1|
    |tmp_14_fu_486_p2             |   icmp   |      0|  0|  14|          12|          12|
    |tmp_15_i_fu_1143_p2          |   icmp   |      0|  0|   8|           8|           6|
    |tmp_17_fu_512_p2             |   icmp   |      0|  0|  14|          12|           1|
    |tmp_17_i_fu_1148_p2          |   icmp   |      0|  0|   8|           8|           7|
    |tmp_18_fu_518_p2             |   icmp   |      0|  0|  14|          12|          12|
    |tmp_19_fu_533_p2             |   icmp   |      0|  0|  13|          11|           1|
    |tmp_i_29_fu_1081_p2          |   icmp   |      0|  0|  13|          11|           1|
    |tmp_s_fu_466_p2              |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_124               |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_156               |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_65                |    or    |      0|  0|   1|           1|           1|
    |or_cond3_fu_569_p2           |    or    |      0|  0|   1|           1|           1|
    |tmp10_fu_523_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp11_fu_528_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp_27_fu_1191_p2            |    or    |      0|  0|   1|           1|           1|
    |edge_val_fu_1173_p2          |    xor   |      0|  0|   8|           8|           2|
    |not_tmp_15_i_fu_1178_p2      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 613|         633|         502|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |   1|          5|    1|          5|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it10  |   8|          2|    8|         16|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it2   |   8|          2|    8|         16|
    |ap_reg_ppiten_pp0_it1                       |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it10                      |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it5                       |   1|          2|    1|          2|
    |col_reg_357                                 |  11|          2|   11|         22|
    |row_reg_346                                 |  11|          2|   11|         22|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  42|         19|   42|         87|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |B_2_fu_152                                              |   8|   0|    8|          0|
    |B_cast_i_reg_1617                                       |   9|   0|    9|          0|
    |G_2_fu_156                                              |   8|   0|    8|          0|
    |G_5_reg_1463                                            |   8|   0|    8|          0|
    |G_reg_1480                                              |   8|   0|    8|          0|
    |R_2_fu_168                                              |   8|   0|    8|          0|
    |R_5_reg_1469                                            |   8|   0|    8|          0|
    |R_reg_1475                                              |   8|   0|    8|          0|
    |ap_CS_fsm                                               |   4|   0|    4|          0|
    |ap_done_reg                                             |   1|   0|    1|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it10              |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it2               |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it3               |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it4               |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it5               |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it6               |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it7               |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it8               |   8|   0|    8|          0|
    |ap_reg_phiprechg_edge_val1_reg_368pp0_it9               |   8|   0|    8|          0|
    |ap_reg_ppiten_pp0_it0                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                                   |   1|   0|    1|          0|
    |ap_reg_ppstg_G_5_reg_1463_pp0_it3                       |   8|   0|    8|          0|
    |ap_reg_ppstg_edge_weight_i_reg_1594_pp0_it8             |   8|   0|    8|          0|
    |ap_reg_ppstg_line_buffer_0_0_val_addr_reg_1416_pp0_it1  |  11|   0|   11|          0|
    |ap_reg_ppstg_line_buffer_0_1_val_addr_reg_1422_pp0_it1  |  11|   0|   11|          0|
    |ap_reg_ppstg_line_buffer_0_2_val_addr_reg_1428_pp0_it1  |  11|   0|   11|          0|
    |ap_reg_ppstg_line_buffer_1_0_val_addr_reg_1398_pp0_it1  |  11|   0|   11|          0|
    |ap_reg_ppstg_line_buffer_1_1_val_addr_reg_1404_pp0_it1  |  11|   0|   11|          0|
    |ap_reg_ppstg_pix_val_1_reg_1498_pp0_it3                 |   8|   0|    8|          0|
    |ap_reg_ppstg_sepia_val_0_reg_1623_pp0_it9               |   8|   0|    8|          0|
    |ap_reg_ppstg_y_window_2_1_2_reg_1536_pp0_it5            |   8|   0|    8|          0|
    |ap_reg_ppstg_y_window_2_2_1_reg_1530_pp0_it5            |   8|   0|    8|          0|
    |col_reg_357                                             |  11|   0|   11|          0|
    |edge_weight_i_reg_1594                                  |   8|   0|    8|          0|
    |exitcond_reg_1385                                       |   1|   0|    1|          0|
    |line_buffer_0_0_val_addr_reg_1416                       |  11|   0|   11|          0|
    |line_buffer_0_1_val_addr_reg_1422                       |  11|   0|   11|          0|
    |line_buffer_0_2_val_addr_reg_1428                       |  11|   0|   11|          0|
    |line_buffer_1_0_val_addr_reg_1398                       |  11|   0|   11|          0|
    |line_buffer_1_1_val_addr_reg_1404                       |  11|   0|   11|          0|
    |line_buffer_1_2_val_addr_reg_1410                       |  11|   0|   11|          0|
    |or_cond2_reg_1444                                       |   1|   0|    1|          0|
    |or_cond3_reg_1459                                       |   1|   0|    1|          0|
    |or_cond_reg_1394                                        |   1|   0|    1|          0|
    |pix_val_0_reg_1491                                      |   8|   0|    8|          0|
    |pix_val_1_reg_1498                                      |   8|   0|    8|          0|
    |pix_val_2_reg_1453                                      |   8|   0|    8|          0|
    |row_1_reg_1360                                          |  11|   0|   11|          0|
    |row_reg_346                                             |  11|   0|   11|          0|
    |sepia_val_0_reg_1623                                    |   8|   0|    8|          0|
    |sepia_val_1_reg_1638                                    |   8|   0|    8|          0|
    |sepia_val_2_reg_1633                                    |   8|   0|    8|          0|
    |tmp10_reg_1434                                          |   1|   0|    1|          0|
    |tmp11_reg_1439                                          |   1|   0|    1|          0|
    |tmp1_reg_1486                                           |   9|   0|   10|          1|
    |tmp4_reg_1520                                           |   9|   0|   10|          1|
    |tmp_11_reg_1365                                         |   1|   0|    1|          0|
    |tmp_12_reg_1370                                         |   1|   0|    1|          0|
    |tmp_13_reg_1375                                         |   1|   0|    1|          0|
    |tmp_15_i_reg_1606                                       |   1|   0|    1|          0|
    |tmp_17_i_reg_1612                                       |   1|   0|    1|          0|
    |tmp_28_reg_1582                                         |   8|   0|    8|          0|
    |tmp_29_reg_1588                                         |   8|   0|    8|          0|
    |tmp_2_i3_reg_1551                                       |   9|   0|    9|          0|
    |tmp_6_i2_reg_1525                                       |  14|   0|   15|          1|
    |tmp_i1_reg_1541                                         |   8|   0|    8|          0|
    |tmp_i2_reg_1546                                         |   8|   0|    8|          0|
    |tmp_i_reg_1515                                          |   8|   0|    8|          0|
    |tmp_s_reg_1380                                          |   1|   0|    1|          0|
    |x_weight_2_0_2_i_reg_1562                               |   9|   0|    9|          0|
    |x_weight_2_2_2_i_reg_1572                               |  11|   0|   11|          0|
    |y_weight_2_1_2_i_reg_1567                               |  10|   0|   10|          0|
    |y_weight_2_2_2_i_reg_1577                               |  11|   0|   11|          0|
    |y_window_0_1_fu_160                                     |   8|   0|    8|          0|
    |y_window_0_2_fu_164                                     |   8|   0|    8|          0|
    |y_window_1_1_1_reg_1556                                 |   8|   0|    8|          0|
    |y_window_1_1_fu_172                                     |   8|   0|    8|          0|
    |y_window_1_2_fu_176                                     |   8|   0|    8|          0|
    |y_window_2_1_2_reg_1536                                 |   8|   0|    8|          0|
    |y_window_2_1_fu_184                                     |   8|   0|    8|          0|
    |y_window_2_2_1_reg_1530                                 |   8|   0|    8|          0|
    |y_window_2_2_fu_180                                     |   8|   0|    8|          0|
    |exitcond_reg_1385                                       |   0|   1|    1|          0|
    |or_cond2_reg_1444                                       |   0|   1|    1|          0|
    |or_cond3_reg_1459                                       |   0|   1|    1|          0|
    |pix_val_0_reg_1491                                      |   0|   8|    8|          0|
    |pix_val_2_reg_1453                                      |   0|   8|    8|          0|
    |tmp_2_i3_reg_1551                                       |   0|   9|    9|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 617|  28|  648|          3|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_done                        | out |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | image_filter_Loop_1_proc | return value |
|rows                           |  in |   32|   ap_none  |           rows           |    scalar    |
|cols                           |  in |   32|   ap_none  |           cols           |    scalar    |
|img_0_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   img_0_data_stream_0_V  |    pointer   |
|img_0_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   img_0_data_stream_0_V  |    pointer   |
|img_0_data_stream_0_V_read     | out |    1|   ap_fifo  |   img_0_data_stream_0_V  |    pointer   |
|img_0_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   img_0_data_stream_1_V  |    pointer   |
|img_0_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   img_0_data_stream_1_V  |    pointer   |
|img_0_data_stream_1_V_read     | out |    1|   ap_fifo  |   img_0_data_stream_1_V  |    pointer   |
|img_0_data_stream_2_V_dout     |  in |    8|   ap_fifo  |   img_0_data_stream_2_V  |    pointer   |
|img_0_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |   img_0_data_stream_2_V  |    pointer   |
|img_0_data_stream_2_V_read     | out |    1|   ap_fifo  |   img_0_data_stream_2_V  |    pointer   |
|img_1_data_stream_0_V_din      | out |    8|   ap_fifo  |   img_1_data_stream_0_V  |    pointer   |
|img_1_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |   img_1_data_stream_0_V  |    pointer   |
|img_1_data_stream_0_V_write    | out |    1|   ap_fifo  |   img_1_data_stream_0_V  |    pointer   |
|img_1_data_stream_1_V_din      | out |    8|   ap_fifo  |   img_1_data_stream_1_V  |    pointer   |
|img_1_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |   img_1_data_stream_1_V  |    pointer   |
|img_1_data_stream_1_V_write    | out |    1|   ap_fifo  |   img_1_data_stream_1_V  |    pointer   |
|img_1_data_stream_2_V_din      | out |    8|   ap_fifo  |   img_1_data_stream_2_V  |    pointer   |
|img_1_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |   img_1_data_stream_2_V  |    pointer   |
|img_1_data_stream_2_V_write    | out |    1|   ap_fifo  |   img_1_data_stream_2_V  |    pointer   |
+-------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 11, States = { 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	14  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	3  / true
14 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: B_2 [1/1] 0.00ns
newFuncRoot:0  %B_2 = alloca i8, align 1

ST_1: G_2 [1/1] 0.00ns
newFuncRoot:1  %G_2 = alloca i8, align 1

ST_1: y_window_0_1 [1/1] 0.00ns
newFuncRoot:2  %y_window_0_1 = alloca i8, align 1

ST_1: y_window_0_2 [1/1] 0.00ns
newFuncRoot:3  %y_window_0_2 = alloca i8, align 1

ST_1: R_2 [1/1] 0.00ns
newFuncRoot:4  %R_2 = alloca i8, align 1

ST_1: y_window_1_1 [1/1] 0.00ns
newFuncRoot:5  %y_window_1_1 = alloca i8, align 1

ST_1: y_window_1_2 [1/1] 0.00ns
newFuncRoot:6  %y_window_1_2 = alloca i8, align 1

ST_1: y_window_2_2 [1/1] 0.00ns
newFuncRoot:7  %y_window_2_2 = alloca i8, align 1

ST_1: y_window_2_1 [1/1] 0.00ns
newFuncRoot:8  %y_window_2_1 = alloca i8, align 1

ST_1: stg_24 [1/1] 0.00ns
newFuncRoot:9  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1808, [10 x i8]* @p_str1809, [1 x i8]* @p_str1808, i32 -1, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1810)

ST_1: stg_25 [1/1] 0.00ns
newFuncRoot:10  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1808, [10 x i8]* @p_str1809, [1 x i8]* @p_str1808, i32 -1, [1 x i8]* @p_str1808, [1 x i8]* @p_str1808, [24 x i8]* @p_str1810)

ST_1: stg_26 [1/1] 0.00ns
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str78, [1 x i8]* @str78, [8 x i8]* @str77)

ST_1: stg_27 [1/1] 0.00ns
newFuncRoot:12  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @str73, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str74, [1 x i8]* @str74, [8 x i8]* @str73)

ST_1: stg_28 [1/1] 0.00ns
newFuncRoot:13  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @str69, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str70, [1 x i8]* @str70, [8 x i8]* @str69)

ST_1: stg_29 [1/1] 0.00ns
newFuncRoot:14  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @str65, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str66, [1 x i8]* @str66, [8 x i8]* @str65)

ST_1: stg_30 [1/1] 0.00ns
newFuncRoot:15  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @str61, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str62, [1 x i8]* @str62, [8 x i8]* @str61)

ST_1: stg_31 [1/1] 0.00ns
newFuncRoot:16  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @str57, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str58, [1 x i8]* @str58, [8 x i8]* @str57)

ST_1: cols_read [1/1] 0.00ns
newFuncRoot:17  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
newFuncRoot:18  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: line_buffer_0_0_val [1/1] 2.39ns
newFuncRoot:19  %line_buffer_0_0_val = alloca [1921 x i8], align 1

ST_1: line_buffer_0_1_val [1/1] 2.39ns
newFuncRoot:20  %line_buffer_0_1_val = alloca [1921 x i8], align 1

ST_1: line_buffer_0_2_val [1/1] 2.39ns
newFuncRoot:21  %line_buffer_0_2_val = alloca [1921 x i8], align 1

ST_1: line_buffer_1_0_val [1/1] 2.39ns
newFuncRoot:22  %line_buffer_1_0_val = alloca [1921 x i8], align 1

ST_1: line_buffer_1_1_val [1/1] 2.39ns
newFuncRoot:23  %line_buffer_1_1_val = alloca [1921 x i8], align 1

ST_1: line_buffer_1_2_val [1/1] 2.39ns
newFuncRoot:24  %line_buffer_1_2_val = alloca [1921 x i8], align 1

ST_1: tmp [1/1] 0.00ns
newFuncRoot:25  %tmp = trunc i32 %rows_read to i11

ST_1: tmp_7 [1/1] 1.84ns
newFuncRoot:26  %tmp_7 = add i11 %tmp, -1

ST_1: tmp_15_cast [1/1] 0.00ns
newFuncRoot:27  %tmp_15_cast = zext i11 %tmp_7 to i12

ST_1: tmp_2 [1/1] 0.00ns
newFuncRoot:28  %tmp_2 = trunc i32 %cols_read to i11

ST_1: tmp_8 [1/1] 1.84ns
newFuncRoot:29  %tmp_8 = add i11 %tmp_2, -1

ST_1: tmp_16_cast [1/1] 0.00ns
newFuncRoot:30  %tmp_16_cast = zext i11 %tmp_8 to i12

ST_1: tmp_9 [1/1] 1.84ns
newFuncRoot:31  %tmp_9 = add i11 %tmp_2, 1

ST_1: tmp_10 [1/1] 1.84ns
newFuncRoot:32  %tmp_10 = add i11 %tmp, 1

ST_1: tmp_21 [1/1] 0.00ns
newFuncRoot:33  %tmp_21 = trunc i32 %rows_read to i12

ST_1: tmp_24 [1/1] 0.00ns
newFuncRoot:34  %tmp_24 = trunc i32 %cols_read to i12

ST_1: stg_50 [1/1] 1.57ns
newFuncRoot:35  br label %.preheader


 <State 2>: 3.98ns
ST_2: row [1/1] 0.00ns
.preheader:0  %row = phi i11 [ 0, %newFuncRoot ], [ %row_1, %0 ]

ST_2: row_cast [1/1] 0.00ns
.preheader:1  %row_cast = zext i11 %row to i12

ST_2: stg_53 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1081, i64 0)

ST_2: exitcond1 [1/1] 2.11ns
.preheader:3  %exitcond1 = icmp eq i11 %row, %tmp_10

ST_2: row_1 [1/1] 1.84ns
.preheader:4  %row_1 = add i11 %row, 1

ST_2: stg_56 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1, label %.exitStub, label %2

ST_2: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1816)

ST_2: tmp_11 [1/1] 2.14ns
:1  %tmp_11 = icmp slt i12 %row_cast, %tmp_21

ST_2: output_row [1/1] 1.84ns
:2  %output_row = add i12 %row_cast, -1

ST_2: tmp_12 [1/1] 2.14ns
:3  %tmp_12 = icmp eq i12 %output_row, 0

ST_2: tmp_13 [1/1] 2.11ns
:4  %tmp_13 = icmp ne i11 %row, 0

ST_2: tmp_s [1/1] 2.14ns
:5  %tmp_s = icmp eq i12 %output_row, %tmp_15_cast

ST_2: stg_63 [1/1] 1.57ns
:6  br label %1

ST_2: stg_64 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 5.35ns
ST_3: col [1/1] 0.00ns
:0  %col = phi i11 [ 0, %2 ], [ %col_1, %._crit_edge5 ]

ST_3: exitcond [1/1] 2.11ns
:2  %exitcond = icmp eq i11 %col, %tmp_9

ST_3: col_1 [1/1] 1.84ns
:3  %col_1 = add i11 %col, 1

ST_3: stg_68 [1/1] 0.00ns
:4  br i1 %exitcond, label %0, label %3

ST_3: col_cast [1/1] 0.00ns
:0  %col_cast = zext i11 %col to i12

ST_3: stg_70 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1921, i64 0)

ST_3: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1817)

ST_3: stg_72 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1808) nounwind

ST_3: tmp_14 [1/1] 2.14ns
:4  %tmp_14 = icmp slt i12 %col_cast, %tmp_24

ST_3: or_cond [1/1] 1.37ns
:5  %or_cond = and i1 %tmp_11, %tmp_14

ST_3: stg_75 [1/1] 0.00ns
:6  br i1 %or_cond, label %"operator>>.exit", label %._crit_edge

ST_3: tmp_16 [1/1] 0.00ns
._crit_edge:3  %tmp_16 = zext i11 %col to i64

ST_3: line_buffer_1_0_val_addr [1/1] 0.00ns
._crit_edge:4  %line_buffer_1_0_val_addr = getelementptr [1921 x i8]* %line_buffer_1_0_val, i64 0, i64 %tmp_16

ST_3: line_buffer_1_1_val_addr [1/1] 0.00ns
._crit_edge:6  %line_buffer_1_1_val_addr = getelementptr [1921 x i8]* %line_buffer_1_1_val, i64 0, i64 %tmp_16

ST_3: line_buffer_1_2_val_addr [1/1] 0.00ns
._crit_edge:8  %line_buffer_1_2_val_addr = getelementptr [1921 x i8]* %line_buffer_1_2_val, i64 0, i64 %tmp_16

ST_3: B [2/2] 2.39ns
._crit_edge:9  %B = load i8* %line_buffer_1_2_val_addr, align 1

ST_3: line_buffer_0_0_val_addr [1/1] 0.00ns
._crit_edge:29  %line_buffer_0_0_val_addr = getelementptr [1921 x i8]* %line_buffer_0_0_val, i64 0, i64 %tmp_16

ST_3: line_buffer_0_1_val_addr [1/1] 0.00ns
._crit_edge:32  %line_buffer_0_1_val_addr = getelementptr [1921 x i8]* %line_buffer_0_1_val, i64 0, i64 %tmp_16

ST_3: line_buffer_0_2_val_addr [1/1] 0.00ns
._crit_edge:35  %line_buffer_0_2_val_addr = getelementptr [1921 x i8]* %line_buffer_0_2_val, i64 0, i64 %tmp_16

ST_3: pix_val_2 [2/2] 2.39ns
._crit_edge:36  %pix_val_2 = load i8* %line_buffer_0_2_val_addr, align 1

ST_3: output_col [1/1] 1.84ns
._crit_edge:79  %output_col = add i12 %col_cast, -1

ST_3: tmp_17 [1/1] 2.14ns
._crit_edge:80  %tmp_17 = icmp eq i12 %output_col, 0

ST_3: tmp_18 [1/1] 2.14ns
._crit_edge:81  %tmp_18 = icmp eq i12 %output_col, %tmp_16_cast

ST_3: tmp10 [1/1] 1.37ns
._crit_edge:82  %tmp10 = or i1 %tmp_12, %tmp_17

ST_3: tmp11 [1/1] 1.37ns
._crit_edge:83  %tmp11 = or i1 %tmp_s, %tmp_18

ST_3: tmp_19 [1/1] 2.11ns
._crit_edge4240:22  %tmp_19 = icmp ne i11 %col, 0

ST_3: or_cond2 [1/1] 1.37ns
._crit_edge4240:23  %or_cond2 = and i1 %tmp_13, %tmp_19

ST_3: stg_92 [1/1] 0.00ns
._crit_edge4240:24  br i1 %or_cond2, label %"operator<<.exit", label %._crit_edge5


 <State 4>: 4.78ns
ST_4: tmp_15 [1/1] 0.00ns
operator>>.exit:0  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

ST_4: stg_94 [1/1] 0.00ns
operator>>.exit:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1808) nounwind

ST_4: scl_val_0 [1/1] 1.70ns
operator>>.exit:2  %scl_val_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_0_V)

ST_4: scl_val_1 [1/1] 1.70ns
operator>>.exit:3  %scl_val_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_1_V)

ST_4: p_val_2 [1/1] 1.70ns
operator>>.exit:4  %p_val_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_0_data_stream_2_V)

ST_4: empty_28 [1/1] 0.00ns
operator>>.exit:5  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_15)

ST_4: stg_99 [1/1] 0.00ns
operator>>.exit:6  store i8 %scl_val_0, i8* %R_2, align 1

ST_4: stg_100 [1/1] 0.00ns
operator>>.exit:7  store i8 %scl_val_1, i8* %G_2, align 1

ST_4: stg_101 [1/1] 0.00ns
operator>>.exit:8  store i8 %p_val_2, i8* %B_2, align 1

ST_4: stg_102 [1/1] 0.00ns
operator>>.exit:9  br label %._crit_edge

ST_4: R [2/2] 2.39ns
._crit_edge:5  %R = load i8* %line_buffer_1_0_val_addr, align 1

ST_4: G [2/2] 2.39ns
._crit_edge:7  %G = load i8* %line_buffer_1_1_val_addr, align 1

ST_4: B [1/2] 2.39ns
._crit_edge:9  %B = load i8* %line_buffer_1_2_val_addr, align 1

ST_4: tmp_4_cast_i [1/1] 0.00ns
._crit_edge:17  %tmp_4_cast_i = zext i8 %B to i13

ST_4: tmp_5_i [3/3] 1.05ns
._crit_edge:18  %tmp_5_i = mul i13 %tmp_4_cast_i, 25

ST_4: pix_val_0 [2/2] 2.39ns
._crit_edge:30  %pix_val_0 = load i8* %line_buffer_0_0_val_addr, align 1

ST_4: pix_val_1 [2/2] 2.39ns
._crit_edge:33  %pix_val_1 = load i8* %line_buffer_0_1_val_addr, align 1

ST_4: pix_val_2 [1/2] 2.39ns
._crit_edge:36  %pix_val_2 = load i8* %line_buffer_0_2_val_addr, align 1

ST_4: stg_111 [1/1] 2.39ns
._crit_edge:37  store i8 %pix_val_2, i8* %line_buffer_1_2_val_addr, align 1

ST_4: or_cond3 [1/1] 1.37ns
._crit_edge:84  %or_cond3 = or i1 %tmp11, %tmp10

ST_4: stg_113 [1/1] 1.57ns
._crit_edge:85  br i1 %or_cond3, label %._crit_edge4240, label %4


 <State 5>: 4.78ns
ST_5: B_4 [1/1] 0.00ns
._crit_edge:0  %B_4 = load i8* %B_2, align 1

ST_5: G_5 [1/1] 0.00ns
._crit_edge:1  %G_5 = load i8* %G_2, align 1

ST_5: R_5 [1/1] 0.00ns
._crit_edge:2  %R_5 = load i8* %R_2, align 1

ST_5: R [1/2] 2.39ns
._crit_edge:5  %R = load i8* %line_buffer_1_0_val_addr, align 1

ST_5: G [1/2] 2.39ns
._crit_edge:7  %G = load i8* %line_buffer_1_1_val_addr, align 1

ST_5: p_shl2_i [1/1] 0.00ns
._crit_edge:12  %p_shl2_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_5: p_shl2_cast_i_cast [1/1] 0.00ns
._crit_edge:13  %p_shl2_cast_i_cast = zext i9 %p_shl2_i to i10

ST_5: tmp_5_i [2/3] 1.05ns
._crit_edge:18  %tmp_5_i = mul i13 %tmp_4_cast_i, 25

ST_5: tmp1 [1/1] 1.84ns
._crit_edge:19  %tmp1 = add i10 %p_shl2_cast_i_cast, 128

ST_5: pix_val_0 [1/2] 2.39ns
._crit_edge:30  %pix_val_0 = load i8* %line_buffer_0_0_val_addr, align 1

ST_5: stg_124 [1/1] 2.39ns
._crit_edge:31  store i8 %pix_val_0, i8* %line_buffer_1_0_val_addr, align 1

ST_5: pix_val_1 [1/2] 2.39ns
._crit_edge:33  %pix_val_1 = load i8* %line_buffer_0_1_val_addr, align 1

ST_5: stg_126 [1/1] 2.39ns
._crit_edge:34  store i8 %pix_val_1, i8* %line_buffer_1_1_val_addr, align 1

ST_5: tmp_4_cast_i1 [1/1] 0.00ns
._crit_edge:45  %tmp_4_cast_i1 = zext i8 %pix_val_2 to i13

ST_5: tmp_5_i1 [3/3] 1.05ns
._crit_edge:46  %tmp_5_i1 = mul i13 %tmp_4_cast_i1, 25

ST_5: stg_129 [1/1] 2.39ns
._crit_edge:57  store i8 %R_5, i8* %line_buffer_0_0_val_addr, align 1

ST_5: stg_130 [1/1] 2.39ns
._crit_edge:58  store i8 %G_5, i8* %line_buffer_0_1_val_addr, align 1

ST_5: stg_131 [1/1] 2.39ns
._crit_edge:59  store i8 %B_4, i8* %line_buffer_0_2_val_addr, align 1

ST_5: tmp_4_cast_i2 [1/1] 0.00ns
._crit_edge:67  %tmp_4_cast_i2 = zext i8 %B_4 to i13

ST_5: tmp_5_i2 [3/3] 1.05ns
._crit_edge:68  %tmp_5_i2 = mul i13 %tmp_4_cast_i2, 25


 <State 6>: 5.42ns
ST_6: p_shl1_i [1/1] 0.00ns
._crit_edge:10  %p_shl1_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_6: p_shl1_cast_i [1/1] 0.00ns
._crit_edge:11  %p_shl1_cast_i = zext i14 %p_shl1_i to i15

ST_6: tmp_2_cast3_i_cast [1/1] 0.00ns
._crit_edge:14  %tmp_2_cast3_i_cast = zext i8 %G to i13

ST_6: p_shl_i [1/1] 0.00ns
._crit_edge:15  %p_shl_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_6: p_shl_cast_i [1/1] 0.00ns
._crit_edge:16  %p_shl_cast_i = zext i15 %p_shl_i to i16

ST_6: tmp_5_i [1/3] 0.00ns
._crit_edge:18  %tmp_5_i = mul i13 %tmp_4_cast_i, 25

ST_6: tmp55_cast [1/1] 0.00ns
._crit_edge:20  %tmp55_cast = zext i10 %tmp1 to i15

ST_6: tmp_6_i [1/1] 1.96ns
._crit_edge:21  %tmp_6_i = add i15 %tmp55_cast, %p_shl1_cast_i

ST_6: tmp_6_cast_i [1/1] 0.00ns
._crit_edge:22  %tmp_6_cast_i = zext i15 %tmp_6_i to i16

ST_6: tmp2 [1/1] 1.73ns
._crit_edge:23  %tmp2 = add i16 %p_shl_cast_i, %tmp_6_cast_i

ST_6: tmp3 [1/1] 3.02ns
._crit_edge:24  %tmp3 = add i13 %tmp_5_i, %tmp_2_cast3_i_cast

ST_6: tmp57_cast [1/1] 0.00ns
._crit_edge:25  %tmp57_cast = zext i13 %tmp3 to i16

ST_6: tmp_8_i [1/1] 1.73ns
._crit_edge:26  %tmp_8_i = add i16 %tmp57_cast, %tmp2

ST_6: tmp_i [1/1] 0.00ns
._crit_edge:27  %tmp_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i, i32 8, i32 15)

ST_6: p_shl2_i6 [1/1] 0.00ns
._crit_edge:40  %p_shl2_i6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %pix_val_0, i1 false)

ST_6: p_shl2_cast_i7_cast [1/1] 0.00ns
._crit_edge:41  %p_shl2_cast_i7_cast = zext i9 %p_shl2_i6 to i10

ST_6: tmp_5_i1 [2/3] 1.05ns
._crit_edge:46  %tmp_5_i1 = mul i13 %tmp_4_cast_i1, 25

ST_6: tmp4 [1/1] 1.84ns
._crit_edge:47  %tmp4 = add i10 %p_shl2_cast_i7_cast, 128

ST_6: p_shl1_i1 [1/1] 0.00ns
._crit_edge:60  %p_shl1_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R_5, i6 0)

ST_6: p_shl1_cast_i1 [1/1] 0.00ns
._crit_edge:61  %p_shl1_cast_i1 = zext i14 %p_shl1_i1 to i15

ST_6: p_shl2_i1 [1/1] 0.00ns
._crit_edge:62  %p_shl2_i1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R_5, i1 false)

ST_6: p_shl2_cast_i29_cast [1/1] 0.00ns
._crit_edge:63  %p_shl2_cast_i29_cast = zext i9 %p_shl2_i1 to i10

ST_6: tmp_5_i2 [2/3] 1.05ns
._crit_edge:68  %tmp_5_i2 = mul i13 %tmp_4_cast_i2, 25

ST_6: tmp7 [1/1] 1.84ns
._crit_edge:69  %tmp7 = add i10 %p_shl2_cast_i29_cast, 128

ST_6: tmp61_cast [1/1] 0.00ns
._crit_edge:70  %tmp61_cast = zext i10 %tmp7 to i15

ST_6: tmp_6_i2 [1/1] 1.96ns
._crit_edge:71  %tmp_6_i2 = add i15 %tmp61_cast, %p_shl1_cast_i1


 <State 7>: 5.42ns
ST_7: y_window_2_2_1 [1/1] 0.00ns
:1  %y_window_2_2_1 = load i8* %y_window_2_1, align 1

ST_7: y_window_2_1_2 [1/1] 1.72ns
._crit_edge:28  %y_window_2_1_2 = add i8 %tmp_i, 16

ST_7: p_shl1_i4 [1/1] 0.00ns
._crit_edge:38  %p_shl1_i4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %pix_val_0, i6 0)

ST_7: p_shl1_cast_i5 [1/1] 0.00ns
._crit_edge:39  %p_shl1_cast_i5 = zext i14 %p_shl1_i4 to i15

ST_7: tmp_2_cast3_i9_cast [1/1] 0.00ns
._crit_edge:42  %tmp_2_cast3_i9_cast = zext i8 %pix_val_1 to i13

ST_7: p_shl_i1 [1/1] 0.00ns
._crit_edge:43  %p_shl_i1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %pix_val_1, i7 0)

ST_7: p_shl_cast_i1 [1/1] 0.00ns
._crit_edge:44  %p_shl_cast_i1 = zext i15 %p_shl_i1 to i16

ST_7: tmp_5_i1 [1/3] 0.00ns
._crit_edge:46  %tmp_5_i1 = mul i13 %tmp_4_cast_i1, 25

ST_7: tmp58_cast [1/1] 0.00ns
._crit_edge:48  %tmp58_cast = zext i10 %tmp4 to i15

ST_7: tmp_6_i1 [1/1] 1.96ns
._crit_edge:49  %tmp_6_i1 = add i15 %tmp58_cast, %p_shl1_cast_i5

ST_7: tmp_6_cast_i1 [1/1] 0.00ns
._crit_edge:50  %tmp_6_cast_i1 = zext i15 %tmp_6_i1 to i16

ST_7: tmp5 [1/1] 1.73ns
._crit_edge:51  %tmp5 = add i16 %p_shl_cast_i1, %tmp_6_cast_i1

ST_7: tmp6 [1/1] 3.02ns
._crit_edge:52  %tmp6 = add i13 %tmp_5_i1, %tmp_2_cast3_i9_cast

ST_7: tmp60_cast [1/1] 0.00ns
._crit_edge:53  %tmp60_cast = zext i13 %tmp6 to i16

ST_7: tmp_8_i1 [1/1] 1.73ns
._crit_edge:54  %tmp_8_i1 = add i16 %tmp60_cast, %tmp5

ST_7: tmp_i1 [1/1] 0.00ns
._crit_edge:55  %tmp_i1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i1, i32 8, i32 15)

ST_7: tmp_2_cast3_i31_cast [1/1] 0.00ns
._crit_edge:64  %tmp_2_cast3_i31_cast = zext i8 %G_5 to i13

ST_7: p_shl_i2 [1/1] 0.00ns
._crit_edge:65  %p_shl_i2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G_5, i7 0)

ST_7: p_shl_cast_i2 [1/1] 0.00ns
._crit_edge:66  %p_shl_cast_i2 = zext i15 %p_shl_i2 to i16

ST_7: tmp_5_i2 [1/3] 0.00ns
._crit_edge:68  %tmp_5_i2 = mul i13 %tmp_4_cast_i2, 25

ST_7: tmp_6_cast_i2 [1/1] 0.00ns
._crit_edge:72  %tmp_6_cast_i2 = zext i15 %tmp_6_i2 to i16

ST_7: tmp8 [1/1] 1.73ns
._crit_edge:73  %tmp8 = add i16 %p_shl_cast_i2, %tmp_6_cast_i2

ST_7: tmp9 [1/1] 3.02ns
._crit_edge:74  %tmp9 = add i13 %tmp_5_i2, %tmp_2_cast3_i31_cast

ST_7: tmp63_cast [1/1] 0.00ns
._crit_edge:75  %tmp63_cast = zext i13 %tmp9 to i16

ST_7: tmp_8_i2 [1/1] 1.73ns
._crit_edge:76  %tmp_8_i2 = add i16 %tmp63_cast, %tmp8

ST_7: tmp_i2 [1/1] 0.00ns
._crit_edge:77  %tmp_i2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_8_i2, i32 8, i32 15)

ST_7: tmp_cast_i2 [1/1] 0.00ns
._crit_edge4240:1  %tmp_cast_i2 = zext i8 %pix_val_2 to i9

ST_7: tmp_cast_i [1/1] 0.00ns
._crit_edge4240:2  %tmp_cast_i = zext i8 %pix_val_1 to i9

ST_7: tmp_2_i3 [1/1] 1.72ns
._crit_edge4240:4  %tmp_2_i3 = add i9 %tmp_cast_i, %tmp_cast_i2

ST_7: stg_189 [1/1] 0.00ns
._crit_edge5:3  store i8 %y_window_2_1_2, i8* %y_window_2_1, align 1


 <State 8>: 5.28ns
ST_8: y_window_1_1_1 [1/1] 1.72ns
._crit_edge:56  %y_window_1_1_1 = add i8 %tmp_i1, 16

ST_8: y_window_0_1_1 [1/1] 1.72ns
._crit_edge:78  %y_window_0_1_1 = add i8 %tmp_i2, 16

ST_8: y_window_0_1_load [1/1] 0.00ns
:0  %y_window_0_1_load = load i8* %y_window_0_1, align 1

ST_8: y_window_0_2_load [1/1] 0.00ns
:1  %y_window_0_2_load = load i8* %y_window_0_2, align 1

ST_8: tmp_19_0_cast9_i_cast [1/1] 0.00ns
:4  %tmp_19_0_cast9_i_cast = zext i8 %y_window_0_1_1 to i9

ST_8: tmp_23_0_1_i [1/1] 0.00ns
:5  %tmp_23_0_1_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_0_1_load, i1 false)

ST_8: tmp_23_0_1_cast_i [1/1] 0.00ns
:6  %tmp_23_0_1_cast_i = zext i9 %tmp_23_0_1_i to i10

ST_8: tmp_19_0_2_cast8_i_cast [1/1] 0.00ns
:7  %tmp_19_0_2_cast8_i_cast = zext i8 %y_window_0_2_load to i9

ST_8: x_weight_2_0_2_i [1/1] 1.72ns
:8  %x_weight_2_0_2_i = sub i9 %tmp_19_0_2_cast8_i_cast, %tmp_19_0_cast9_i_cast

ST_8: tmp12 [1/1] 1.72ns
:16  %tmp12 = add i9 %tmp_19_0_cast9_i_cast, %tmp_19_0_2_cast8_i_cast

ST_8: tmp66_cast [1/1] 0.00ns
:17  %tmp66_cast = zext i9 %tmp12 to i10

ST_8: y_weight_2_1_2_i [1/1] 1.84ns
:18  %y_weight_2_1_2_i = add i10 %tmp66_cast, %tmp_23_0_1_cast_i

ST_8: y_window_0_2_1 [1/1] 0.00ns
._crit_edge5:0  %y_window_0_2_1 = load i8* %y_window_0_1, align 1

ST_8: stg_203 [1/1] 0.00ns
._crit_edge5:7  store i8 %y_window_0_2_1, i8* %y_window_0_2, align 1

ST_8: stg_204 [1/1] 0.00ns
._crit_edge5:8  store i8 %y_window_0_1_1, i8* %y_window_0_1, align 1


 <State 9>: 5.52ns
ST_9: y_window_1_2_load [1/1] 0.00ns
:2  %y_window_1_2_load = load i8* %y_window_1_2, align 1

ST_9: y_window_2_2_load [1/1] 0.00ns
:3  %y_window_2_2_load = load i8* %y_window_2_2, align 1

ST_9: x_weight_2_0_2_cast_i [1/1] 0.00ns
:9  %x_weight_2_0_2_cast_i = sext i9 %x_weight_2_0_2_i to i11

ST_9: p_shl8_i [1/1] 0.00ns
:10  %p_shl8_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_1_1_1, i1 false)

ST_9: p_shl8_cast_i [1/1] 0.00ns
:11  %p_shl8_cast_i = zext i9 %p_shl8_i to i11

ST_9: x_weight_2_1_1_i [1/1] 1.37ns
:12  %x_weight_2_1_1_i = sub i11 %x_weight_2_0_2_cast_i, %p_shl8_cast_i

ST_9: tmp_21_1_2_i [1/1] 0.00ns
:13  %tmp_21_1_2_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_1_2_load, i1 false)

ST_9: tmp_21_1_2_cast_i [1/1] 0.00ns
:14  %tmp_21_1_2_cast_i = zext i9 %tmp_21_1_2_i to i11

ST_9: x_weight_2_1_2_i [1/1] 1.37ns
:15  %x_weight_2_1_2_i = add i11 %x_weight_2_1_1_i, %tmp_21_1_2_cast_i

ST_9: y_weight_2_1_2_cast_i [1/1] 0.00ns
:19  %y_weight_2_1_2_cast_i = zext i10 %y_weight_2_1_2_i to i11

ST_9: tmp_19_2_cast_i [1/1] 0.00ns
:20  %tmp_19_2_cast_i = zext i8 %y_window_2_1_2 to i11

ST_9: x_weight_2_2_i [1/1] 1.37ns
:21  %x_weight_2_2_i = sub i11 %x_weight_2_1_2_i, %tmp_19_2_cast_i

ST_9: y_weight_2_2_i [1/1] 1.84ns
:22  %y_weight_2_2_i = sub i11 %y_weight_2_1_2_cast_i, %tmp_19_2_cast_i

ST_9: p_shl_i3 [1/1] 0.00ns
:23  %p_shl_i3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %y_window_2_2_1, i1 false)

ST_9: p_shl_cast_i3 [1/1] 0.00ns
:24  %p_shl_cast_i3 = zext i9 %p_shl_i3 to i11

ST_9: y_weight_2_2_1_i [1/1] 1.84ns
:25  %y_weight_2_2_1_i = sub i11 %y_weight_2_2_i, %p_shl_cast_i3

ST_9: tmp_19_2_2_cast_i [1/1] 0.00ns
:26  %tmp_19_2_2_cast_i = zext i8 %y_window_2_2_load to i11

ST_9: x_weight_2_2_2_i [1/1] 1.37ns
:27  %x_weight_2_2_2_i = add i11 %x_weight_2_2_i, %tmp_19_2_2_cast_i

ST_9: y_weight_2_2_2_i [1/1] 1.84ns
:28  %y_weight_2_2_2_i = sub i11 %y_weight_2_2_1_i, %tmp_19_2_2_cast_i

ST_9: tmp_28 [1/1] 0.00ns
:30  %tmp_28 = trunc i11 %x_weight_2_2_2_i to i8

ST_9: tmp_29 [1/1] 0.00ns
:34  %tmp_29 = trunc i11 %y_weight_2_2_2_i to i8

ST_9: y_window_1_2_1 [1/1] 0.00ns
._crit_edge5:1  %y_window_1_2_1 = load i8* %y_window_1_1, align 1

ST_9: empty_27 [1/1] 0.00ns
._crit_edge5:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1817, i32 %tmp_6)

ST_9: stg_228 [1/1] 0.00ns
._crit_edge5:4  store i8 %y_window_2_2_1, i8* %y_window_2_2, align 1

ST_9: stg_229 [1/1] 0.00ns
._crit_edge5:5  store i8 %y_window_1_2_1, i8* %y_window_1_2, align 1

ST_9: stg_230 [1/1] 0.00ns
._crit_edge5:6  store i8 %y_window_1_1_1, i8* %y_window_1_1, align 1

ST_9: stg_231 [1/1] 0.00ns
._crit_edge5:9  br label %1


 <State 10>: 5.20ns
ST_10: tmp_i_29 [1/1] 2.11ns
:29  %tmp_i_29 = icmp sgt i11 %x_weight_2_2_2_i, 0

ST_10: tmp_22 [1/1] 1.72ns
:31  %tmp_22 = sub i8 0, %tmp_28

ST_10: tmp_23 [1/1] 1.37ns
:32  %tmp_23 = select i1 %tmp_i_29, i8 %tmp_28, i8 %tmp_22

ST_10: tmp_11_i [1/1] 2.11ns
:33  %tmp_11_i = icmp sgt i11 %y_weight_2_2_2_i, 0

ST_10: tmp_25 [1/1] 1.72ns
:35  %tmp_25 = sub i8 0, %tmp_29

ST_10: tmp_26 [1/1] 1.37ns
:36  %tmp_26 = select i1 %tmp_11_i, i8 %tmp_29, i8 %tmp_25

ST_10: edge_weight_i [1/1] 1.72ns
:37  %edge_weight_i = add i8 %tmp_26, %tmp_23

ST_10: tmp_1_cast_i [1/1] 0.00ns
._crit_edge4240:3  %tmp_1_cast_i = zext i8 %pix_val_0 to i10

ST_10: tmp_2_cast_i3 [1/1] 0.00ns
._crit_edge4240:5  %tmp_2_cast_i3 = zext i9 %tmp_2_i3 to i10

ST_10: tmp_3_i [1/1] 0.00ns
._crit_edge4240:6  %tmp_3_i = add i10 %tmp_2_cast_i3, %tmp_1_cast_i

ST_10: zext_cast [1/1] 0.00ns
._crit_edge4240:7  %zext_cast = zext i10 %tmp_3_i to i22

ST_10: mul [2/2] 4.19ns
._crit_edge4240:8  %mul = mul i22 %zext_cast, 1366


 <State 11>: 2.00ns
ST_11: tmp_15_i [1/1] 2.00ns
:39  %tmp_15_i = icmp ult i8 %edge_weight_i, 55

ST_11: tmp_17_i [1/1] 2.00ns
:40  %tmp_17_i = icmp ugt i8 %edge_weight_i, -51

ST_11: mul [1/2] 0.00ns
._crit_edge4240:8  %mul = mul i22 %zext_cast, 1366

ST_11: B_cast_i [1/1] 0.00ns
._crit_edge4240:9  %B_cast_i = call i9 @_ssdm_op_PartSelect.i9.i22.i32.i32(i22 %mul, i32 12, i32 20)

ST_11: sepia_val_0 [1/1] 0.00ns
._crit_edge4240:12  %sepia_val_0 = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)


 <State 12>: 5.68ns
ST_12: edge_val [1/1] 1.37ns
:38  %edge_val = xor i8 %edge_weight_i, -1

ST_12: not_tmp_15_i [1/1] 1.37ns
:41  %not_tmp_15_i = xor i1 %tmp_15_i, true

ST_12: p_i_cast [1/1] 1.37ns
:42  %p_i_cast = select i1 %not_tmp_15_i, i8 -1, i8 0

ST_12: tmp_27 [1/1] 1.37ns
:43  %tmp_27 = or i1 %tmp_15_i, %tmp_17_i

ST_12: edge_val_1 [1/1] 1.37ns
:44  %edge_val_1 = select i1 %tmp_27, i8 %p_i_cast, i8 %edge_val

ST_12: stg_254 [1/1] 1.57ns
:45  br label %._crit_edge4240

ST_12: R_3 [1/1] 1.84ns
._crit_edge4240:10  %R_3 = add i9 %B_cast_i, 60

ST_12: G_3 [1/1] 1.84ns
._crit_edge4240:11  %G_3 = add i9 %B_cast_i, 34

ST_12: tmp_30 [1/1] 0.00ns
._crit_edge4240:13  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %R_3, i32 8)

ST_12: tmp_31 [1/1] 0.00ns
._crit_edge4240:14  %tmp_31 = trunc i9 %R_3 to i8

ST_12: sepia_val_2 [1/1] 1.37ns
._crit_edge4240:15  %sepia_val_2 = select i1 %tmp_30, i8 -1, i8 %tmp_31

ST_12: tmp_32 [1/1] 0.00ns
._crit_edge4240:16  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %G_3, i32 8)

ST_12: tmp_33 [1/1] 0.00ns
._crit_edge4240:17  %tmp_33 = trunc i9 %G_3 to i8

ST_12: sepia_val_1 [1/1] 1.37ns
._crit_edge4240:18  %sepia_val_1 = select i1 %tmp_32, i8 -1, i8 %tmp_33


 <State 13>: 3.42ns
ST_13: edge_val1 [1/1] 0.00ns
._crit_edge4240:0  %edge_val1 = phi i8 [ %edge_val_1, %4 ], [ 0, %._crit_edge ]

ST_13: tmp_1 [1/1] 1.72ns
._crit_edge4240:19  %tmp_1 = add i8 %sepia_val_0, %edge_val1

ST_13: tmp_3 [1/1] 1.72ns
._crit_edge4240:20  %tmp_3 = add i8 %sepia_val_1, %edge_val1

ST_13: tmp_4 [1/1] 1.72ns
._crit_edge4240:21  %tmp_4 = add i8 %sepia_val_2, %edge_val1

ST_13: tmp_20 [1/1] 0.00ns
operator<<.exit:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

ST_13: stg_268 [1/1] 0.00ns
operator<<.exit:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1808) nounwind

ST_13: stg_269 [1/1] 1.70ns
operator<<.exit:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_0_V, i8 %tmp_1)

ST_13: stg_270 [1/1] 1.70ns
operator<<.exit:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_1_V, i8 %tmp_3)

ST_13: stg_271 [1/1] 1.70ns
operator<<.exit:4  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_1_data_stream_2_V, i8 %tmp_4)

ST_13: empty_30 [1/1] 0.00ns
operator<<.exit:5  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_20)

ST_13: stg_273 [1/1] 0.00ns
operator<<.exit:6  br label %._crit_edge5


 <State 14>: 0.00ns
ST_14: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1816, i32 %tmp_5)

ST_14: stg_275 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4144bf0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x411bd70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x47c82c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x4f00ef0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x55a64b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_1_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x5574ab0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_1_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x5571970; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_1_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x44ffa30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_2                      (alloca           ) [ 001111111111111]
G_2                      (alloca           ) [ 001111111111111]
y_window_0_1             (alloca           ) [ 001111111111111]
y_window_0_2             (alloca           ) [ 001111111111111]
R_2                      (alloca           ) [ 001111111111111]
y_window_1_1             (alloca           ) [ 001111111111111]
y_window_1_2             (alloca           ) [ 001111111111111]
y_window_2_2             (alloca           ) [ 001111111111111]
y_window_2_1             (alloca           ) [ 001111111111111]
stg_24                   (specifcore       ) [ 000000000000000]
stg_25                   (specifcore       ) [ 000000000000000]
stg_26                   (specinterface    ) [ 000000000000000]
stg_27                   (specinterface    ) [ 000000000000000]
stg_28                   (specinterface    ) [ 000000000000000]
stg_29                   (specinterface    ) [ 000000000000000]
stg_30                   (specinterface    ) [ 000000000000000]
stg_31                   (specinterface    ) [ 000000000000000]
cols_read                (read             ) [ 000000000000000]
rows_read                (read             ) [ 000000000000000]
line_buffer_0_0_val      (alloca           ) [ 001111111111111]
line_buffer_0_1_val      (alloca           ) [ 001111111111111]
line_buffer_0_2_val      (alloca           ) [ 001111111111111]
line_buffer_1_0_val      (alloca           ) [ 001111111111111]
line_buffer_1_1_val      (alloca           ) [ 001111111111111]
line_buffer_1_2_val      (alloca           ) [ 001111111111111]
tmp                      (trunc            ) [ 000000000000000]
tmp_7                    (add              ) [ 000000000000000]
tmp_15_cast              (zext             ) [ 001111111111111]
tmp_2                    (trunc            ) [ 000000000000000]
tmp_8                    (add              ) [ 000000000000000]
tmp_16_cast              (zext             ) [ 001111111111111]
tmp_9                    (add              ) [ 001111111111111]
tmp_10                   (add              ) [ 001111111111111]
tmp_21                   (trunc            ) [ 001111111111111]
tmp_24                   (trunc            ) [ 001111111111111]
stg_50                   (br               ) [ 011111111111111]
row                      (phi              ) [ 001000000000000]
row_cast                 (zext             ) [ 000000000000000]
stg_53                   (speclooptripcount) [ 000000000000000]
exitcond1                (icmp             ) [ 001111111111111]
row_1                    (add              ) [ 011111111111111]
stg_56                   (br               ) [ 000000000000000]
tmp_5                    (specregionbegin  ) [ 000111111111111]
tmp_11                   (icmp             ) [ 000111111111110]
output_row               (add              ) [ 000000000000000]
tmp_12                   (icmp             ) [ 000111111111110]
tmp_13                   (icmp             ) [ 000111111111110]
tmp_s                    (icmp             ) [ 000111111111110]
stg_63                   (br               ) [ 001111111111111]
stg_64                   (ret              ) [ 000000000000000]
col                      (phi              ) [ 000100000011110]
exitcond                 (icmp             ) [ 001111111111111]
col_1                    (add              ) [ 001111111111111]
stg_68                   (br               ) [ 000000000000000]
col_cast                 (zext             ) [ 000000000000000]
stg_70                   (speclooptripcount) [ 000000000000000]
tmp_6                    (specregionbegin  ) [ 000111111100000]
stg_72                   (specpipeline     ) [ 000000000000000]
tmp_14                   (icmp             ) [ 000000000000000]
or_cond                  (and              ) [ 000110000000000]
stg_75                   (br               ) [ 000000000000000]
tmp_16                   (zext             ) [ 000000000000000]
line_buffer_1_0_val_addr (getelementptr    ) [ 000111000000000]
line_buffer_1_1_val_addr (getelementptr    ) [ 000111000000000]
line_buffer_1_2_val_addr (getelementptr    ) [ 000110000000000]
line_buffer_0_0_val_addr (getelementptr    ) [ 000111000000000]
line_buffer_0_1_val_addr (getelementptr    ) [ 000111000000000]
line_buffer_0_2_val_addr (getelementptr    ) [ 000111000000000]
output_col               (add              ) [ 000000000000000]
tmp_17                   (icmp             ) [ 000000000000000]
tmp_18                   (icmp             ) [ 000000000000000]
tmp10                    (or               ) [ 000110000000000]
tmp11                    (or               ) [ 000110000000000]
tmp_19                   (icmp             ) [ 000000000000000]
or_cond2                 (and              ) [ 000111111111110]
stg_92                   (br               ) [ 000000000000000]
tmp_15                   (specregionbegin  ) [ 000000000000000]
stg_94                   (specprotocol     ) [ 000000000000000]
scl_val_0                (read             ) [ 000000000000000]
scl_val_1                (read             ) [ 000000000000000]
p_val_2                  (read             ) [ 000000000000000]
empty_28                 (specregionend    ) [ 000000000000000]
stg_99                   (store            ) [ 000000000000000]
stg_100                  (store            ) [ 000000000000000]
stg_101                  (store            ) [ 000000000000000]
stg_102                  (br               ) [ 000000000000000]
B                        (load             ) [ 000000000000000]
tmp_4_cast_i             (zext             ) [ 000101100000000]
pix_val_2                (load             ) [ 000101110000000]
stg_111                  (store            ) [ 000000000000000]
or_cond3                 (or               ) [ 001111111111111]
stg_113                  (br               ) [ 001111111111111]
B_4                      (load             ) [ 000000000000000]
G_5                      (load             ) [ 000100110000000]
R_5                      (load             ) [ 000100100000000]
R                        (load             ) [ 000100100000000]
G                        (load             ) [ 000100100000000]
p_shl2_i                 (bitconcatenate   ) [ 000000000000000]
p_shl2_cast_i_cast       (zext             ) [ 000000000000000]
tmp1                     (add              ) [ 000100100000000]
pix_val_0                (load             ) [ 000100111110000]
stg_124                  (store            ) [ 000000000000000]
pix_val_1                (load             ) [ 000100110000000]
stg_126                  (store            ) [ 000000000000000]
tmp_4_cast_i1            (zext             ) [ 000100110000000]
stg_129                  (store            ) [ 000000000000000]
stg_130                  (store            ) [ 000000000000000]
stg_131                  (store            ) [ 000000000000000]
tmp_4_cast_i2            (zext             ) [ 000100110000000]
p_shl1_i                 (bitconcatenate   ) [ 000000000000000]
p_shl1_cast_i            (zext             ) [ 000000000000000]
tmp_2_cast3_i_cast       (zext             ) [ 000000000000000]
p_shl_i                  (bitconcatenate   ) [ 000000000000000]
p_shl_cast_i             (zext             ) [ 000000000000000]
tmp_5_i                  (mul              ) [ 000000000000000]
tmp55_cast               (zext             ) [ 000000000000000]
tmp_6_i                  (add              ) [ 000000000000000]
tmp_6_cast_i             (zext             ) [ 000000000000000]
tmp2                     (add              ) [ 000000000000000]
tmp3                     (add              ) [ 000000000000000]
tmp57_cast               (zext             ) [ 000000000000000]
tmp_8_i                  (add              ) [ 000000000000000]
tmp_i                    (partselect       ) [ 000100010000000]
p_shl2_i6                (bitconcatenate   ) [ 000000000000000]
p_shl2_cast_i7_cast      (zext             ) [ 000000000000000]
tmp4                     (add              ) [ 000100010000000]
p_shl1_i1                (bitconcatenate   ) [ 000000000000000]
p_shl1_cast_i1           (zext             ) [ 000000000000000]
p_shl2_i1                (bitconcatenate   ) [ 000000000000000]
p_shl2_cast_i29_cast     (zext             ) [ 000000000000000]
tmp7                     (add              ) [ 000000000000000]
tmp61_cast               (zext             ) [ 000000000000000]
tmp_6_i2                 (add              ) [ 000100010000000]
y_window_2_2_1           (load             ) [ 000100001100000]
y_window_2_1_2           (add              ) [ 000100001100000]
p_shl1_i4                (bitconcatenate   ) [ 000000000000000]
p_shl1_cast_i5           (zext             ) [ 000000000000000]
tmp_2_cast3_i9_cast      (zext             ) [ 000000000000000]
p_shl_i1                 (bitconcatenate   ) [ 000000000000000]
p_shl_cast_i1            (zext             ) [ 000000000000000]
tmp_5_i1                 (mul              ) [ 000000000000000]
tmp58_cast               (zext             ) [ 000000000000000]
tmp_6_i1                 (add              ) [ 000000000000000]
tmp_6_cast_i1            (zext             ) [ 000000000000000]
tmp5                     (add              ) [ 000000000000000]
tmp6                     (add              ) [ 000000000000000]
tmp60_cast               (zext             ) [ 000000000000000]
tmp_8_i1                 (add              ) [ 000000000000000]
tmp_i1                   (partselect       ) [ 000100001000000]
tmp_2_cast3_i31_cast     (zext             ) [ 000000000000000]
p_shl_i2                 (bitconcatenate   ) [ 000000000000000]
p_shl_cast_i2            (zext             ) [ 000000000000000]
tmp_5_i2                 (mul              ) [ 000000000000000]
tmp_6_cast_i2            (zext             ) [ 000000000000000]
tmp8                     (add              ) [ 000000000000000]
tmp9                     (add              ) [ 000000000000000]
tmp63_cast               (zext             ) [ 000000000000000]
tmp_8_i2                 (add              ) [ 000000000000000]
tmp_i2                   (partselect       ) [ 000100001000000]
tmp_cast_i2              (zext             ) [ 000000000000000]
tmp_cast_i               (zext             ) [ 000000000000000]
tmp_2_i3                 (add              ) [ 000100001110000]
stg_189                  (store            ) [ 000000000000000]
y_window_1_1_1           (add              ) [ 000100000100000]
y_window_0_1_1           (add              ) [ 000000000000000]
y_window_0_1_load        (load             ) [ 000000000000000]
y_window_0_2_load        (load             ) [ 000000000000000]
tmp_19_0_cast9_i_cast    (zext             ) [ 000000000000000]
tmp_23_0_1_i             (bitconcatenate   ) [ 000000000000000]
tmp_23_0_1_cast_i        (zext             ) [ 000000000000000]
tmp_19_0_2_cast8_i_cast  (zext             ) [ 000000000000000]
x_weight_2_0_2_i         (sub              ) [ 000100000100000]
tmp12                    (add              ) [ 000000000000000]
tmp66_cast               (zext             ) [ 000000000000000]
y_weight_2_1_2_i         (add              ) [ 000100000100000]
y_window_0_2_1           (load             ) [ 000000000000000]
stg_203                  (store            ) [ 000000000000000]
stg_204                  (store            ) [ 000000000000000]
y_window_1_2_load        (load             ) [ 000000000000000]
y_window_2_2_load        (load             ) [ 000000000000000]
x_weight_2_0_2_cast_i    (sext             ) [ 000000000000000]
p_shl8_i                 (bitconcatenate   ) [ 000000000000000]
p_shl8_cast_i            (zext             ) [ 000000000000000]
x_weight_2_1_1_i         (sub              ) [ 000000000000000]
tmp_21_1_2_i             (bitconcatenate   ) [ 000000000000000]
tmp_21_1_2_cast_i        (zext             ) [ 000000000000000]
x_weight_2_1_2_i         (add              ) [ 000000000000000]
y_weight_2_1_2_cast_i    (zext             ) [ 000000000000000]
tmp_19_2_cast_i          (zext             ) [ 000000000000000]
x_weight_2_2_i           (sub              ) [ 000000000000000]
y_weight_2_2_i           (sub              ) [ 000000000000000]
p_shl_i3                 (bitconcatenate   ) [ 000000000000000]
p_shl_cast_i3            (zext             ) [ 000000000000000]
y_weight_2_2_1_i         (sub              ) [ 000000000000000]
tmp_19_2_2_cast_i        (zext             ) [ 000000000000000]
x_weight_2_2_2_i         (add              ) [ 000100000010000]
y_weight_2_2_2_i         (sub              ) [ 000100000010000]
tmp_28                   (trunc            ) [ 000100000010000]
tmp_29                   (trunc            ) [ 000100000010000]
y_window_1_2_1           (load             ) [ 000000000000000]
empty_27                 (specregionend    ) [ 000000000000000]
stg_228                  (store            ) [ 000000000000000]
stg_229                  (store            ) [ 000000000000000]
stg_230                  (store            ) [ 000000000000000]
stg_231                  (br               ) [ 001111111111111]
tmp_i_29                 (icmp             ) [ 000000000000000]
tmp_22                   (sub              ) [ 000000000000000]
tmp_23                   (select           ) [ 000000000000000]
tmp_11_i                 (icmp             ) [ 000000000000000]
tmp_25                   (sub              ) [ 000000000000000]
tmp_26                   (select           ) [ 000000000000000]
edge_weight_i            (add              ) [ 000100000001100]
tmp_1_cast_i             (zext             ) [ 000000000000000]
tmp_2_cast_i3            (zext             ) [ 000000000000000]
tmp_3_i                  (add              ) [ 000000000000000]
zext_cast                (zext             ) [ 000100000001000]
tmp_15_i                 (icmp             ) [ 000100000000100]
tmp_17_i                 (icmp             ) [ 000100000000100]
mul                      (mul              ) [ 000000000000000]
B_cast_i                 (partselect       ) [ 000100000000100]
sepia_val_0              (partselect       ) [ 000100000000110]
edge_val                 (xor              ) [ 000000000000000]
not_tmp_15_i             (xor              ) [ 000000000000000]
p_i_cast                 (select           ) [ 000000000000000]
tmp_27                   (or               ) [ 000000000000000]
edge_val_1               (select           ) [ 001111111111111]
stg_254                  (br               ) [ 001111111111111]
R_3                      (add              ) [ 000000000000000]
G_3                      (add              ) [ 000000000000000]
tmp_30                   (bitselect        ) [ 000000000000000]
tmp_31                   (trunc            ) [ 000000000000000]
sepia_val_2              (select           ) [ 000100000000010]
tmp_32                   (bitselect        ) [ 000000000000000]
tmp_33                   (trunc            ) [ 000000000000000]
sepia_val_1              (select           ) [ 000100000000010]
edge_val1                (phi              ) [ 000100000000010]
tmp_1                    (add              ) [ 000000000000000]
tmp_3                    (add              ) [ 000000000000000]
tmp_4                    (add              ) [ 000000000000000]
tmp_20                   (specregionbegin  ) [ 000000000000000]
stg_268                  (specprotocol     ) [ 000000000000000]
stg_269                  (write            ) [ 000000000000000]
stg_270                  (write            ) [ 000000000000000]
stg_271                  (write            ) [ 000000000000000]
empty_30                 (specregionend    ) [ 000000000000000]
stg_273                  (br               ) [ 000000000000000]
empty                    (specregionend    ) [ 000000000000000]
stg_275                  (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_0_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_0_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_0_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_1_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_1_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_1_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str77"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str73"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str74"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str69"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str70"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str65"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str66"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str61"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str62"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str57"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str58"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1816"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="B_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="G_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="G_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="y_window_0_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_window_0_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="y_window_0_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_window_0_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="R_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="y_window_1_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_window_1_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_window_1_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_window_1_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="y_window_2_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_window_2_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="y_window_2_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_window_2_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="line_buffer_0_0_val_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_0_0_val/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="line_buffer_0_1_val_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_0_1_val/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="line_buffer_0_2_val_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_0_2_val/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="line_buffer_1_0_val_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1_0_val/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="line_buffer_1_1_val_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1_1_val/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="line_buffer_1_2_val_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1_2_val/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="cols_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="rows_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="scl_val_0_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scl_val_0/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="scl_val_1_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scl_val_1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_val_2_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_val_2/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="stg_269_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_269/13 "/>
</bind>
</comp>

<comp id="249" class="1004" name="stg_270_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_270/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="stg_271_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_271/13 "/>
</bind>
</comp>

<comp id="263" class="1004" name="line_buffer_1_0_val_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_0_val_addr/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="line_buffer_1_1_val_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="11" slack="0"/>
<pin id="273" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_1_val_addr/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="line_buffer_1_2_val_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_2_val_addr/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="3" bw="11" slack="1"/>
<pin id="326" dir="0" index="4" bw="8" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="B/3 stg_111/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="line_buffer_0_0_val_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_0_val_addr/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="line_buffer_0_1_val_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="11" slack="0"/>
<pin id="296" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_1_val_addr/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="line_buffer_0_2_val_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_2_val_addr/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="343" dir="0" index="3" bw="11" slack="2"/>
<pin id="344" dir="0" index="4" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pix_val_2/3 stg_131/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="1"/>
<pin id="311" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="329" dir="0" index="3" bw="11" slack="2"/>
<pin id="330" dir="0" index="4" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
<pin id="331" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="R/4 stg_124/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="333" dir="0" index="3" bw="11" slack="2"/>
<pin id="334" dir="0" index="4" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="8" slack="1"/>
<pin id="335" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="G/4 stg_126/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="1"/>
<pin id="319" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="337" dir="0" index="3" bw="11" slack="2"/>
<pin id="338" dir="0" index="4" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pix_val_0/4 stg_129/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="1"/>
<pin id="323" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="340" dir="0" index="3" bw="11" slack="2"/>
<pin id="341" dir="0" index="4" bw="8" slack="0"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
<pin id="342" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pix_val_1/4 stg_130/5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="row_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="row_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="11" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="col_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="1"/>
<pin id="359" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="col_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="11" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="edge_val1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="9"/>
<pin id="370" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="edge_val1 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="edge_val1_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="9"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="edge_val1/13 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_15_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_8_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_16_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_9_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_10_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_21_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_24_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="row_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="exitcond1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="11" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="row_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_11_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="12" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="output_row_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_row/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_12_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_13_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_s_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="12" slack="1"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="exitcond_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="2"/>
<pin id="474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="col_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="col_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_14_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="2"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="or_cond_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_16_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="output_col_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_col/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_17_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="0" index="1" bw="12" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_18_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="0" index="1" bw="12" slack="2"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp10_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp10/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp11_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp11/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_19_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="0" index="1" bw="11" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="or_cond2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="stg_99_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="3"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_99/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="stg_100_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="3"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="stg_101_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="3"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_4_cast_i_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_i/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="6" slack="0"/>
<pin id="566" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_i/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_cond3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="1" slack="1"/>
<pin id="572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="B_4_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="4"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_4/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="G_5_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="4"/>
<pin id="579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_5/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="R_5_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="4"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_5/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_shl2_i_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_shl2_cast_i_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i_cast/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="0" index="1" bw="9" slack="0"/>
<pin id="600" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_4_cast_i1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_i1/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="6" slack="0"/>
<pin id="609" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_i1/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_4_cast_i2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_i2/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_i2/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_shl1_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="14" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="1"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_shl1_cast_i_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="14" slack="0"/>
<pin id="631" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_2_cast3_i_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="1"/>
<pin id="635" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast3_i_cast/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_shl_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="15" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="1"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="p_shl_cast_i_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="15" slack="0"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp55_cast_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="1"/>
<pin id="649" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp55_cast/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_6_i_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="0" index="1" bw="14" slack="0"/>
<pin id="653" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_6_cast_i_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="15" slack="0"/>
<pin id="658" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast_i/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="15" slack="0"/>
<pin id="662" dir="0" index="1" bw="15" slack="0"/>
<pin id="663" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="13" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp57_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="13" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp57_cast/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_8_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="13" slack="0"/>
<pin id="678" dir="0" index="1" bw="16" slack="0"/>
<pin id="679" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="16" slack="0"/>
<pin id="685" dir="0" index="2" bw="5" slack="0"/>
<pin id="686" dir="0" index="3" bw="5" slack="0"/>
<pin id="687" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_shl2_i6_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="1"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i6/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_shl2_cast_i7_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="9" slack="0"/>
<pin id="701" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i7_cast/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="0" index="1" bw="9" slack="0"/>
<pin id="706" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_shl1_i1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="14" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="1"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i1/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_shl1_cast_i1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="14" slack="0"/>
<pin id="718" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i1/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_shl2_i1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="1"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i1/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_shl2_cast_i29_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="9" slack="0"/>
<pin id="729" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i29_cast/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp7_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="9" slack="0"/>
<pin id="733" dir="0" index="1" bw="9" slack="0"/>
<pin id="734" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp61_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp61_cast/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_6_i2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="0" index="1" bw="14" slack="0"/>
<pin id="744" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i2/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="y_window_2_2_1_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="6"/>
<pin id="749" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_window_2_2_1/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="y_window_2_1_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="0" index="1" bw="6" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_window_2_1_2/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_shl1_i4_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="14" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="2"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i4/7 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_shl1_cast_i5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="14" slack="0"/>
<pin id="764" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i5/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_2_cast3_i9_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="2"/>
<pin id="768" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast3_i9_cast/7 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_shl_i1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="15" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="2"/>
<pin id="772" dir="0" index="2" bw="1" slack="0"/>
<pin id="773" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i1/7 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_shl_cast_i1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="15" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i1/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp58_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="1"/>
<pin id="782" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp58_cast/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_6_i1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="0" index="1" bw="14" slack="0"/>
<pin id="786" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i1/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_6_cast_i1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="15" slack="0"/>
<pin id="791" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast_i1/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="15" slack="0"/>
<pin id="795" dir="0" index="1" bw="15" slack="0"/>
<pin id="796" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp6_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="13" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp60_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="13" slack="0"/>
<pin id="807" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp60_cast/7 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_8_i1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="13" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="0"/>
<pin id="812" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i1/7 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_i1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="16" slack="0"/>
<pin id="818" dir="0" index="2" bw="5" slack="0"/>
<pin id="819" dir="0" index="3" bw="5" slack="0"/>
<pin id="820" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i1/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_2_cast3_i31_cast_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="2"/>
<pin id="827" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast3_i31_cast/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="p_shl_i2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="15" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="2"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i2/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="p_shl_cast_i2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="15" slack="0"/>
<pin id="837" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i2/7 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_6_cast_i2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="15" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast_i2/7 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp8_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="15" slack="0"/>
<pin id="844" dir="0" index="1" bw="15" slack="0"/>
<pin id="845" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/7 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp9_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="13" slack="0"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/7 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp63_cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="13" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp63_cast/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_8_i2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="13" slack="0"/>
<pin id="860" dir="0" index="1" bw="16" slack="0"/>
<pin id="861" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i2/7 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_i2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="16" slack="0"/>
<pin id="867" dir="0" index="2" bw="5" slack="0"/>
<pin id="868" dir="0" index="3" bw="5" slack="0"/>
<pin id="869" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i2/7 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_cast_i2_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="3"/>
<pin id="876" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i2/7 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_cast_i_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="2"/>
<pin id="879" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_2_i3_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_i3/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="stg_189_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="6"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_189/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="y_window_1_1_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="1"/>
<pin id="893" dir="0" index="1" bw="6" slack="0"/>
<pin id="894" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_window_1_1_1/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="y_window_0_1_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="0" index="1" bw="6" slack="0"/>
<pin id="899" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_window_0_1_1/8 "/>
</bind>
</comp>

<comp id="901" class="1004" name="y_window_0_1_load_load_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="7"/>
<pin id="903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_window_0_1_load/8 "/>
</bind>
</comp>

<comp id="904" class="1004" name="y_window_0_2_load_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="7"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_window_0_2_load/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_19_0_cast9_i_cast_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_0_cast9_i_cast/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_23_0_1_i_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23_0_1_i/8 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_23_0_1_cast_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="9" slack="0"/>
<pin id="921" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_0_1_cast_i/8 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_19_0_2_cast8_i_cast_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_0_2_cast8_i_cast/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="x_weight_2_0_2_i_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_2_0_2_i/8 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp12_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="8" slack="0"/>
<pin id="936" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/8 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp66_cast_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="9" slack="0"/>
<pin id="941" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp66_cast/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="y_weight_2_1_2_i_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="9" slack="0"/>
<pin id="945" dir="0" index="1" bw="9" slack="0"/>
<pin id="946" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_weight_2_1_2_i/8 "/>
</bind>
</comp>

<comp id="949" class="1004" name="y_window_0_2_1_load_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="7"/>
<pin id="951" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_window_0_2_1/8 "/>
</bind>
</comp>

<comp id="952" class="1004" name="stg_203_store_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="7"/>
<pin id="955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_203/8 "/>
</bind>
</comp>

<comp id="957" class="1004" name="stg_204_store_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="0" index="1" bw="8" slack="7"/>
<pin id="960" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_204/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="y_window_1_2_load_load_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="8"/>
<pin id="964" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_window_1_2_load/9 "/>
</bind>
</comp>

<comp id="965" class="1004" name="y_window_2_2_load_load_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="8"/>
<pin id="967" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_window_2_2_load/9 "/>
</bind>
</comp>

<comp id="968" class="1004" name="x_weight_2_0_2_cast_i_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="9" slack="1"/>
<pin id="970" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_weight_2_0_2_cast_i/9 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_shl8_i_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="1"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_i/9 "/>
</bind>
</comp>

<comp id="978" class="1004" name="p_shl8_cast_i_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="9" slack="0"/>
<pin id="980" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast_i/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="x_weight_2_1_1_i_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="0"/>
<pin id="984" dir="0" index="1" bw="9" slack="0"/>
<pin id="985" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_2_1_1_i/9 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_21_1_2_i_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="9" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="0" index="2" bw="1" slack="0"/>
<pin id="992" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_1_2_i/9 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_21_1_2_cast_i_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="9" slack="0"/>
<pin id="998" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_1_2_cast_i/9 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="x_weight_2_1_2_i_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="11" slack="0"/>
<pin id="1002" dir="0" index="1" bw="9" slack="0"/>
<pin id="1003" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_2_1_2_i/9 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="y_weight_2_1_2_cast_i_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="1"/>
<pin id="1008" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_weight_2_1_2_cast_i/9 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_19_2_cast_i_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="2"/>
<pin id="1011" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_2_cast_i/9 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="x_weight_2_2_i_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="11" slack="0"/>
<pin id="1014" dir="0" index="1" bw="8" slack="0"/>
<pin id="1015" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_2_2_i/9 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="y_weight_2_2_i_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="0"/>
<pin id="1020" dir="0" index="1" bw="8" slack="0"/>
<pin id="1021" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2_2_i/9 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="p_shl_i3_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="0"/>
<pin id="1026" dir="0" index="1" bw="8" slack="2"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i3/9 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_shl_cast_i3_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="9" slack="0"/>
<pin id="1033" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i3/9 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="y_weight_2_2_1_i_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="0"/>
<pin id="1037" dir="0" index="1" bw="9" slack="0"/>
<pin id="1038" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2_2_1_i/9 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_19_2_2_cast_i_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_2_2_cast_i/9 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="x_weight_2_2_2_i_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="11" slack="0"/>
<pin id="1047" dir="0" index="1" bw="8" slack="0"/>
<pin id="1048" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_2_2_2_i/9 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="y_weight_2_2_2_i_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="11" slack="0"/>
<pin id="1053" dir="0" index="1" bw="8" slack="0"/>
<pin id="1054" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2_2_2_i/9 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_28_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="11" slack="0"/>
<pin id="1059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_29_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="0"/>
<pin id="1063" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/9 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="y_window_1_2_1_load_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="8"/>
<pin id="1067" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_window_1_2_1/9 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="stg_228_store_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="2"/>
<pin id="1070" dir="0" index="1" bw="8" slack="8"/>
<pin id="1071" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_228/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="stg_229_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="8"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_229/9 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="stg_230_store_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="0" index="1" bw="8" slack="8"/>
<pin id="1080" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_230/9 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_i_29_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="11" slack="1"/>
<pin id="1083" dir="0" index="1" bw="11" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_29/10 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_22_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="1"/>
<pin id="1089" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_23_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="8" slack="1"/>
<pin id="1094" dir="0" index="2" bw="8" slack="0"/>
<pin id="1095" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_11_i_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="11" slack="1"/>
<pin id="1100" dir="0" index="1" bw="11" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i/10 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_25_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="8" slack="1"/>
<pin id="1106" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_26_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="8" slack="1"/>
<pin id="1111" dir="0" index="2" bw="8" slack="0"/>
<pin id="1112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="edge_weight_i_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="8" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="edge_weight_i/10 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_1_cast_i_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="5"/>
<pin id="1123" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_i/10 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_2_cast_i3_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="9" slack="3"/>
<pin id="1126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast_i3/10 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_3_i_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="9" slack="0"/>
<pin id="1129" dir="0" index="1" bw="8" slack="0"/>
<pin id="1130" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/10 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_cast_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/10 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="grp_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="0"/>
<pin id="1139" dir="0" index="1" bw="12" slack="0"/>
<pin id="1140" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/10 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_15_i_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="1"/>
<pin id="1145" dir="0" index="1" bw="8" slack="0"/>
<pin id="1146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i/11 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_17_i_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="1"/>
<pin id="1150" dir="0" index="1" bw="8" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i/11 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="B_cast_i_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="9" slack="0"/>
<pin id="1155" dir="0" index="1" bw="22" slack="0"/>
<pin id="1156" dir="0" index="2" bw="5" slack="0"/>
<pin id="1157" dir="0" index="3" bw="6" slack="0"/>
<pin id="1158" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_cast_i/11 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="sepia_val_0_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="0" index="1" bw="22" slack="0"/>
<pin id="1166" dir="0" index="2" bw="5" slack="0"/>
<pin id="1167" dir="0" index="3" bw="6" slack="0"/>
<pin id="1168" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sepia_val_0/11 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="edge_val_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="2"/>
<pin id="1175" dir="0" index="1" bw="8" slack="0"/>
<pin id="1176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="not_tmp_15_i_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_15_i/12 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="p_i_cast_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="0" index="2" bw="8" slack="0"/>
<pin id="1187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_cast/12 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_27_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="0" index="1" bw="1" slack="1"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="edge_val_1_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="8" slack="0"/>
<pin id="1198" dir="0" index="2" bw="8" slack="0"/>
<pin id="1199" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val_1/12 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="R_3_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="9" slack="1"/>
<pin id="1205" dir="0" index="1" bw="7" slack="0"/>
<pin id="1206" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="R_3/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="G_3_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="9" slack="1"/>
<pin id="1210" dir="0" index="1" bw="7" slack="0"/>
<pin id="1211" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="G_3/12 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_30_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="9" slack="0"/>
<pin id="1216" dir="0" index="2" bw="5" slack="0"/>
<pin id="1217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_31_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="9" slack="0"/>
<pin id="1223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="sepia_val_2_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="8" slack="0"/>
<pin id="1228" dir="0" index="2" bw="8" slack="0"/>
<pin id="1229" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sepia_val_2/12 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_32_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="9" slack="0"/>
<pin id="1236" dir="0" index="2" bw="5" slack="0"/>
<pin id="1237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_33_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="9" slack="0"/>
<pin id="1243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sepia_val_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="8" slack="0"/>
<pin id="1248" dir="0" index="2" bw="8" slack="0"/>
<pin id="1249" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sepia_val_1/12 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="2"/>
<pin id="1255" dir="0" index="1" bw="8" slack="0"/>
<pin id="1256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_3_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="1"/>
<pin id="1261" dir="0" index="1" bw="8" slack="0"/>
<pin id="1262" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="tmp_4_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="1"/>
<pin id="1267" dir="0" index="1" bw="8" slack="0"/>
<pin id="1268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="B_2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="3"/>
<pin id="1273" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="B_2 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="G_2_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="3"/>
<pin id="1279" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="G_2 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="y_window_0_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="7"/>
<pin id="1285" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="y_window_0_1 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="y_window_0_2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="7"/>
<pin id="1292" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="y_window_0_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="R_2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="3"/>
<pin id="1298" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="R_2 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="y_window_1_1_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="8"/>
<pin id="1304" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="y_window_1_1 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="y_window_1_2_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="8"/>
<pin id="1310" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="y_window_1_2 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="y_window_2_2_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="8"/>
<pin id="1316" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="y_window_2_2 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="y_window_2_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="6"/>
<pin id="1322" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="y_window_2_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_15_cast_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="12" slack="1"/>
<pin id="1328" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_cast "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_16_cast_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="12" slack="2"/>
<pin id="1333" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_9_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="11" slack="2"/>
<pin id="1338" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_10_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="11" slack="1"/>
<pin id="1343" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="tmp_21_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="12" slack="1"/>
<pin id="1348" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="tmp_24_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="2"/>
<pin id="1353" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="exitcond1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="row_1_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="11" slack="0"/>
<pin id="1362" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="tmp_11_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="1"/>
<pin id="1367" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_12_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="tmp_13_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_s_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="1"/>
<pin id="1382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1385" class="1005" name="exitcond_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1389" class="1005" name="col_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="11" slack="0"/>
<pin id="1391" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="or_cond_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="1"/>
<pin id="1396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1398" class="1005" name="line_buffer_1_0_val_addr_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="11" slack="1"/>
<pin id="1400" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_0_val_addr "/>
</bind>
</comp>

<comp id="1404" class="1005" name="line_buffer_1_1_val_addr_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="1"/>
<pin id="1406" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_1_val_addr "/>
</bind>
</comp>

<comp id="1410" class="1005" name="line_buffer_1_2_val_addr_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="11" slack="1"/>
<pin id="1412" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_2_val_addr "/>
</bind>
</comp>

<comp id="1416" class="1005" name="line_buffer_0_0_val_addr_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="11" slack="1"/>
<pin id="1418" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_0_val_addr "/>
</bind>
</comp>

<comp id="1422" class="1005" name="line_buffer_0_1_val_addr_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="11" slack="1"/>
<pin id="1424" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_1_val_addr "/>
</bind>
</comp>

<comp id="1428" class="1005" name="line_buffer_0_2_val_addr_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="11" slack="1"/>
<pin id="1430" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_2_val_addr "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp10_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="1"/>
<pin id="1436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="tmp11_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="1"/>
<pin id="1441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp11 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="or_cond2_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="10"/>
<pin id="1446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="tmp_4_cast_i_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="13" slack="1"/>
<pin id="1450" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast_i "/>
</bind>
</comp>

<comp id="1453" class="1005" name="pix_val_2_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="8" slack="1"/>
<pin id="1455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_2 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="or_cond3_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="1"/>
<pin id="1461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond3 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="G_5_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="2"/>
<pin id="1465" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="G_5 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="R_5_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="1"/>
<pin id="1471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R_5 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="R_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="1"/>
<pin id="1477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="1480" class="1005" name="G_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="1"/>
<pin id="1482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp1_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="10" slack="1"/>
<pin id="1488" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="pix_val_0_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="1"/>
<pin id="1493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_0 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="pix_val_1_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="2"/>
<pin id="1500" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_1 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="tmp_4_cast_i1_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="13" slack="1"/>
<pin id="1507" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast_i1 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="tmp_4_cast_i2_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="13" slack="1"/>
<pin id="1512" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast_i2 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="tmp_i_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="1"/>
<pin id="1517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1520" class="1005" name="tmp4_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="10" slack="1"/>
<pin id="1522" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="tmp_6_i2_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="15" slack="1"/>
<pin id="1527" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i2 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="y_window_2_2_1_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="2"/>
<pin id="1532" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="y_window_2_2_1 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="y_window_2_1_2_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="2"/>
<pin id="1538" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="y_window_2_1_2 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_i1_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="8" slack="1"/>
<pin id="1543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="tmp_i2_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="8" slack="1"/>
<pin id="1548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_2_i3_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="9" slack="3"/>
<pin id="1553" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2_i3 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="y_window_1_1_1_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="1"/>
<pin id="1558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_window_1_1_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="x_weight_2_0_2_i_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="9" slack="1"/>
<pin id="1564" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_2_0_2_i "/>
</bind>
</comp>

<comp id="1567" class="1005" name="y_weight_2_1_2_i_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="10" slack="1"/>
<pin id="1569" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_2_1_2_i "/>
</bind>
</comp>

<comp id="1572" class="1005" name="x_weight_2_2_2_i_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="11" slack="1"/>
<pin id="1574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_2_2_2_i "/>
</bind>
</comp>

<comp id="1577" class="1005" name="y_weight_2_2_2_i_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="11" slack="1"/>
<pin id="1579" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_2_2_2_i "/>
</bind>
</comp>

<comp id="1582" class="1005" name="tmp_28_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="8" slack="1"/>
<pin id="1584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="tmp_29_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="8" slack="1"/>
<pin id="1590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="edge_weight_i_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="1"/>
<pin id="1596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_weight_i "/>
</bind>
</comp>

<comp id="1601" class="1005" name="zext_cast_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="22" slack="1"/>
<pin id="1603" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="1606" class="1005" name="tmp_15_i_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="1"/>
<pin id="1608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1612" class="1005" name="tmp_17_i_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="1"/>
<pin id="1614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="1617" class="1005" name="B_cast_i_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="9" slack="1"/>
<pin id="1619" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="B_cast_i "/>
</bind>
</comp>

<comp id="1623" class="1005" name="sepia_val_0_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="2"/>
<pin id="1625" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sepia_val_0 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="edge_val_1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="8" slack="1"/>
<pin id="1630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_val_1 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="sepia_val_2_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="8" slack="1"/>
<pin id="1635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sepia_val_2 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="sepia_val_1_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="8" slack="1"/>
<pin id="1640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sepia_val_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="92" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="92" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="92" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="150" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="150" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="150" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="328"><net_src comp="304" pin="2"/><net_sink comp="281" pin=4"/></net>

<net id="332"><net_src comp="317" pin="2"/><net_sink comp="309" pin=4"/></net>

<net id="336"><net_src comp="321" pin="2"/><net_sink comp="313" pin=4"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="120" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="218" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="212" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="58" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="394" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="380" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="218" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="212" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="350" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="350" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="350" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="428" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="428" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="76" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="78" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="350" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="448" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="361" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="361" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="361" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="361" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="510"><net_src comp="482" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="78" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="512" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="518" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="361" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="62" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="224" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="230" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="236" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="281" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="576"><net_src comp="573" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="317" pin=4"/></net>

<net id="590"><net_src comp="98" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="309" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="100" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="102" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="610"><net_src comp="603" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="573" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="96" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="106" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="632"><net_src comp="622" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="641"><net_src comp="108" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="110" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="646"><net_src comp="636" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="629" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="643" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="563" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="633" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="660" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="688"><net_src comp="112" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="114" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="116" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="697"><net_src comp="98" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="100" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="102" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="104" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="106" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="709" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="98" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="100" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="730"><net_src comp="720" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="102" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="716" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="754"><net_src comp="118" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="104" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="106" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="765"><net_src comp="755" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="774"><net_src comp="108" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="110" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="779"><net_src comp="769" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="787"><net_src comp="780" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="762" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="776" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="606" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="766" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="793" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="821"><net_src comp="112" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="114" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="116" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="833"><net_src comp="108" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="110" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="838"><net_src comp="828" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="846"><net_src comp="835" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="616" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="825" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="842" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="870"><net_src comp="112" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="114" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="116" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="874" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="750" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="118" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="118" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="910"><net_src comp="896" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="98" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="901" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="100" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="922"><net_src comp="911" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="904" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="931"><net_src comp="923" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="907" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="907" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="923" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="919" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="961"><net_src comp="896" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="976"><net_src comp="98" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="100" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="981"><net_src comp="971" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="968" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="978" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="993"><net_src comp="98" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="962" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="995"><net_src comp="100" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="999"><net_src comp="988" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="982" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1016"><net_src comp="1000" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1009" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1006" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1009" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1029"><net_src comp="98" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="100" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1034"><net_src comp="1024" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1018" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="965" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1012" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1035" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1041" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1045" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="1051" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1076"><net_src comp="1065" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1085"><net_src comp="62" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="120" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1096"><net_src comp="1081" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=2"/></net>

<net id="1102"><net_src comp="62" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1107"><net_src comp="120" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1113"><net_src comp="1098" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1103" pin="2"/><net_sink comp="1108" pin=2"/></net>

<net id="1119"><net_src comp="1108" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1091" pin="3"/><net_sink comp="1115" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1121" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1136"><net_src comp="1127" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1141"><net_src comp="1133" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="122" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="124" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1152"><net_src comp="126" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1159"><net_src comp="128" pin="0"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="1137" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1161"><net_src comp="130" pin="0"/><net_sink comp="1153" pin=2"/></net>

<net id="1162"><net_src comp="132" pin="0"/><net_sink comp="1153" pin=3"/></net>

<net id="1169"><net_src comp="134" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="1137" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1171"><net_src comp="130" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1172"><net_src comp="136" pin="0"/><net_sink comp="1163" pin=3"/></net>

<net id="1177"><net_src comp="138" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="140" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1178" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="138" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1190"><net_src comp="120" pin="0"/><net_sink comp="1183" pin=2"/></net>

<net id="1200"><net_src comp="1191" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="1183" pin="3"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="1173" pin="2"/><net_sink comp="1195" pin=2"/></net>

<net id="1207"><net_src comp="142" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1212"><net_src comp="144" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="146" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="1203" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="114" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1224"><net_src comp="1203" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1230"><net_src comp="1213" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1231"><net_src comp="138" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1232"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=2"/></net>

<net id="1238"><net_src comp="146" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1208" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="114" pin="0"/><net_sink comp="1233" pin=2"/></net>

<net id="1244"><net_src comp="1208" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1250"><net_src comp="1233" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="138" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="1241" pin="1"/><net_sink comp="1245" pin=2"/></net>

<net id="1257"><net_src comp="372" pin="4"/><net_sink comp="1253" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="1263"><net_src comp="372" pin="4"/><net_sink comp="1259" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="1269"><net_src comp="372" pin="4"/><net_sink comp="1265" pin=1"/></net>

<net id="1270"><net_src comp="1265" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="1274"><net_src comp="152" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1280"><net_src comp="156" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1286"><net_src comp="160" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1293"><net_src comp="164" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1299"><net_src comp="168" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1305"><net_src comp="172" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1311"><net_src comp="176" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1317"><net_src comp="180" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1323"><net_src comp="184" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1329"><net_src comp="390" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1334"><net_src comp="404" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1339"><net_src comp="408" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1344"><net_src comp="414" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1349"><net_src comp="420" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1354"><net_src comp="424" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1359"><net_src comp="432" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1363"><net_src comp="437" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1368"><net_src comp="443" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1373"><net_src comp="454" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1378"><net_src comp="460" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1383"><net_src comp="466" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1388"><net_src comp="471" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="476" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1397"><net_src comp="491" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1401"><net_src comp="263" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="1407"><net_src comp="269" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="313" pin=3"/></net>

<net id="1413"><net_src comp="275" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="281" pin=3"/></net>

<net id="1419"><net_src comp="286" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="317" pin=3"/></net>

<net id="1425"><net_src comp="292" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="321" pin=3"/></net>

<net id="1431"><net_src comp="298" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1433"><net_src comp="1428" pin="1"/><net_sink comp="304" pin=3"/></net>

<net id="1437"><net_src comp="523" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1442"><net_src comp="528" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1447"><net_src comp="539" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="559" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1456"><net_src comp="304" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1462"><net_src comp="569" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1466"><net_src comp="577" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1472"><net_src comp="581" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1478"><net_src comp="309" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1483"><net_src comp="313" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1489"><net_src comp="597" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1494"><net_src comp="317" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1497"><net_src comp="1491" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1501"><net_src comp="321" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1504"><net_src comp="1498" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1508"><net_src comp="603" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1513"><net_src comp="612" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1518"><net_src comp="682" pin="4"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1523"><net_src comp="703" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1528"><net_src comp="741" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1533"><net_src comp="747" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1535"><net_src comp="1530" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1539"><net_src comp="750" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1544"><net_src comp="815" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1549"><net_src comp="864" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1554"><net_src comp="880" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1559"><net_src comp="891" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1565"><net_src comp="927" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1570"><net_src comp="943" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1575"><net_src comp="1045" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1580"><net_src comp="1051" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1585"><net_src comp="1057" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1591"><net_src comp="1061" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1597"><net_src comp="1115" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1600"><net_src comp="1594" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1604"><net_src comp="1133" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1609"><net_src comp="1143" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1615"><net_src comp="1148" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1620"><net_src comp="1153" pin="4"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1626"><net_src comp="1163" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1631"><net_src comp="1195" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1636"><net_src comp="1225" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1641"><net_src comp="1245" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_1_data_stream_0_V | {13 }
	Port: img_1_data_stream_1_V | {13 }
	Port: img_1_data_stream_2_V | {13 }
  - Chain level:
	State 1
		tmp_7 : 1
		tmp_15_cast : 2
		tmp_8 : 1
		tmp_16_cast : 2
		tmp_9 : 1
		tmp_10 : 1
	State 2
		row_cast : 1
		exitcond1 : 1
		row_1 : 1
		stg_56 : 2
		tmp_11 : 2
		output_row : 2
		tmp_12 : 3
		tmp_13 : 1
		tmp_s : 3
	State 3
		exitcond : 1
		col_1 : 1
		stg_68 : 2
		col_cast : 1
		tmp_14 : 2
		or_cond : 3
		stg_75 : 3
		tmp_16 : 1
		line_buffer_1_0_val_addr : 2
		line_buffer_1_1_val_addr : 2
		line_buffer_1_2_val_addr : 2
		B : 3
		line_buffer_0_0_val_addr : 2
		line_buffer_0_1_val_addr : 2
		line_buffer_0_2_val_addr : 2
		pix_val_2 : 3
		output_col : 2
		tmp_17 : 3
		tmp_18 : 3
		tmp10 : 4
		tmp11 : 4
		tmp_19 : 1
		or_cond2 : 2
		stg_92 : 2
	State 4
		empty_28 : 1
		tmp_4_cast_i : 1
		tmp_5_i : 2
		stg_111 : 1
	State 5
		p_shl2_i : 1
		p_shl2_cast_i_cast : 2
		tmp1 : 3
		stg_124 : 1
		stg_126 : 1
		tmp_5_i1 : 1
		stg_129 : 1
		stg_130 : 1
		stg_131 : 1
		tmp_4_cast_i2 : 1
		tmp_5_i2 : 2
	State 6
		p_shl1_cast_i : 1
		p_shl_cast_i : 1
		tmp_6_i : 2
		tmp_6_cast_i : 3
		tmp2 : 4
		tmp3 : 1
		tmp57_cast : 2
		tmp_8_i : 5
		tmp_i : 6
		p_shl2_cast_i7_cast : 1
		tmp4 : 2
		p_shl1_cast_i1 : 1
		p_shl2_cast_i29_cast : 1
		tmp7 : 2
		tmp61_cast : 3
		tmp_6_i2 : 4
	State 7
		p_shl1_cast_i5 : 1
		p_shl_cast_i1 : 1
		tmp_6_i1 : 2
		tmp_6_cast_i1 : 3
		tmp5 : 4
		tmp6 : 1
		tmp60_cast : 2
		tmp_8_i1 : 5
		tmp_i1 : 6
		p_shl_cast_i2 : 1
		tmp8 : 2
		tmp9 : 1
		tmp63_cast : 2
		tmp_8_i2 : 3
		tmp_i2 : 4
		tmp_2_i3 : 1
		stg_189 : 1
	State 8
		tmp_19_0_cast9_i_cast : 1
		tmp_23_0_1_i : 1
		tmp_23_0_1_cast_i : 2
		tmp_19_0_2_cast8_i_cast : 1
		x_weight_2_0_2_i : 2
		tmp12 : 2
		tmp66_cast : 3
		y_weight_2_1_2_i : 4
		stg_203 : 1
		stg_204 : 1
	State 9
		p_shl8_cast_i : 1
		x_weight_2_1_1_i : 2
		tmp_21_1_2_i : 1
		tmp_21_1_2_cast_i : 2
		x_weight_2_1_2_i : 3
		x_weight_2_2_i : 4
		y_weight_2_2_i : 1
		p_shl_cast_i3 : 1
		y_weight_2_2_1_i : 2
		tmp_19_2_2_cast_i : 1
		x_weight_2_2_2_i : 5
		y_weight_2_2_2_i : 3
		tmp_28 : 6
		tmp_29 : 4
		stg_229 : 1
	State 10
		tmp_23 : 1
		tmp_26 : 1
		edge_weight_i : 2
		tmp_3_i : 1
		zext_cast : 2
		mul : 3
	State 11
		B_cast_i : 1
		sepia_val_0 : 1
	State 12
		edge_val_1 : 1
		tmp_30 : 1
		tmp_31 : 1
		sepia_val_2 : 2
		tmp_32 : 1
		tmp_33 : 1
		sepia_val_1 : 2
	State 13
		tmp_1 : 1
		tmp_3 : 1
		tmp_4 : 1
		stg_269 : 2
		stg_270 : 2
		stg_271 : 2
		empty_30 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_7_fu_384          |    0    |    0    |    11   |
|          |          tmp_8_fu_398          |    0    |    0    |    11   |
|          |          tmp_9_fu_408          |    0    |    0    |    11   |
|          |          tmp_10_fu_414         |    0    |    0    |    11   |
|          |          row_1_fu_437          |    0    |    0    |    11   |
|          |        output_row_fu_448       |    0    |    0    |    11   |
|          |          col_1_fu_476          |    0    |    0    |    11   |
|          |        output_col_fu_506       |    0    |    0    |    11   |
|          |           tmp1_fu_597          |    0    |    0    |    9    |
|          |         tmp_6_i_fu_650         |    0    |    0    |    14   |
|          |           tmp2_fu_660          |    0    |    0    |   4.5   |
|          |           tmp3_fu_666          |    0    |    0    |    0    |
|          |         tmp_8_i_fu_676         |    0    |    0    |   4.5   |
|          |           tmp4_fu_703          |    0    |    0    |    9    |
|          |           tmp7_fu_731          |    0    |    0    |    9    |
|          |         tmp_6_i2_fu_741        |    0    |    0    |    14   |
|          |      y_window_2_1_2_fu_750     |    0    |    0    |    8    |
|          |         tmp_6_i1_fu_783        |    0    |    0    |    14   |
|    add   |           tmp5_fu_793          |    0    |    0    |   4.5   |
|          |           tmp6_fu_799          |    0    |    0    |    0    |
|          |         tmp_8_i1_fu_809        |    0    |    0    |   4.5   |
|          |           tmp8_fu_842          |    0    |    0    |   4.5   |
|          |           tmp9_fu_848          |    0    |    0    |    0    |
|          |         tmp_8_i2_fu_858        |    0    |    0    |   4.5   |
|          |         tmp_2_i3_fu_880        |    0    |    0    |    8    |
|          |      y_window_1_1_1_fu_891     |    0    |    0    |    8    |
|          |      y_window_0_1_1_fu_896     |    0    |    0    |    8    |
|          |          tmp12_fu_933          |    0    |    0    |    8    |
|          |     y_weight_2_1_2_i_fu_943    |    0    |    0    |    9    |
|          |    x_weight_2_1_2_i_fu_1000    |    0    |    0    |   4.5   |
|          |    x_weight_2_2_2_i_fu_1045    |    0    |    0    |   4.5   |
|          |      edge_weight_i_fu_1115     |    0    |    0    |    8    |
|          |         tmp_3_i_fu_1127        |    0    |    0    |    0    |
|          |           R_3_fu_1203          |    0    |    0    |    9    |
|          |           G_3_fu_1208          |    0    |    0    |    9    |
|          |          tmp_1_fu_1253         |    0    |    0    |    8    |
|          |          tmp_3_fu_1259         |    0    |    0    |    8    |
|          |          tmp_4_fu_1265         |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |        exitcond1_fu_432        |    0    |    0    |    13   |
|          |          tmp_11_fu_443         |    0    |    0    |    14   |
|          |          tmp_12_fu_454         |    0    |    0    |    14   |
|          |          tmp_13_fu_460         |    0    |    0    |    13   |
|          |          tmp_s_fu_466          |    0    |    0    |    14   |
|          |         exitcond_fu_471        |    0    |    0    |    13   |
|   icmp   |          tmp_14_fu_486         |    0    |    0    |    14   |
|          |          tmp_17_fu_512         |    0    |    0    |    14   |
|          |          tmp_18_fu_518         |    0    |    0    |    14   |
|          |          tmp_19_fu_533         |    0    |    0    |    13   |
|          |        tmp_i_29_fu_1081        |    0    |    0    |    13   |
|          |        tmp_11_i_fu_1098        |    0    |    0    |    13   |
|          |        tmp_15_i_fu_1143        |    0    |    0    |    8    |
|          |        tmp_17_i_fu_1148        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |     x_weight_2_0_2_i_fu_927    |    0    |    0    |    8    |
|          |     x_weight_2_1_1_i_fu_982    |    0    |    0    |   4.5   |
|          |     x_weight_2_2_i_fu_1012     |    0    |    0    |   4.5   |
|    sub   |     y_weight_2_2_i_fu_1018     |    0    |    0    |    10   |
|          |    y_weight_2_2_1_i_fu_1035    |    0    |    0    |    11   |
|          |    y_weight_2_2_2_i_fu_1051    |    0    |    0    |    11   |
|          |         tmp_22_fu_1086         |    0    |    0    |    8    |
|          |         tmp_25_fu_1103         |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_23_fu_1091         |    0    |    0    |    8    |
|          |         tmp_26_fu_1108         |    0    |    0    |    8    |
|  select  |        p_i_cast_fu_1183        |    0    |    0    |    8    |
|          |       edge_val_1_fu_1195       |    0    |    0    |    8    |
|          |       sepia_val_2_fu_1225      |    0    |    0    |    8    |
|          |       sepia_val_1_fu_1245      |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        edge_val_fu_1173        |    0    |    0    |    8    |
|          |      not_tmp_15_i_fu_1178      |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp10_fu_523          |    0    |    0    |    1    |
|    or    |          tmp11_fu_528          |    0    |    0    |    1    |
|          |         or_cond3_fu_569        |    0    |    0    |    1    |
|          |         tmp_27_fu_1191         |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_563           |    1    |    0    |    0    |
|    mul   |           grp_fu_606           |    1    |    0    |    0    |
|          |           grp_fu_616           |    1    |    0    |    0    |
|          |           grp_fu_1137          |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    and   |         or_cond_fu_491         |    0    |    0    |    1    |
|          |         or_cond2_fu_539        |    0    |    0    |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |      cols_read_read_fu_212     |    0    |    0    |    0    |
|          |      rows_read_read_fu_218     |    0    |    0    |    0    |
|   read   |      scl_val_0_read_fu_224     |    0    |    0    |    0    |
|          |      scl_val_1_read_fu_230     |    0    |    0    |    0    |
|          |       p_val_2_read_fu_236      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      stg_269_write_fu_242      |    0    |    0    |    0    |
|   write  |      stg_270_write_fu_249      |    0    |    0    |    0    |
|          |      stg_271_write_fu_256      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |           tmp_fu_380           |    0    |    0    |    0    |
|          |          tmp_2_fu_394          |    0    |    0    |    0    |
|          |          tmp_21_fu_420         |    0    |    0    |    0    |
|   trunc  |          tmp_24_fu_424         |    0    |    0    |    0    |
|          |         tmp_28_fu_1057         |    0    |    0    |    0    |
|          |         tmp_29_fu_1061         |    0    |    0    |    0    |
|          |         tmp_31_fu_1221         |    0    |    0    |    0    |
|          |         tmp_33_fu_1241         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       tmp_15_cast_fu_390       |    0    |    0    |    0    |
|          |       tmp_16_cast_fu_404       |    0    |    0    |    0    |
|          |         row_cast_fu_428        |    0    |    0    |    0    |
|          |         col_cast_fu_482        |    0    |    0    |    0    |
|          |          tmp_16_fu_496         |    0    |    0    |    0    |
|          |       tmp_4_cast_i_fu_559      |    0    |    0    |    0    |
|          |    p_shl2_cast_i_cast_fu_593   |    0    |    0    |    0    |
|          |      tmp_4_cast_i1_fu_603      |    0    |    0    |    0    |
|          |      tmp_4_cast_i2_fu_612      |    0    |    0    |    0    |
|          |      p_shl1_cast_i_fu_629      |    0    |    0    |    0    |
|          |    tmp_2_cast3_i_cast_fu_633   |    0    |    0    |    0    |
|          |       p_shl_cast_i_fu_643      |    0    |    0    |    0    |
|          |        tmp55_cast_fu_647       |    0    |    0    |    0    |
|          |       tmp_6_cast_i_fu_656      |    0    |    0    |    0    |
|          |        tmp57_cast_fu_672       |    0    |    0    |    0    |
|          |   p_shl2_cast_i7_cast_fu_699   |    0    |    0    |    0    |
|          |      p_shl1_cast_i1_fu_716     |    0    |    0    |    0    |
|          |   p_shl2_cast_i29_cast_fu_727  |    0    |    0    |    0    |
|          |        tmp61_cast_fu_737       |    0    |    0    |    0    |
|          |      p_shl1_cast_i5_fu_762     |    0    |    0    |    0    |
|          |   tmp_2_cast3_i9_cast_fu_766   |    0    |    0    |    0    |
|   zext   |      p_shl_cast_i1_fu_776      |    0    |    0    |    0    |
|          |        tmp58_cast_fu_780       |    0    |    0    |    0    |
|          |      tmp_6_cast_i1_fu_789      |    0    |    0    |    0    |
|          |        tmp60_cast_fu_805       |    0    |    0    |    0    |
|          |   tmp_2_cast3_i31_cast_fu_825  |    0    |    0    |    0    |
|          |      p_shl_cast_i2_fu_835      |    0    |    0    |    0    |
|          |      tmp_6_cast_i2_fu_839      |    0    |    0    |    0    |
|          |        tmp63_cast_fu_854       |    0    |    0    |    0    |
|          |       tmp_cast_i2_fu_874       |    0    |    0    |    0    |
|          |        tmp_cast_i_fu_877       |    0    |    0    |    0    |
|          |  tmp_19_0_cast9_i_cast_fu_907  |    0    |    0    |    0    |
|          |    tmp_23_0_1_cast_i_fu_919    |    0    |    0    |    0    |
|          | tmp_19_0_2_cast8_i_cast_fu_923 |    0    |    0    |    0    |
|          |        tmp66_cast_fu_939       |    0    |    0    |    0    |
|          |      p_shl8_cast_i_fu_978      |    0    |    0    |    0    |
|          |    tmp_21_1_2_cast_i_fu_996    |    0    |    0    |    0    |
|          |  y_weight_2_1_2_cast_i_fu_1006 |    0    |    0    |    0    |
|          |     tmp_19_2_cast_i_fu_1009    |    0    |    0    |    0    |
|          |      p_shl_cast_i3_fu_1031     |    0    |    0    |    0    |
|          |    tmp_19_2_2_cast_i_fu_1041   |    0    |    0    |    0    |
|          |      tmp_1_cast_i_fu_1121      |    0    |    0    |    0    |
|          |      tmp_2_cast_i3_fu_1124     |    0    |    0    |    0    |
|          |        zext_cast_fu_1133       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         p_shl2_i_fu_585        |    0    |    0    |    0    |
|          |         p_shl1_i_fu_622        |    0    |    0    |    0    |
|          |         p_shl_i_fu_636         |    0    |    0    |    0    |
|          |        p_shl2_i6_fu_692        |    0    |    0    |    0    |
|          |        p_shl1_i1_fu_709        |    0    |    0    |    0    |
|          |        p_shl2_i1_fu_720        |    0    |    0    |    0    |
|bitconcatenate|        p_shl1_i4_fu_755        |    0    |    0    |    0    |
|          |         p_shl_i1_fu_769        |    0    |    0    |    0    |
|          |         p_shl_i2_fu_828        |    0    |    0    |    0    |
|          |       tmp_23_0_1_i_fu_911      |    0    |    0    |    0    |
|          |         p_shl8_i_fu_971        |    0    |    0    |    0    |
|          |       tmp_21_1_2_i_fu_988      |    0    |    0    |    0    |
|          |        p_shl_i3_fu_1024        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_i_fu_682          |    0    |    0    |    0    |
|          |          tmp_i1_fu_815         |    0    |    0    |    0    |
|partselect|          tmp_i2_fu_864         |    0    |    0    |    0    |
|          |        B_cast_i_fu_1153        |    0    |    0    |    0    |
|          |       sepia_val_0_fu_1163      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |  x_weight_2_0_2_cast_i_fu_968  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|         tmp_30_fu_1213         |    0    |    0    |    0    |
|          |         tmp_32_fu_1233         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |    0    |   598   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|line_buffer_0_0_val|    1   |    0   |    0   |
|line_buffer_0_1_val|    1   |    0   |    0   |
|line_buffer_0_2_val|    1   |    0   |    0   |
|line_buffer_1_0_val|    1   |    0   |    0   |
|line_buffer_1_1_val|    1   |    0   |    0   |
|line_buffer_1_2_val|    1   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |    6   |    0   |    0   |
+-------------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|           B_2_reg_1271          |    8   |
|        B_cast_i_reg_1617        |    9   |
|           G_2_reg_1277          |    8   |
|           G_5_reg_1463          |    8   |
|            G_reg_1480           |    8   |
|           R_2_reg_1296          |    8   |
|           R_5_reg_1469          |    8   |
|            R_reg_1475           |    8   |
|          col_1_reg_1389         |   11   |
|           col_reg_357           |   11   |
|        edge_val1_reg_368        |    8   |
|       edge_val_1_reg_1628       |    8   |
|      edge_weight_i_reg_1594     |    8   |
|        exitcond1_reg_1356       |    1   |
|        exitcond_reg_1385        |    1   |
|line_buffer_0_0_val_addr_reg_1416|   11   |
|line_buffer_0_1_val_addr_reg_1422|   11   |
|line_buffer_0_2_val_addr_reg_1428|   11   |
|line_buffer_1_0_val_addr_reg_1398|   11   |
|line_buffer_1_1_val_addr_reg_1404|   11   |
|line_buffer_1_2_val_addr_reg_1410|   11   |
|        or_cond2_reg_1444        |    1   |
|        or_cond3_reg_1459        |    1   |
|         or_cond_reg_1394        |    1   |
|        pix_val_0_reg_1491       |    8   |
|        pix_val_1_reg_1498       |    8   |
|        pix_val_2_reg_1453       |    8   |
|          row_1_reg_1360         |   11   |
|           row_reg_346           |   11   |
|       sepia_val_0_reg_1623      |    8   |
|       sepia_val_1_reg_1638      |    8   |
|       sepia_val_2_reg_1633      |    8   |
|          tmp10_reg_1434         |    1   |
|          tmp11_reg_1439         |    1   |
|          tmp1_reg_1486          |   10   |
|          tmp4_reg_1520          |   10   |
|         tmp_10_reg_1341         |   11   |
|         tmp_11_reg_1365         |    1   |
|         tmp_12_reg_1370         |    1   |
|         tmp_13_reg_1375         |    1   |
|       tmp_15_cast_reg_1326      |   12   |
|        tmp_15_i_reg_1606        |    1   |
|       tmp_16_cast_reg_1331      |   12   |
|        tmp_17_i_reg_1612        |    1   |
|         tmp_21_reg_1346         |   12   |
|         tmp_24_reg_1351         |   12   |
|         tmp_28_reg_1582         |    8   |
|         tmp_29_reg_1588         |    8   |
|        tmp_2_i3_reg_1551        |    9   |
|      tmp_4_cast_i1_reg_1505     |   13   |
|      tmp_4_cast_i2_reg_1510     |   13   |
|      tmp_4_cast_i_reg_1448      |   13   |
|        tmp_6_i2_reg_1525        |   15   |
|          tmp_9_reg_1336         |   11   |
|         tmp_i1_reg_1541         |    8   |
|         tmp_i2_reg_1546         |    8   |
|          tmp_i_reg_1515         |    8   |
|          tmp_s_reg_1380         |    1   |
|    x_weight_2_0_2_i_reg_1562    |    9   |
|    x_weight_2_2_2_i_reg_1572    |   11   |
|    y_weight_2_1_2_i_reg_1567    |   10   |
|    y_weight_2_2_2_i_reg_1577    |   11   |
|      y_window_0_1_reg_1283      |    8   |
|      y_window_0_2_reg_1290      |    8   |
|     y_window_1_1_1_reg_1556     |    8   |
|      y_window_1_1_reg_1302      |    8   |
|      y_window_1_2_reg_1308      |    8   |
|     y_window_2_1_2_reg_1536     |    8   |
|      y_window_2_1_reg_1320      |    8   |
|     y_window_2_2_1_reg_1530     |    8   |
|      y_window_2_2_reg_1314      |    8   |
|        zext_cast_reg_1601       |   22   |
+---------------------------------+--------+
|              Total              |   588  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_281 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_304 |  p0  |   2  |  11  |   22   ||    11   |
|     grp_fu_563    |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_606    |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_616    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_1137    |  p0  |   2  |  10  |   20   ||    10   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  9.426  ||    56   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   598  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   56   |
|  Register |    -   |    -   |    -   |   588  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    4   |    9   |   588  |   654  |
+-----------+--------+--------+--------+--------+--------+
