# compile vhdl design source files
vhdl xil_defaultlib  \
"duration_cntr_tb_func_synth.vhd" \
"../../../../../Music_box.srcs/sources_1/new/duration_cntr.vhd" \
"../../../../../Music_box.srcs/sim_1/new/duration_cntr_tb.vhd" \

# Do not sort compile order
nosort
