This example develops a Verilog model of a circuit having inputs A, B, C, D and outputs  
E, F, with functionality specified by the following Boolean expressions:  
E = A + BC + B’D  
F = B’C + BC’D’  
