#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55aba59c39b0 .scope module, "tb_mod_regCTRL" "tb_mod_regCTRL" 2 8;
 .timescale -9 -11;
P_0x55aba599ee80 .param/l "N" 1 2 10, +C4<00000000000000000000000000000101>;
P_0x55aba599eec0 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0x55aba59d9dc0_0 .var "clk", 0 0;
v0x55aba59d9eb0_0 .var "en", 0 0;
v0x55aba59d9f80_0 .var "p", 4 0;
v0x55aba59da080_0 .var "resetn", 0 0;
S_0x55aba598d0a0 .scope module, "DUT" "mod_regCTRL" 2 18, 3 8 0, S_0x55aba59c39b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 5 "inp"
P_0x55aba598d220 .param/l "N" 1 3 12, +C4<00000000000000000000000000000101>;
v0x55aba59b2c60_0 .net "clk", 0 0, v0x55aba59d9dc0_0;  1 drivers
v0x55aba59b2ef0_0 .net "en", 0 0, v0x55aba59d9eb0_0;  1 drivers
v0x55aba59b3180_0 .var "flags", 4 0;
v0x55aba59a1190_0 .net "inp", 4 0, v0x55aba59d9f80_0;  1 drivers
v0x55aba59a0b20_0 .net "resetn", 0 0, v0x55aba59da080_0;  1 drivers
E_0x55aba59c2910 .event edge, v0x55aba59a0b20_0, v0x55aba59b2ef0_0, v0x55aba59a1190_0;
S_0x55aba59d99c0 .scope task, "enableEnable" "enableEnable" 2 43, 2 43 0, S_0x55aba59c39b0;
 .timescale -9 -11;
E_0x55aba59c2f30 .event posedge, v0x55aba59b2c60_0;
TD_tb_mod_regCTRL.enableEnable ;
    %vpi_call 2 45 "$display", "Enabling enable signal" {0 0 0};
    %wait E_0x55aba59c2f30;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aba59d9eb0_0, 0, 1;
    %wait E_0x55aba59c2f30;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aba59d9eb0_0, 0, 1;
    %end;
S_0x55aba59d9bd0 .scope task, "enableResetn" "enableResetn" 2 34, 2 34 0, S_0x55aba59c39b0;
 .timescale -9 -11;
E_0x55aba59c2c60 .event negedge, v0x55aba59b2c60_0;
TD_tb_mod_regCTRL.enableResetn ;
    %wait E_0x55aba59c2f30;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55aba59da080_0, 0, 1;
    %wait E_0x55aba59c2c60;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aba59da080_0, 0, 1;
    %end;
    .scope S_0x55aba598d0a0;
T_2 ;
    %wait E_0x55aba59c2910;
    %load/vec4 v0x55aba59a0b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55aba59b3180_0, 0, 5;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55aba59b2ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55aba59a1190_0;
    %store/vec4 v0x55aba59b3180_0, 0, 5;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55aba59c39b0;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0x55aba59d9dc0_0;
    %nor/r;
    %store/vec4 v0x55aba59d9dc0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55aba59c39b0;
T_4 ;
    %vpi_call 2 28 "$dumpfile", "wv_mod_regCTRL.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55aba59c39b0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55aba59c39b0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aba59d9dc0_0, 0, 1;
    %fork TD_tb_mod_regCTRL.enableResetn, S_0x55aba59d9bd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55aba59d9eb0_0, 0, 1;
    %wait E_0x55aba59c2f30;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55aba59d9f80_0, 0, 5;
    %wait E_0x55aba59c2f30;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55aba59d9f80_0, 0, 5;
    %wait E_0x55aba59c2f30;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55aba59d9f80_0, 0, 5;
    %delay 2000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_regCTRL.sv";
    "./../design/mod_regCTRL.sv";
