<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Thu Apr 13 13:05:08 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Backups/Final code software 20170412 4000ZE/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   40.870MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i9  (to clkout_c +)

   Delay:              23.763ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

     23.763ns physical path delay SPI_I/SLICE_54 to SLICE_452 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.848ns

 Physical Path Details:

      Data path SPI_I/SLICE_54 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R18C24A.CLK to     R18C24A.Q1 SPI_I/SLICE_54 (from clkout_c)
ROUTE         5     3.900     R18C24A.Q1 to     R19C20C.C0 SPI_I/recv_buffer_42
CTOF_DEL    ---     0.923     R19C20C.C0 to     R19C20C.F0 SLICE_1115
ROUTE         1     2.532     R19C20C.F0 to     R19C25A.D0 SPI_I/n34_adj_1916
CTOF_DEL    ---     0.923     R19C25A.D0 to     R19C25A.F0 SPI_I/SLICE_1233
ROUTE         1     1.482     R19C25A.F0 to     R19C25C.D0 SPI_I/n38_adj_1914
CTOF_DEL    ---     0.923     R19C25C.D0 to     R19C25C.F0 SPI_I/SLICE_1232
ROUTE         1     1.482     R19C25C.F0 to     R19C25B.D0 SPI_I/n40_adj_1911
CTOF_DEL    ---     0.923     R19C25B.D0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C16B.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.763   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R18C24A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C16B.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i5

   Delay:              23.763ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

     23.763ns physical path delay SPI_I/SLICE_54 to SLICE_458 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.848ns

 Physical Path Details:

      Data path SPI_I/SLICE_54 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R18C24A.CLK to     R18C24A.Q1 SPI_I/SLICE_54 (from clkout_c)
ROUTE         5     3.900     R18C24A.Q1 to     R19C20C.C0 SPI_I/recv_buffer_42
CTOF_DEL    ---     0.923     R19C20C.C0 to     R19C20C.F0 SLICE_1115
ROUTE         1     2.532     R19C20C.F0 to     R19C25A.D0 SPI_I/n34_adj_1916
CTOF_DEL    ---     0.923     R19C25A.D0 to     R19C25A.F0 SPI_I/SLICE_1233
ROUTE         1     1.482     R19C25A.F0 to     R19C25C.D0 SPI_I/n38_adj_1914
CTOF_DEL    ---     0.923     R19C25C.D0 to     R19C25C.F0 SPI_I/SLICE_1232
ROUTE         1     1.482     R19C25C.F0 to     R19C25B.D0 SPI_I/n40_adj_1911
CTOF_DEL    ---     0.923     R19C25B.D0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C15D.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.763   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R18C24A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C15D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i7

   Delay:              23.763ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

     23.763ns physical path delay SPI_I/SLICE_54 to SLICE_453 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.848ns

 Physical Path Details:

      Data path SPI_I/SLICE_54 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R18C24A.CLK to     R18C24A.Q1 SPI_I/SLICE_54 (from clkout_c)
ROUTE         5     3.900     R18C24A.Q1 to     R19C20C.C0 SPI_I/recv_buffer_42
CTOF_DEL    ---     0.923     R19C20C.C0 to     R19C20C.F0 SLICE_1115
ROUTE         1     2.532     R19C20C.F0 to     R19C25A.D0 SPI_I/n34_adj_1916
CTOF_DEL    ---     0.923     R19C25A.D0 to     R19C25A.F0 SPI_I/SLICE_1233
ROUTE         1     1.482     R19C25A.F0 to     R19C25C.D0 SPI_I/n38_adj_1914
CTOF_DEL    ---     0.923     R19C25C.D0 to     R19C25C.F0 SPI_I/SLICE_1232
ROUTE         1     1.482     R19C25C.F0 to     R19C25B.D0 SPI_I/n40_adj_1911
CTOF_DEL    ---     0.923     R19C25B.D0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C16A.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.763   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R18C24A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C16A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i3

   Delay:              23.763ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

     23.763ns physical path delay SPI_I/SLICE_54 to SLICE_460 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.848ns

 Physical Path Details:

      Data path SPI_I/SLICE_54 to SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R18C24A.CLK to     R18C24A.Q1 SPI_I/SLICE_54 (from clkout_c)
ROUTE         5     3.900     R18C24A.Q1 to     R19C20C.C0 SPI_I/recv_buffer_42
CTOF_DEL    ---     0.923     R19C20C.C0 to     R19C20C.F0 SLICE_1115
ROUTE         1     2.532     R19C20C.F0 to     R19C25A.D0 SPI_I/n34_adj_1916
CTOF_DEL    ---     0.923     R19C25A.D0 to     R19C25A.F0 SPI_I/SLICE_1233
ROUTE         1     1.482     R19C25A.F0 to     R19C25C.D0 SPI_I/n38_adj_1914
CTOF_DEL    ---     0.923     R19C25C.D0 to     R19C25C.F0 SPI_I/SLICE_1232
ROUTE         1     1.482     R19C25C.F0 to     R19C25B.D0 SPI_I/n40_adj_1911
CTOF_DEL    ---     0.923     R19C25B.D0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C15C.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.763   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R18C24A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C15C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i30  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i2  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i1

   Delay:              23.763ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

     23.763ns physical path delay SPI_I/SLICE_54 to SLICE_463 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.848ns

 Physical Path Details:

      Data path SPI_I/SLICE_54 to SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R18C24A.CLK to     R18C24A.Q1 SPI_I/SLICE_54 (from clkout_c)
ROUTE         5     3.900     R18C24A.Q1 to     R19C20C.C0 SPI_I/recv_buffer_42
CTOF_DEL    ---     0.923     R19C20C.C0 to     R19C20C.F0 SLICE_1115
ROUTE         1     2.532     R19C20C.F0 to     R19C25A.D0 SPI_I/n34_adj_1916
CTOF_DEL    ---     0.923     R19C25A.D0 to     R19C25A.F0 SPI_I/SLICE_1233
ROUTE         1     1.482     R19C25A.F0 to     R19C25C.D0 SPI_I/n38_adj_1914
CTOF_DEL    ---     0.923     R19C25C.D0 to     R19C25C.F0 SPI_I/SLICE_1232
ROUTE         1     1.482     R19C25C.F0 to     R19C25B.D0 SPI_I/n40_adj_1911
CTOF_DEL    ---     0.923     R19C25B.D0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C15B.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.763   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R18C24A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C15B.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM_I_M1/free_19  (from pwm_clk +)
   Destination:    FF         Data in        COM_I_M1/MospairC_i1  (to clkout_c +)

   Delay:              16.510ns  (22.6% logic, 77.4% route), 4 logic levels.

 Constraint Details:

     16.510ns physical path delay PWM_I_M1/SLICE_1020 to SLICE_697 meets
     26.316ns delay constraint less
      7.457ns skew and
      0.432ns DIN_SET requirement (totaling 18.427ns) by 1.917ns

 Physical Path Details:

      Data path PWM_I_M1/SLICE_1020 to SLICE_697:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R18C9A.CLK to      R18C9A.Q0 PWM_I_M1/SLICE_1020 (from pwm_clk)
ROUTE         8     8.905      R18C9A.Q0 to     R13C29A.C1 free_m1
CTOF_DEL    ---     0.923     R13C29A.C1 to     R13C29A.F1 SLICE_698
ROUTE         2     1.619     R13C29A.F1 to     R13C29A.B0 n21575
CTOF_DEL    ---     0.923     R13C29A.B0 to     R13C29A.F0 SLICE_698
ROUTE         2     2.262     R13C29A.F0 to     R12C29A.A0 n2822
CTOF_DEL    ---     0.923     R12C29A.A0 to     R12C29A.F0 SLICE_697
ROUTE         1     0.000     R12C29A.F0 to    R12C29A.DI0 COM_I_M1/n18810 (to clkout_c)
                  --------
                   16.510   (22.6% logic, 77.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to PWM_I_M1/SLICE_1020:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C16C.CLK clkout_c
REG_DEL     ---     0.955     R4C16C.CLK to      R4C16C.Q0 SLICE_451
ROUTE        29     6.502      R4C16C.Q0 to     R18C9A.CLK pwm_clk
                  --------
                   16.434   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SLICE_697:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R12C29A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i6  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i5

   Delay:              23.646ns  (34.3% logic, 65.7% route), 12 logic levels.

 Constraint Details:

     23.646ns physical path delay SPI_I/SLICE_78 to SLICE_458 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.965ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C22D.CLK to     R19C22D.Q0 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     4.435     R19C22D.Q0 to     R20C23C.A1 SPI_I/recv_buffer_38
C1TOFCO_DE  ---     1.795     R20C23C.A1 to    R20C23C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C23D.FCI to    R20C23D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C24A.FCI to    R20C24A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C24A.FCO to    R20C24B.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C24B.FCI to    R20C24B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C24B.FCO to    R20C24C.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C24C.FCI to    R20C24C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C24C.FCO to    R20C24D.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C24D.FCI to    R20C24D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C24D.FCO to    R20C25A.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C25A.FCI to    R20C25A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI SPI_I/n18603
FCITOFCO_D  ---     0.317    R20C25B.FCI to    R20C25B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C25B.FCO to    R20C25C.FCI SPI_I/n18604
FCITOF1_DE  ---     1.298    R20C25C.FCI to     R20C25C.F1 SPI_I/SLICE_41
ROUTE         1     2.301     R20C25C.F1 to     R19C25B.B0 SPI_I/n3408
CTOF_DEL    ---     0.923     R19C25B.B0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C15D.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.646   (34.3% logic, 65.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C15D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i9  (to clkout_c +)

   Delay:              23.646ns  (34.3% logic, 65.7% route), 12 logic levels.

 Constraint Details:

     23.646ns physical path delay SPI_I/SLICE_78 to SLICE_452 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.965ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C22D.CLK to     R19C22D.Q0 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     4.435     R19C22D.Q0 to     R20C23C.A1 SPI_I/recv_buffer_38
C1TOFCO_DE  ---     1.795     R20C23C.A1 to    R20C23C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C23D.FCI to    R20C23D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C24A.FCI to    R20C24A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C24A.FCO to    R20C24B.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C24B.FCI to    R20C24B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C24B.FCO to    R20C24C.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C24C.FCI to    R20C24C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C24C.FCO to    R20C24D.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C24D.FCI to    R20C24D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C24D.FCO to    R20C25A.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C25A.FCI to    R20C25A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI SPI_I/n18603
FCITOFCO_D  ---     0.317    R20C25B.FCI to    R20C25B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C25B.FCO to    R20C25C.FCI SPI_I/n18604
FCITOF1_DE  ---     1.298    R20C25C.FCI to     R20C25C.F1 SPI_I/SLICE_41
ROUTE         1     2.301     R20C25C.F1 to     R19C25B.B0 SPI_I/n3408
CTOF_DEL    ---     0.923     R19C25B.B0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C16B.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.646   (34.3% logic, 65.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C16B.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i4  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i3

   Delay:              23.646ns  (34.3% logic, 65.7% route), 12 logic levels.

 Constraint Details:

     23.646ns physical path delay SPI_I/SLICE_78 to SLICE_460 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.965ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C22D.CLK to     R19C22D.Q0 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     4.435     R19C22D.Q0 to     R20C23C.A1 SPI_I/recv_buffer_38
C1TOFCO_DE  ---     1.795     R20C23C.A1 to    R20C23C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C23D.FCI to    R20C23D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C24A.FCI to    R20C24A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C24A.FCO to    R20C24B.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C24B.FCI to    R20C24B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C24B.FCO to    R20C24C.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C24C.FCI to    R20C24C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C24C.FCO to    R20C24D.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C24D.FCI to    R20C24D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C24D.FCO to    R20C25A.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C25A.FCI to    R20C25A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI SPI_I/n18603
FCITOFCO_D  ---     0.317    R20C25B.FCI to    R20C25B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C25B.FCO to    R20C25C.FCI SPI_I/n18604
FCITOF1_DE  ---     1.298    R20C25C.FCI to     R20C25C.F1 SPI_I/SLICE_41
ROUTE         1     2.301     R20C25C.F1 to     R19C25B.B0 SPI_I/n3408
CTOF_DEL    ---     0.923     R19C25B.B0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C15C.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.646   (34.3% logic, 65.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_460:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C15C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i26  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m3_i0_i8  (to clkout_c +)
                   FF                        SPI_I/speed_set_m3_i0_i7

   Delay:              23.646ns  (34.3% logic, 65.7% route), 12 logic levels.

 Constraint Details:

     23.646ns physical path delay SPI_I/SLICE_78 to SLICE_453 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.965ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R19C22D.CLK to     R19C22D.Q0 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     4.435     R19C22D.Q0 to     R20C23C.A1 SPI_I/recv_buffer_38
C1TOFCO_DE  ---     1.795     R20C23C.A1 to    R20C23C.FCO SPI_I/SLICE_49
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI SPI_I/n18597
FCITOFCO_D  ---     0.317    R20C23D.FCI to    R20C23D.FCO SPI_I/SLICE_48
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI SPI_I/n18598
FCITOFCO_D  ---     0.317    R20C24A.FCI to    R20C24A.FCO SPI_I/SLICE_47
ROUTE         1     0.000    R20C24A.FCO to    R20C24B.FCI SPI_I/n18599
FCITOFCO_D  ---     0.317    R20C24B.FCI to    R20C24B.FCO SPI_I/SLICE_46
ROUTE         1     0.000    R20C24B.FCO to    R20C24C.FCI SPI_I/n18600
FCITOFCO_D  ---     0.317    R20C24C.FCI to    R20C24C.FCO SPI_I/SLICE_45
ROUTE         1     0.000    R20C24C.FCO to    R20C24D.FCI SPI_I/n18601
FCITOFCO_D  ---     0.317    R20C24D.FCI to    R20C24D.FCO SPI_I/SLICE_44
ROUTE         1     0.000    R20C24D.FCO to    R20C25A.FCI SPI_I/n18602
FCITOFCO_D  ---     0.317    R20C25A.FCI to    R20C25A.FCO SPI_I/SLICE_43
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI SPI_I/n18603
FCITOFCO_D  ---     0.317    R20C25B.FCI to    R20C25B.FCO SPI_I/SLICE_42
ROUTE         1     0.000    R20C25B.FCO to    R20C25C.FCI SPI_I/n18604
FCITOF1_DE  ---     1.298    R20C25C.FCI to     R20C25C.F1 SPI_I/SLICE_41
ROUTE         1     2.301     R20C25C.F1 to     R19C25B.B0 SPI_I/n3408
CTOF_DEL    ---     0.923     R19C25B.B0 to     R19C25B.F0 SPI_I/SLICE_1019
ROUTE         2     3.203     R19C25B.F0 to     R17C23C.D1 SPI_I/enable_m3_N_642
CTOF_DEL    ---     0.923     R17C23C.D1 to     R17C23C.F1 SPI_I/SLICE_1370
ROUTE        11     5.594     R17C23C.F1 to     R4C16A.LSR SPI_I/n12578 (to clkout_c)
                  --------
                   23.646   (34.3% logic, 65.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C16A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

Report:   40.870MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   40.870 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Thu Apr 13 13:05:09 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Backups/Final code software 20170412 4000ZE/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clkout_c" 38.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i64  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i63  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_9 to SPI_I/SLICE_9 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_9 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C26A.CLK to     R18C26A.Q1 SPI_I/SLICE_9 (from clkout_c)
ROUTE         4     0.364     R18C26A.Q1 to     R18C26A.M0 SPI_I/recv_buffer_76 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C26A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C26A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/SCKlatched_116  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/SCKold_114  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_21 to SPI_I/SLICE_21 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_21 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R17C21A.CLK to     R17C21A.Q0 SPI_I/SLICE_21 (from clkout_c)
ROUTE         5     0.364     R17C21A.Q0 to     R17C21A.M1 SPI_I/SCKlatched (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R17C21A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R17C21A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i16  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i15  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_74 to SPI_I/SLICE_74 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_74 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C23D.CLK to     R19C23D.Q1 SPI_I/SLICE_74 (from clkout_c)
ROUTE         5     0.364     R19C23D.Q1 to     R19C23D.M0 SPI_I/recv_buffer_28 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C23D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C23D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i21  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i20  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_71 to SPI_I/SLICE_71 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_71 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C24C.CLK to     R19C24C.Q1 SPI_I/SLICE_71 (from clkout_c)
ROUTE         4     0.364     R19C24C.Q1 to     R19C24C.M0 SPI_I/recv_buffer_33 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C24C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C24C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i20  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i19  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_71 to SPI_I/SLICE_72 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_71 to SPI_I/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C24C.CLK to     R19C24C.Q0 SPI_I/SLICE_71 (from clkout_c)
ROUTE         5     0.364     R19C24C.Q0 to     R19C24B.M0 SPI_I/recv_buffer_32 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C24C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C24B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i65  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i64  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_8 to SPI_I/SLICE_9 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_8 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C26B.CLK to     R18C26B.Q0 SPI_I/SLICE_8 (from clkout_c)
ROUTE         4     0.364     R18C26B.Q0 to     R18C26A.M1 SPI_I/recv_buffer_77 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C26B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C26A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C2C.CLK to      R12C2C.Q0 CLKDIV_I/SLICE_586 (from clkout_c)
ROUTE         2     0.364      R12C2C.Q0 to      R12C2C.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C2C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C2C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i17  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_73 to SPI_I/SLICE_73 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_73 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C24A.CLK to     R19C24A.Q1 SPI_I/SLICE_73 (from clkout_c)
ROUTE         5     0.364     R19C24A.Q1 to     R19C24A.M0 SPI_I/recv_buffer_30 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C24A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C24A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i27  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i26  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_78 to SPI_I/SLICE_78 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_78 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R19C22D.CLK to     R19C22D.Q1 SPI_I/SLICE_78 (from clkout_c)
ROUTE         5     0.364     R19C22D.Q1 to     R19C22D.M0 SPI_I/recv_buffer_39 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R19C22D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i78  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i77  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_10 to SPI_I/SLICE_10 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_10 to SPI_I/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R18C25D.CLK to     R18C25D.Q1 SPI_I/SLICE_10 (from clkout_c)
ROUTE         5     0.364     R18C25D.Q1 to     R18C25D.M0 SPI_I/recv_buffer_90 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C25D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to    R18C25D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.688 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
