<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p702" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_702{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_702{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_702{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_702{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t5_702{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_702{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_702{left:69px;bottom:1004px;letter-spacing:-0.09px;}
#t8_702{left:155px;bottom:1004px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t9_702{left:69px;bottom:980px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ta_702{left:69px;bottom:963px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_702{left:69px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_702{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#td_702{left:69px;bottom:913px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#te_702{left:69px;bottom:896px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_702{left:474px;bottom:903px;}
#tg_702{left:489px;bottom:896px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_702{left:69px;bottom:879px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#ti_702{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tj_702{left:69px;bottom:838px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_702{left:69px;bottom:821px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tl_702{left:69px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#tm_702{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_702{left:69px;bottom:771px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#to_702{left:69px;bottom:754px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_702{left:69px;bottom:737px;letter-spacing:-0.14px;word-spacing:-1.47px;}
#tq_702{left:69px;bottom:720px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_702{left:440px;bottom:680px;letter-spacing:-0.13px;}
#ts_702{left:122px;bottom:659px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tt_702{left:122px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_702{left:69px;bottom:592px;letter-spacing:-0.09px;}
#tv_702{left:155px;bottom:592px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tw_702{left:69px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#tx_702{left:69px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_702{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_702{left:69px;bottom:518px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t10_702{left:69px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t11_702{left:69px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_702{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_702{left:69px;bottom:410px;letter-spacing:-0.09px;}
#t14_702{left:155px;bottom:410px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t15_702{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_702{left:69px;bottom:369px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t17_702{left:69px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_702{left:69px;bottom:335px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_702{left:69px;bottom:309px;}
#t1a_702{left:95px;bottom:312px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1b_702{left:95px;bottom:288px;}
#t1c_702{left:121px;bottom:288px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_702{left:69px;bottom:262px;}
#t1e_702{left:95px;bottom:265px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1f_702{left:95px;bottom:240px;}
#t1g_702{left:121px;bottom:240px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1h_702{left:95px;bottom:216px;}
#t1i_702{left:121px;bottom:216px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1j_702{left:69px;bottom:157px;letter-spacing:0.14px;}
#t1k_702{left:151px;bottom:157px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1l_702{left:69px;bottom:134px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_702{left:69px;bottom:117px;letter-spacing:-0.17px;word-spacing:-0.41px;}

.s1_702{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_702{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_702{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_702{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_702{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_702{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_702{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts702" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg702Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg702" style="-webkit-user-select: none;"><object width="935" height="1210" data="702/702.svg" type="image/svg+xml" id="pdf702" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_702" class="t s1_702">18-64 </span><span id="t2_702" class="t s1_702">Vol. 3B </span>
<span id="t3_702" class="t s2_702">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_702" class="t s3_702">This is aligned with the industry standard practice of minimizing unnecessary thread migrations across processor </span>
<span id="t5_702" class="t s3_702">cores in order to avoid excessive time spent warming up processor caches after a migration. In general, for best </span>
<span id="t6_702" class="t s3_702">performance, minimize thread migration and COS migration across processor logical threads and processor cores. </span>
<span id="t7_702" class="t s4_702">18.19.6.4 </span><span id="t8_702" class="t s4_702">Cache Allocation Technology Operation With Power Saving Features </span>
<span id="t9_702" class="t s3_702">Note that the Cache Allocation Technology feature cannot be used to enforce cache coherency, and that some </span>
<span id="ta_702" class="t s3_702">advanced power management features such as C-states which may shrink or power off various caches within the </span>
<span id="tb_702" class="t s3_702">system may interfere with CAT hints - in such cases the CAT bitmasks are ignored and the other features take </span>
<span id="tc_702" class="t s3_702">precedence. If the highest possible level of CAT differentiation or determinism is required, disable any power- </span>
<span id="td_702" class="t s3_702">saving features which shrink the caches or power off caches. The details of the power management interfaces are </span>
<span id="te_702" class="t s3_702">typically implementation-specific, but can be found at Intel </span>
<span id="tf_702" class="t s5_702">® </span>
<span id="tg_702" class="t s3_702">64 and IA-32 Architectures Software Developer’s </span>
<span id="th_702" class="t s3_702">Manual, Volume 3C. </span>
<span id="ti_702" class="t s3_702">If software requires differentiation between threads but not absolute determinism then in many cases it is possible </span>
<span id="tj_702" class="t s3_702">to leave power-saving cache shrink features enabled, which can provide substantial power savings and increase </span>
<span id="tk_702" class="t s3_702">battery life in mobile platforms. In such cases when the caches are powered off (e.g., package C-states) the entire </span>
<span id="tl_702" class="t s3_702">cache of a portion thereof may be powered off. Upon resuming an active state any new incoming data to the cache </span>
<span id="tm_702" class="t s3_702">will be filled subject to the cache capacity bitmasks. Any data in the cache prior to the cache shrink or power off </span>
<span id="tn_702" class="t s3_702">may have been flushed to memory during the process of entering the idle state, however, and is not guaranteed to </span>
<span id="to_702" class="t s3_702">remain in the cache. If differentiation between threads is the goal of system software then this model allows </span>
<span id="tp_702" class="t s3_702">substantial power savings while continuing to deliver performance differentiation. If system software needs optimal </span>
<span id="tq_702" class="t s3_702">determinism then power saving modes which flush portions of the caches and power them off should be disabled. </span>
<span id="tr_702" class="t s4_702">NOTE </span>
<span id="ts_702" class="t s3_702">IA32_PQR_ASSOC is saved and restored across C6 entry/exit. Similarly, the mask register contents </span>
<span id="tt_702" class="t s3_702">are saved across package C-state entry/exit and are not lost. </span>
<span id="tu_702" class="t s4_702">18.19.6.5 </span><span id="tv_702" class="t s4_702">Cache Allocation Technology Operation with Other Operating Modes </span>
<span id="tw_702" class="t s3_702">The states in IA32_PQR_ASSOC and mask registers are unmodified across an SMI delivery. Thus, the execution of </span>
<span id="tx_702" class="t s3_702">SMM handler code can interact with the Cache Allocation Technology resource and manifest some degree of non- </span>
<span id="ty_702" class="t s3_702">determinism to the non-SMM software stack. An SMM handler may also perform certain system-level or power </span>
<span id="tz_702" class="t s3_702">management practices that affect CAT operation. </span>
<span id="t10_702" class="t s3_702">It is possible for an SMM handler to minimize the impact on data determinism in the cache by reserving a COS with </span>
<span id="t11_702" class="t s3_702">a dedicated partition in the cache. Such an SMM handler can switch to the dedicated COS immediately upon </span>
<span id="t12_702" class="t s3_702">entering SMM, and switching back to the previously running COS upon exit. </span>
<span id="t13_702" class="t s4_702">18.19.6.6 </span><span id="t14_702" class="t s4_702">Associating Threads with CAT/CDP Classes of Service </span>
<span id="t15_702" class="t s3_702">Threads are associated with Classes of Service (CLOS) via the per-logical-processor IA32_PQR_ASSOC MSR. The </span>
<span id="t16_702" class="t s3_702">same COS concept applies to both CAT and CDP (for instance, COS[5] means the same thing whether CAT or CDP </span>
<span id="t17_702" class="t s3_702">is in use, and the COS has associated resource usage constraint attributes including cache capacity masks). The </span>
<span id="t18_702" class="t s3_702">mapping of COS to mask MSRs does change when CDP is enabled, according to the following guidelines: </span>
<span id="t19_702" class="t s6_702">• </span><span id="t1a_702" class="t s3_702">In CAT-only Mode - one set of bitmasks in one mask MSR control both code and data. </span>
<span id="t1b_702" class="t s3_702">— </span><span id="t1c_702" class="t s3_702">Each COS number map 1:1 with a capacity mask on the applicable resource (e.g., L3 cache). </span>
<span id="t1d_702" class="t s6_702">• </span><span id="t1e_702" class="t s3_702">When CDP is enabled, </span>
<span id="t1f_702" class="t s3_702">— </span><span id="t1g_702" class="t s3_702">Two mask sets exist for each COS number, one for code, one for data. </span>
<span id="t1h_702" class="t s3_702">— </span><span id="t1i_702" class="t s3_702">Masks for code/data are interleaved in the MSR address space (see Table 18-19). </span>
<span id="t1j_702" class="t s7_702">18.19.7 </span><span id="t1k_702" class="t s7_702">Introduction to Memory Bandwidth Allocation </span>
<span id="t1l_702" class="t s3_702">The Memory Bandwidth Allocation (MBA) feature provides indirect and approximate control over memory band- </span>
<span id="t1m_702" class="t s3_702">width available per-core, and was introduced on the Intel Xeon Scalable Processor Family. This feature provides a </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
