

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Tue Oct  1 18:35:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524304|   524304|  1.746 ms|  1.746 ms|  524304|  524304|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop8_loop9_loop10  |   524302|   524302|        16|          1|          1|  524288|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      334|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        0|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|      605|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|     1066|      896|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U26  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v41_U  |node3_v41_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_186_p2               |         +|   0|  0|  27|          20|           1|
    |add_ln112_fu_357_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln113_1_fu_198_p2               |         +|   0|  0|  22|          15|           1|
    |add_ln113_fu_252_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln114_fu_295_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln122_fu_326_p2                 |         +|   0|  0|  20|          13|          13|
    |add_ln126_fu_385_p2                 |         +|   0|  0|  19|          12|          12|
    |and_ln112_fu_246_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage0_iter15  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |       and|   0|  0|   2|           1|           1|
    |ap_condition_291                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_311                    |       and|   0|  0|   2|           1|           1|
    |cmp20_fu_283_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp35_fu_318_p2                     |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln112_fu_180_p2                |      icmp|   0|  0|  28|          20|          21|
    |icmp_ln113_fu_192_p2                |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln114_fu_240_p2                |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln117_fu_289_p2                |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln113_fu_258_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln112_1_fu_363_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln112_fu_228_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln113_1_fu_271_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln113_2_fu_204_p3            |    select|   0|  0|  15|           1|           1|
    |select_ln113_fu_263_p3              |    select|   0|  0|   7|           1|           1|
    |v49_fu_401_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_235_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 334|         161|         107|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   15|         30|
    |ap_sig_allocacmp_v43_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v44_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v45_load               |   9|          2|    7|         14|
    |indvar_flatten13_fu_88                  |   9|          2|   20|         40|
    |indvar_flatten_fu_80                    |   9|          2|   15|         30|
    |v126_blk_n                              |   9|          2|    1|          2|
    |v127_blk_n                              |   9|          2|    1|          2|
    |v43_fu_84                               |   9|          2|    7|         14|
    |v44_fu_76                               |   9|          2|    8|         16|
    |v45_fu_72                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|  118|        236|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg                        |   1|   0|    1|          0|
    |cmp20_reg_477                                     |   1|   0|    1|          0|
    |cmp35_reg_486                                     |   1|   0|    1|          0|
    |empty_fu_92                                       |  32|   0|   32|          0|
    |icmp_ln113_reg_457                                |   1|   0|    1|          0|
    |icmp_ln117_reg_482                                |   1|   0|    1|          0|
    |icmp_ln117_reg_482_pp0_iter2_reg                  |   1|   0|    1|          0|
    |indvar_flatten13_fu_88                            |  20|   0|   20|          0|
    |indvar_flatten_fu_80                              |  15|   0|   15|          0|
    |select_ln113_reg_465                              |   7|   0|    7|          0|
    |trunc_ln126_reg_471                               |   7|   0|    7|          0|
    |v120_load_reg_495                                 |  32|   0|   32|          0|
    |v41_addr_reg_510                                  |  12|   0|   12|          0|
    |v43_fu_84                                         |   7|   0|    7|          0|
    |v44_fu_76                                         |   8|   0|    8|          0|
    |v45_fu_72                                         |   7|   0|    7|          0|
    |v49_reg_516                                       |  32|   0|   32|          0|
    |v50_reg_521                                       |  32|   0|   32|          0|
    |v51_reg_526                                       |  32|   0|   32|          0|
    |cmp20_reg_477                                     |  64|  32|    1|          0|
    |cmp35_reg_486                                     |  64|  32|    1|          0|
    |icmp_ln113_reg_457                                |  64|  32|    1|          0|
    |select_ln113_reg_465                              |  64|  32|    7|          0|
    |v41_addr_reg_510                                  |  64|  32|   12|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 605| 160|  307|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v127_dout            |   in|   32|     ap_fifo|          v127|       pointer|
|v127_num_data_valid  |   in|   14|     ap_fifo|          v127|       pointer|
|v127_fifo_cap        |   in|   14|     ap_fifo|          v127|       pointer|
|v127_empty_n         |   in|    1|     ap_fifo|          v127|       pointer|
|v127_read            |  out|    1|     ap_fifo|          v127|       pointer|
|v126_din             |  out|   32|     ap_fifo|          v126|       pointer|
|v126_num_data_valid  |   in|   13|     ap_fifo|          v126|       pointer|
|v126_fifo_cap        |   in|   13|     ap_fifo|          v126|       pointer|
|v126_full_n          |   in|    1|     ap_fifo|          v126|       pointer|
|v126_write           |  out|    1|     ap_fifo|          v126|       pointer|
|v120_address0        |  out|   13|   ap_memory|          v120|         array|
|v120_ce0             |  out|    1|   ap_memory|          v120|         array|
|v120_q0              |   in|   32|   ap_memory|          v120|         array|
+---------------------+-----+-----+------------+--------------+--------------+

