// Seed: 3730364181
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output reg id_5
);
  assign id_5 = 1;
  always id_5 <= id_4 * id_2;
  for (id_6 = 1; id_6 & 1; id_6 = 1) assign id_5 = 1;
  type_0 id_7 (.id_0(id_0 >= 1'b0));
  assign id_6 = 1;
endmodule
`timescale 1ps / 1 ps
