#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b2a784ada0 .scope module, "half_adder_tb" "half_adder_tb" 2 3;
 .timescale -12 -12;
v000001b2a7862920_0 .var "a_tb", 0 0;
v000001b2a78940b0_0 .var "b_tb", 0 0;
v000001b2a7894150_0 .net "cout_tb", 0 0, L_000001b2a7894290;  1 drivers
v000001b2a78941f0_0 .net "sum_tb", 0 0, L_000001b2a78967e0;  1 drivers
S_000001b2a788b770 .scope module, "hf0" "half_adder" 2 10, 3 1 0, S_000001b2a784ada0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_000001b2a78967e0 .functor XOR 1, v000001b2a7862920_0, v000001b2a78940b0_0, C4<0>, C4<0>;
v000001b2a7862db0_0 .net "a", 0 0, v000001b2a7862920_0;  1 drivers
v000001b2a788b310_0 .net "b", 0 0, v000001b2a78940b0_0;  1 drivers
v000001b2a788b3b0_0 .net "cout", 0 0, L_000001b2a7894290;  alias, 1 drivers
v000001b2a788b450_0 .net "sum", 0 0, L_000001b2a78967e0;  alias, 1 drivers
L_000001b2a7894290 .arith/mult 1, v000001b2a7862920_0, v000001b2a78940b0_0;
S_000001b2a7862510 .scope task, "verify" "verify" 2 17, 2 17 0, S_000001b2a784ada0;
 .timescale -12 -12;
v000001b2a78626a0_0 .var "a_task", 0 0;
v000001b2a7862740_0 .var "b_task", 0 0;
v000001b2a78627e0_0 .var "cout_task", 0 0;
v000001b2a7862880_0 .var "sum_task", 0 0;
TD_half_adder_tb.verify ;
    %load/vec4 v000001b2a78626a0_0;
    %store/vec4 v000001b2a7862920_0, 0, 1;
    %load/vec4 v000001b2a7862740_0;
    %store/vec4 v000001b2a78940b0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001b2a7862880_0;
    %load/vec4 v000001b2a78941f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v000001b2a78627e0_0;
    %load/vec4 v000001b2a7894150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 28 "$display", "CORRECTO: Dato de entrada a: %b, Dato de entrada b: %b, Dato de salida s esperado: %b, Dato de salida s obtenido: %b, Dato de salida c esperado: %b, Dato de salida c obtenido: %b", v000001b2a7862920_0, v000001b2a78940b0_0, v000001b2a7862880_0, v000001b2a78941f0_0, v000001b2a78627e0_0, v000001b2a7894150_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "INCORRECTO: Dato de entrada a: %b, Dato de entrada b: %b, Dato de salida s esperado: %b, Dato de salida s obtenido: %b, Dato de salida c esperado: %b, Dato de salida c obtenido: %b", v000001b2a7862920_0, v000001b2a78940b0_0, v000001b2a7862880_0, v000001b2a78941f0_0, v000001b2a78627e0_0, v000001b2a7894150_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_000001b2a784ada0;
T_1 ;
    %vpi_call 2 38 "$dumpfile", "half_adder_tb.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b2a784ada0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b2a784ada0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a78626a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a7862740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a7862880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a78627e0_0, 0, 1;
    %fork TD_half_adder_tb.verify, S_000001b2a7862510;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a78626a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a7862740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a7862880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a78627e0_0, 0, 1;
    %fork TD_half_adder_tb.verify, S_000001b2a7862510;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a78626a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a7862740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a7862880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a78627e0_0, 0, 1;
    %fork TD_half_adder_tb.verify, S_000001b2a7862510;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a78626a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a7862740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a7862880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a78627e0_0, 0, 1;
    %fork TD_half_adder_tb.verify, S_000001b2a7862510;
    %join;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "half_adder_tb.v";
    "./../../src/verilog/half_adder.v";
