#s(hash-table test equal data
	      (("clk" :file "../files/common/hierarchy.vhd" :line 33)
	       (:type "signal_interface_declaration" :desc "        clk        : in std_logic;" :col 8 :parent "axi_if_converter")
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 34)
	       (:type "signal_interface_declaration" :desc "        resetn     : in std_logic;" :col 8 :parent "axi_if_converter")
	       ("clk_fs_ext" :file "../files/common/hierarchy.vhd" :line 35)
	       (:type "signal_interface_declaration" :desc "        clk_fs_ext : in std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 38)
	       (:type "signal_interface_declaration" :desc "        s_axi_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 39)
	       (:type "signal_interface_declaration" :desc "        s_axi_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 40)
	       (:type "signal_interface_declaration" :desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_awprot" :file "../files/common/hierarchy.vhd" :line 41)
	       (:type "signal_interface_declaration" :desc "        s_axi_awprot  : in  std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 42)
	       (:type "signal_interface_declaration" :desc "        s_axi_awvalid : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_awready" :file "../files/common/hierarchy.vhd" :line 43)
	       (:type "signal_interface_declaration" :desc "        s_axi_awready : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 44)
	       (:type "signal_interface_declaration" :desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 45)
	       (:type "signal_interface_declaration" :desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 46)
	       (:type "signal_interface_declaration" :desc "        s_axi_wvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_wready" :file "../files/common/hierarchy.vhd" :line 47)
	       (:type "signal_interface_declaration" :desc "        s_axi_wready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_bresp" :file "../files/common/hierarchy.vhd" :line 48)
	       (:type "signal_interface_declaration" :desc "        s_axi_bresp   : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 49)
	       (:type "signal_interface_declaration" :desc "        s_axi_bvalid  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_bready" :file "../files/common/hierarchy.vhd" :line 50)
	       (:type "signal_interface_declaration" :desc "        s_axi_bready  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_araddr" :file "../files/common/hierarchy.vhd" :line 51)
	       (:type "signal_interface_declaration" :desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_arprot" :file "../files/common/hierarchy.vhd" :line 52)
	       (:type "signal_interface_declaration" :desc "        s_axi_arprot  : in  std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 53)
	       (:type "signal_interface_declaration" :desc "        s_axi_arvalid : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_arready" :file "../files/common/hierarchy.vhd" :line 54)
	       (:type "signal_interface_declaration" :desc "        s_axi_arready : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_rdata" :file "../files/common/hierarchy.vhd" :line 55)
	       (:type "signal_interface_declaration" :desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_rresp" :file "../files/common/hierarchy.vhd" :line 56)
	       (:type "signal_interface_declaration" :desc "        s_axi_rresp   : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 57)
	       (:type "signal_interface_declaration" :desc "        s_axi_rvalid  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axi_rready" :file "../files/common/hierarchy.vhd" :line 58)
	       (:type "signal_interface_declaration" :desc "        s_axi_rready  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 61)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 62)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 63)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 64)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 65)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 66)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tlast   : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 67)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 69)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 70)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 71)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 72)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 73)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("s_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 74)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tlast   : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("s_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 75)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 78)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 79)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 80)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 81)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tvalid  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 82)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 83)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tlast   : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 84)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tready  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_lch_tdest" :file "../files/common/hierarchy.vhd" :line 85)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tdest   : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 87)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 88)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 89)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 90)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tvalid  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 91)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 92)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tlast   : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 93)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tready  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axis_rch_tdest" :file "../files/common/hierarchy.vhd" :line 94)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tdest   : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_aclk" :file "../files/common/hierarchy.vhd" :line 97)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 98)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awid" :file "../files/common/hierarchy.vhd" :line 99)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awaddr" :file "../files/common/hierarchy.vhd" :line 100)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awlen" :file "../files/common/hierarchy.vhd" :line 101)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awlen   : out std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awsize" :file "../files/common/hierarchy.vhd" :line 102)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awsize  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awburst" :file "../files/common/hierarchy.vhd" :line 103)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awburst : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awlock" :file "../files/common/hierarchy.vhd" :line 104)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awlock  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awcache" :file "../files/common/hierarchy.vhd" :line 105)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awcache : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awprot" :file "../files/common/hierarchy.vhd" :line 106)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awqos" :file "../files/common/hierarchy.vhd" :line 107)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awqos   : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awuser" :file "../files/common/hierarchy.vhd" :line 108)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awvalid" :file "../files/common/hierarchy.vhd" :line 109)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awvalid : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_awready" :file "../files/common/hierarchy.vhd" :line 110)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_awready : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_wdata" :file "../files/common/hierarchy.vhd" :line 111)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_wstrb" :file "../files/common/hierarchy.vhd" :line 112)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_wlast" :file "../files/common/hierarchy.vhd" :line 113)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_wlast   : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_wuser" :file "../files/common/hierarchy.vhd" :line 114)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_wvalid" :file "../files/common/hierarchy.vhd" :line 115)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_wvalid  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_wready" :file "../files/common/hierarchy.vhd" :line 116)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_wready  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_bid" :file "../files/common/hierarchy.vhd" :line 117)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_bresp" :file "../files/common/hierarchy.vhd" :line 118)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_bresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_buser" :file "../files/common/hierarchy.vhd" :line 119)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_bvalid" :file "../files/common/hierarchy.vhd" :line 120)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_bvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_bready" :file "../files/common/hierarchy.vhd" :line 121)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_bready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arid" :file "../files/common/hierarchy.vhd" :line 122)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_araddr" :file "../files/common/hierarchy.vhd" :line 123)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arlen" :file "../files/common/hierarchy.vhd" :line 124)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arlen   : out std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arsize" :file "../files/common/hierarchy.vhd" :line 125)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arsize  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arburst" :file "../files/common/hierarchy.vhd" :line 126)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arburst : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arlock" :file "../files/common/hierarchy.vhd" :line 127)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arlock  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arcache" :file "../files/common/hierarchy.vhd" :line 128)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arcache : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arprot" :file "../files/common/hierarchy.vhd" :line 129)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arqos" :file "../files/common/hierarchy.vhd" :line 130)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arqos   : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_aruser" :file "../files/common/hierarchy.vhd" :line 131)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arvalid" :file "../files/common/hierarchy.vhd" :line 132)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arvalid : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_arready" :file "../files/common/hierarchy.vhd" :line 133)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_arready : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_rid" :file "../files/common/hierarchy.vhd" :line 134)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_rdata" :file "../files/common/hierarchy.vhd" :line 135)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_rresp" :file "../files/common/hierarchy.vhd" :line 136)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_rresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_rlast" :file "../files/common/hierarchy.vhd" :line 137)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_rlast   : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_ruser" :file "../files/common/hierarchy.vhd" :line 138)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_rvalid" :file "../files/common/hierarchy.vhd" :line 139)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_rvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_lch_rready" :file "../files/common/hierarchy.vhd" :line 140)
	       (:type "signal_interface_declaration" :desc "        m_axi_lch_rready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_aclk" :file "../files/common/hierarchy.vhd" :line 142)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 143)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awid" :file "../files/common/hierarchy.vhd" :line 144)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awaddr" :file "../files/common/hierarchy.vhd" :line 145)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awlen" :file "../files/common/hierarchy.vhd" :line 146)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awlen   : out std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awsize" :file "../files/common/hierarchy.vhd" :line 147)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awsize  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awburst" :file "../files/common/hierarchy.vhd" :line 148)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awburst : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awlock" :file "../files/common/hierarchy.vhd" :line 149)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awlock  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awcache" :file "../files/common/hierarchy.vhd" :line 150)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awcache : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awprot" :file "../files/common/hierarchy.vhd" :line 151)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awqos" :file "../files/common/hierarchy.vhd" :line 152)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awqos   : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awuser" :file "../files/common/hierarchy.vhd" :line 153)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awvalid" :file "../files/common/hierarchy.vhd" :line 154)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awvalid : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_awready" :file "../files/common/hierarchy.vhd" :line 155)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_awready : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_wdata" :file "../files/common/hierarchy.vhd" :line 156)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_wstrb" :file "../files/common/hierarchy.vhd" :line 157)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_wlast" :file "../files/common/hierarchy.vhd" :line 158)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_wlast   : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_wuser" :file "../files/common/hierarchy.vhd" :line 159)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_wvalid" :file "../files/common/hierarchy.vhd" :line 160)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_wvalid  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_wready" :file "../files/common/hierarchy.vhd" :line 161)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_wready  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_bid" :file "../files/common/hierarchy.vhd" :line 162)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_bresp" :file "../files/common/hierarchy.vhd" :line 163)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_bresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_buser" :file "../files/common/hierarchy.vhd" :line 164)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_bvalid" :file "../files/common/hierarchy.vhd" :line 165)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_bvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_bready" :file "../files/common/hierarchy.vhd" :line 166)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_bready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arid" :file "../files/common/hierarchy.vhd" :line 167)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_araddr" :file "../files/common/hierarchy.vhd" :line 168)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arlen" :file "../files/common/hierarchy.vhd" :line 169)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arlen   : out std_logic_vector(7 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arsize" :file "../files/common/hierarchy.vhd" :line 170)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arsize  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arburst" :file "../files/common/hierarchy.vhd" :line 171)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arburst : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arlock" :file "../files/common/hierarchy.vhd" :line 172)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arlock  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arcache" :file "../files/common/hierarchy.vhd" :line 173)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arcache : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arprot" :file "../files/common/hierarchy.vhd" :line 174)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arqos" :file "../files/common/hierarchy.vhd" :line 175)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arqos   : out std_logic_vector(3 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_aruser" :file "../files/common/hierarchy.vhd" :line 176)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arvalid" :file "../files/common/hierarchy.vhd" :line 177)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arvalid : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_arready" :file "../files/common/hierarchy.vhd" :line 178)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_arready : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_rid" :file "../files/common/hierarchy.vhd" :line 179)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_rdata" :file "../files/common/hierarchy.vhd" :line 180)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_rresp" :file "../files/common/hierarchy.vhd" :line 181)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_rresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_rlast" :file "../files/common/hierarchy.vhd" :line 182)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_rlast   : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_ruser" :file "../files/common/hierarchy.vhd" :line 183)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_rvalid" :file "../files/common/hierarchy.vhd" :line 184)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_rvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_rch_rready" :file "../files/common/hierarchy.vhd" :line 185)
	       (:type "signal_interface_declaration" :desc "        m_axi_rch_rready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_aclk" :file "../files/common/hierarchy.vhd" :line 188)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_aclk    : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_aresetn" :file "../files/common/hierarchy.vhd" :line 189)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_aresetn : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_awaddr" :file "../files/common/hierarchy.vhd" :line 190)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_awprot" :file "../files/common/hierarchy.vhd" :line 191)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_awprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_awvalid" :file "../files/common/hierarchy.vhd" :line 192)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_awvalid : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_awready" :file "../files/common/hierarchy.vhd" :line 193)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_awready : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_wdata" :file "../files/common/hierarchy.vhd" :line 194)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_wstrb" :file "../files/common/hierarchy.vhd" :line 195)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_wvalid" :file "../files/common/hierarchy.vhd" :line 196)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_wvalid  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_wready" :file "../files/common/hierarchy.vhd" :line 197)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_wready  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_bresp" :file "../files/common/hierarchy.vhd" :line 198)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_bresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_bvalid" :file "../files/common/hierarchy.vhd" :line 199)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_bvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_bready" :file "../files/common/hierarchy.vhd" :line 200)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_bready  : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_araddr" :file "../files/common/hierarchy.vhd" :line 201)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_arprot" :file "../files/common/hierarchy.vhd" :line 202)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_arprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_arvalid" :file "../files/common/hierarchy.vhd" :line 203)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_arvalid : out std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_arready" :file "../files/common/hierarchy.vhd" :line 204)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_arready : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_rdata" :file "../files/common/hierarchy.vhd" :line 205)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_rresp" :file "../files/common/hierarchy.vhd" :line 206)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_rresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_rvalid" :file "../files/common/hierarchy.vhd" :line 207)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_rvalid  : in  std_logic;" :col 8 :parent "axi_if_converter")
	       ("m_axi_conf_rready" :file "../files/common/hierarchy.vhd" :line 208)
	       (:type "signal_interface_declaration" :desc "        m_axi_conf_rready  : out std_logic" :col 8 :parent "axi_if_converter")
	       ("axi_if_converter" :file "../files/common/hierarchy.vhd" :line 29)
	       (:type "entity_declaration" :desc "entity axi_if_converter is" :col 0 :parent nil)
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 217)
	       (:type "signal_declaration" :desc "    signal soft_reset : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_lch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 220)
	       (:type "signal_declaration" :desc "    signal m_axis_lch_inbuf_aclk    : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_lch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 221)
	       (:type "signal_declaration" :desc "    signal m_axis_lch_inbuf_aresetn : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_lch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 222)
	       (:type "signal_declaration" :desc "    signal m_axis_lch_inbuf_tdata   : std_logic_vector(63 downto 0);" :col 4 :parent "RTL")
	       ("m_axis_lch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 223)
	       (:type "signal_declaration" :desc "    signal m_axis_lch_inbuf_tvalid  : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_lch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 224)
	       (:type "signal_declaration" :desc "    signal m_axis_lch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("m_axis_lch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 225)
	       (:type "signal_declaration" :desc "    signal m_axis_lch_inbuf_tlast   : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_lch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 226)
	       (:type "signal_declaration" :desc "    signal m_axis_lch_inbuf_tready  : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_rch_inbuf_aclk" :file "../files/common/hierarchy.vhd" :line 228)
	       (:type "signal_declaration" :desc "    signal m_axis_rch_inbuf_aclk    : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_rch_inbuf_aresetn" :file "../files/common/hierarchy.vhd" :line 229)
	       (:type "signal_declaration" :desc "    signal m_axis_rch_inbuf_aresetn : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_rch_inbuf_tdata" :file "../files/common/hierarchy.vhd" :line 230)
	       (:type "signal_declaration" :desc "    signal m_axis_rch_inbuf_tdata   : std_logic_vector(63 downto 0);" :col 4 :parent "RTL")
	       ("m_axis_rch_inbuf_tvalid" :file "../files/common/hierarchy.vhd" :line 231)
	       (:type "signal_declaration" :desc "    signal m_axis_rch_inbuf_tvalid  : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_rch_inbuf_tkeep" :file "../files/common/hierarchy.vhd" :line 232)
	       (:type "signal_declaration" :desc "    signal m_axis_rch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("m_axis_rch_inbuf_tlast" :file "../files/common/hierarchy.vhd" :line 233)
	       (:type "signal_declaration" :desc "    signal m_axis_rch_inbuf_tlast   : std_logic;" :col 4 :parent "RTL")
	       ("m_axis_rch_inbuf_tready" :file "../files/common/hierarchy.vhd" :line 234)
	       (:type "signal_declaration" :desc "    signal m_axis_rch_inbuf_tready  : std_logic;" :col 4 :parent "RTL")
	       ("fb_wr_burst_start_lch" :file "../files/common/hierarchy.vhd" :line 237)
	       (:type "signal_declaration" :desc "    signal fb_wr_burst_start_lch : std_logic;" :col 4 :parent "RTL")
	       ("fb_bw_counter_lch" :file "../files/common/hierarchy.vhd" :line 238)
	       (:type "signal_declaration" :desc "    signal fb_bw_counter_lch     : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("fb_wlast_lch" :file "../files/common/hierarchy.vhd" :line 239)
	       (:type "signal_declaration" :desc "    signal fb_wlast_lch          : std_logic;" :col 4 :parent "RTL")
	       ("fb_reduced_burst_lch" :file "../files/common/hierarchy.vhd" :line 240)
	       (:type "signal_declaration" :desc "    signal fb_reduced_burst_lch  : std_logic;" :col 4 :parent "RTL")
	       ("fb_awlen_lch" :file "../files/common/hierarchy.vhd" :line 241)
	       (:type "signal_declaration" :desc "    signal fb_awlen_lch          : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("fb_burst_done_lch" :file "../files/common/hierarchy.vhd" :line 242)
	       (:type "signal_declaration" :desc "    signal fb_burst_done_lch     : std_logic;" :col 4 :parent "RTL")
	       ("fb_send_size_l" :file "../files/common/hierarchy.vhd" :line 243)
	       (:type "signal_declaration" :desc "    signal fb_send_size_l        : unsigned(9 downto 0);" :col 4 :parent "RTL")
	       ("fb_wr_burst_start_rch" :file "../files/common/hierarchy.vhd" :line 245)
	       (:type "signal_declaration" :desc "    signal fb_wr_burst_start_rch : std_logic;" :col 4 :parent "RTL")
	       ("fb_bw_counter_rch" :file "../files/common/hierarchy.vhd" :line 246)
	       (:type "signal_declaration" :desc "    signal fb_bw_counter_rch     : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("fb_wlast_rch" :file "../files/common/hierarchy.vhd" :line 247)
	       (:type "signal_declaration" :desc "    signal fb_wlast_rch          : std_logic;" :col 4 :parent "RTL")
	       ("fb_reduced_burst_rch" :file "../files/common/hierarchy.vhd" :line 248)
	       (:type "signal_declaration" :desc "    signal fb_reduced_burst_rch  : std_logic;" :col 4 :parent "RTL")
	       ("fb_awlen_rch" :file "../files/common/hierarchy.vhd" :line 249)
	       (:type "signal_declaration" :desc "    signal fb_awlen_rch          : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("fb_burst_done_rch" :file "../files/common/hierarchy.vhd" :line 250)
	       (:type "signal_declaration" :desc "    signal fb_burst_done_rch     : std_logic;" :col 4 :parent "RTL")
	       ("fb_send_size_r" :file "../files/common/hierarchy.vhd" :line 251)
	       (:type "signal_declaration" :desc "    signal fb_send_size_r        : unsigned(9 downto 0);" :col 4 :parent "RTL")
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 254)
	       (:type "signal_declaration" :desc "    signal bram_overflow_error       : std_logic;" :col 4 :parent "RTL")
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 255)
	       (:type "signal_declaration" :desc "    signal out_reg_underflow_error_l : std_logic;" :col 4 :parent "RTL")
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 256)
	       (:type "signal_declaration" :desc "    signal out_reg_overflow_error_l  : std_logic;" :col 4 :parent "RTL")
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 257)
	       (:type "signal_declaration" :desc "    signal out_reg_underflow_error_r : std_logic;" :col 4 :parent "RTL")
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 258)
	       (:type "signal_declaration" :desc "    signal out_reg_overflow_error_r  : std_logic;" :col 4 :parent "RTL")
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 261)
	       (:type "signal_declaration" :desc "    signal transaction_error : std_logic;" :col 4 :parent "RTL")
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 263)
	       (:type "signal_declaration" :desc "    signal write_request : std_logic;" :col 4 :parent "RTL")
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 264)
	       (:type "signal_declaration" :desc "    signal write_data    : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 265)
	       (:type "signal_declaration" :desc "    signal write_address : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 266)
	       (:type "signal_declaration" :desc "    signal write_done    : std_logic;" :col 4 :parent "RTL")
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 268)
	       (:type "signal_declaration" :desc "    signal read_request    : std_logic;" :col 4 :parent "RTL")
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 269)
	       (:type "signal_declaration" :desc "    signal read_address    : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 270)
	       (:type "signal_declaration" :desc "    signal read_data       : std_logic_vector (31 downto 0);" :col 4 :parent "RTL")
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 271)
	       (:type "signal_declaration" :desc "    signal read_data_valid : std_logic;" :col 4 :parent "RTL")
	       ("count_lch" :file "../files/common/hierarchy.vhd" :line 274)
	       (:type "signal_declaration" :desc "    signal count_lch         : unsigned(31 downto 0);" :col 4 :parent "RTL")
	       ("pattern_count_lch" :file "../files/common/hierarchy.vhd" :line 275)
	       (:type "signal_declaration" :desc "    signal pattern_count_lch : unsigned(31 downto 0);" :col 4 :parent "RTL")
	       ("count_rch" :file "../files/common/hierarchy.vhd" :line 276)
	       (:type "signal_declaration" :desc "    signal count_rch         : unsigned(31 downto 0);" :col 4 :parent "RTL")
	       ("pattern_count_rch" :file "../files/common/hierarchy.vhd" :line 277)
	       (:type "signal_declaration" :desc "    signal pattern_count_rch : unsigned(31 downto 0);" :col 4 :parent "RTL")
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 280)
	       (:type "signal_declaration" :desc "    signal system_enable      : std_logic;" :col 4 :parent "RTL")
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 281)
	       (:type "signal_declaration" :desc "    signal system_running     : std_logic;" :col 4 :parent "RTL")
	       ("system_running_lch" :file "../files/common/hierarchy.vhd" :line 282)
	       (:type "signal_declaration" :desc "    signal system_running_lch : std_logic;" :col 4 :parent "RTL")
	       ("system_running_rch" :file "../files/common/hierarchy.vhd" :line 283)
	       (:type "signal_declaration" :desc "    signal system_running_rch : std_logic;" :col 4 :parent "RTL")
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 284)
	       (:type "signal_declaration" :desc "    signal conv_op_lch        : std_logic;" :col 4 :parent "RTL")
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 285)
	       (:type "signal_declaration" :desc "    signal conv_op_rch        : std_logic;" :col 4 :parent "RTL")
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 286)
	       (:type "signal_declaration" :desc "    signal read_size_l        : unsigned(15 downto 0);" :col 4 :parent "RTL")
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 287)
	       (:type "signal_declaration" :desc "    signal read_size_r        : unsigned(15 downto 0);" :col 4 :parent "RTL")
	       ("conv_req_lch" :file "../files/common/hierarchy.vhd" :line 291)
	       (:type "signal_declaration" :desc "    signal conv_req_lch         : conversion_req_t;" :col 4 :parent "RTL")
	       ("conv_rsp_lch" :file "../files/common/hierarchy.vhd" :line 292)
	       (:type "signal_declaration" :desc "    signal conv_rsp_lch         : conversion_rsp_t;" :col 4 :parent "RTL")
	       ("internal_error_lch" :file "../files/common/hierarchy.vhd" :line 293)
	       (:type "signal_declaration" :desc "    signal internal_error_lch   : std_logic;" :col 4 :parent "RTL")
	       ("pattern_req_lch" :file "../files/common/hierarchy.vhd" :line 294)
	       (:type "signal_declaration" :desc "    signal pattern_req_lch      : std_logic;" :col 4 :parent "RTL")
	       ("pattern_len_lch" :file "../files/common/hierarchy.vhd" :line 295)
	       (:type "signal_declaration" :desc "    signal pattern_len_lch      : unsigned(9 downto 0);" :col 4 :parent "RTL")
	       ("pattern_finished_lch" :file "../files/common/hierarchy.vhd" :line 296)
	       (:type "signal_declaration" :desc "    signal pattern_finished_lch : std_logic;" :col 4 :parent "RTL")
	       ("pattern_tlast_lch" :file "../files/common/hierarchy.vhd" :line 297)
	       (:type "signal_declaration" :desc "    signal pattern_tlast_lch    : std_logic;" :col 4 :parent "RTL")
	       ("conv_req_rch" :file "../files/common/hierarchy.vhd" :line 299)
	       (:type "signal_declaration" :desc "    signal conv_req_rch         : conversion_req_t;" :col 4 :parent "RTL")
	       ("conv_rsp_rch" :file "../files/common/hierarchy.vhd" :line 300)
	       (:type "signal_declaration" :desc "    signal conv_rsp_rch         : conversion_rsp_t;" :col 4 :parent "RTL")
	       ("internal_error_rch" :file "../files/common/hierarchy.vhd" :line 301)
	       (:type "signal_declaration" :desc "    signal internal_error_rch   : std_logic;" :col 4 :parent "RTL")
	       ("pattern_req_rch" :file "../files/common/hierarchy.vhd" :line 302)
	       (:type "signal_declaration" :desc "    signal pattern_req_rch      : std_logic;" :col 4 :parent "RTL")
	       ("pattern_len_rch" :file "../files/common/hierarchy.vhd" :line 303)
	       (:type "signal_declaration" :desc "    signal pattern_len_rch      : unsigned(9 downto 0);" :col 4 :parent "RTL")
	       ("pattern_finished_rch" :file "../files/common/hierarchy.vhd" :line 304)
	       (:type "signal_declaration" :desc "    signal pattern_finished_rch : std_logic;" :col 4 :parent "RTL")
	       ("pattern_tlast_rch" :file "../files/common/hierarchy.vhd" :line 305)
	       (:type "signal_declaration" :desc "    signal pattern_tlast_rch    : std_logic;" :col 4 :parent "RTL")
	       ("buffer_size_l" :file "../files/common/hierarchy.vhd" :line 308)
	       (:type "signal_declaration" :desc "    signal buffer_size_l : unsigned(10 downto 0);" :col 4 :parent "RTL")
	       ("bram_ptr_l" :file "../files/common/hierarchy.vhd" :line 309)
	       (:type "signal_declaration" :desc "    signal bram_ptr_l    : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("buffer_size_r" :file "../files/common/hierarchy.vhd" :line 310)
	       (:type "signal_declaration" :desc "    signal buffer_size_r : unsigned(10 downto 0);" :col 4 :parent "RTL")
	       ("bram_ptr_r" :file "../files/common/hierarchy.vhd" :line 311)
	       (:type "signal_declaration" :desc "    signal bram_ptr_r    : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 314)
	       (:type "signal_declaration" :desc "    signal clk_fs      : std_logic;" :col 4 :parent "RTL")
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 315)
	       (:type "signal_declaration" :desc "    signal clk_fs_sync : std_logic;" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 214)
	       (:type "architecture_body" :desc "architecture RTL of axi_if_converter is" :col 0 :parent nil)
	       ("DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 819)
	       (:type "constant_interface_declaration" :desc "        DATA_WIDTH : integer                                 := 32;" :col 8 :parent "pattern_counter")
	       ("PATTERN" :file "../files/common/hierarchy.vhd" :line 820)
	       (:type "constant_interface_declaration" :desc "        PATTERN    : std_logic_vector(DATA_WIDTH-1 downto 0) := (others => '0')" :col 8 :parent "pattern_counter")
	       ("axis_clk" :file "../files/common/hierarchy.vhd" :line 823)
	       (:type "signal_interface_declaration" :desc "        axis_clk    : in std_logic;" :col 8 :parent "pattern_counter")
	       ("axis_resetn" :file "../files/common/hierarchy.vhd" :line 824)
	       (:type "signal_interface_declaration" :desc "        axis_resetn : in std_logic;" :col 8 :parent "pattern_counter")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 825)
	       (:type "signal_interface_declaration" :desc "        soft_reset  : in std_logic;" :col 8 :parent "pattern_counter")
	       ("axis_tvalid" :file "../files/common/hierarchy.vhd" :line 827)
	       (:type "signal_interface_declaration" :desc "        axis_tvalid : in std_logic;" :col 8 :parent "pattern_counter")
	       ("axis_tdata" :file "../files/common/hierarchy.vhd" :line 828)
	       (:type "signal_interface_declaration" :desc "        axis_tdata  : in std_logic_vector(DATA_WIDTH-1 downto 0);" :col 8 :parent "pattern_counter")
	       ("axis_tready" :file "../files/common/hierarchy.vhd" :line 829)
	       (:type "signal_interface_declaration" :desc "        axis_tready : in std_logic;" :col 8 :parent "pattern_counter")
	       ("count" :file "../files/common/hierarchy.vhd" :line 831)
	       (:type "signal_interface_declaration" :desc "        count         : out unsigned(31 downto 0);" :col 8 :parent "pattern_counter")
	       ("pattern_count" :file "../files/common/hierarchy.vhd" :line 832)
	       (:type "signal_interface_declaration" :desc "        pattern_count : out unsigned(31 downto 0)" :col 8 :parent "pattern_counter")
	       ("pattern_counter" :file "../files/common/hierarchy.vhd" :line 817)
	       (:type "entity_declaration" :desc "entity pattern_counter is" :col 0 :parent nil)
	       ("count_i" :file "../files/common/hierarchy.vhd" :line 839)
	       (:type "signal_declaration" :desc "    signal count_i         : unsigned(31 downto 0);" :col 4 :parent "RTL")
	       ("pattern_count_i" :file "../files/common/hierarchy.vhd" :line 840)
	       (:type "signal_declaration" :desc "    signal pattern_count_i : unsigned(31 downto 0);" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 838)
	       (:type "architecture_body" :desc "architecture RTL of pattern_counter is" :col 0 :parent nil)
	       ("DIV_FACTOR" :file "../files/common/hierarchy.vhd" :line 876)
	       (:type "constant_interface_declaration" :desc "        DIV_FACTOR : integer := 8" :col 8 :parent "clk_div")
	       ("clk" :file "../files/common/hierarchy.vhd" :line 879)
	       (:type "signal_interface_declaration" :desc "        clk        : in  std_logic;" :col 8 :parent "clk_div")
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 880)
	       (:type "signal_interface_declaration" :desc "        resetn     : in  std_logic;" :col 8 :parent "clk_div")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 881)
	       (:type "signal_interface_declaration" :desc "        soft_reset : in  std_logic;" :col 8 :parent "clk_div")
	       ("clk_out" :file "../files/common/hierarchy.vhd" :line 882)
	       (:type "signal_interface_declaration" :desc "        clk_out    : out std_logic" :col 8 :parent "clk_div")
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 874)
	       (:type "entity_declaration" :desc "entity clk_div is" :col 0 :parent nil)
	       ("cnt" :file "../files/common/hierarchy.vhd" :line 888)
	       (:type "signal_declaration" :desc "    signal cnt     : integer   := 0;" :col 4 :parent "RTL")
	       ("clk_div" :file "../files/common/hierarchy.vhd" :line 889)
	       (:type "signal_declaration" :desc "    signal clk_div : std_logic := '1';" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 887)
	       (:type "architecture_body" :desc "architecture RTL of clk_div is" :col 0 :parent nil)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 928)
	       (:type "signal_interface_declaration" :desc "        clk         : in  std_logic;" :col 8 :parent "clk_sync")
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 929)
	       (:type "signal_interface_declaration" :desc "        resetn      : in  std_logic;" :col 8 :parent "clk_sync")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 930)
	       (:type "signal_interface_declaration" :desc "        soft_reset  : in  std_logic;" :col 8 :parent "clk_sync")
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 931)
	       (:type "signal_interface_declaration" :desc "        clk_fs      : in  std_logic;" :col 8 :parent "clk_sync")
	       ("clk_fs_sync" :file "../files/common/hierarchy.vhd" :line 932)
	       (:type "signal_interface_declaration" :desc "        clk_fs_sync : out std_logic" :col 8 :parent "clk_sync")
	       ("clk_sync" :file "../files/common/hierarchy.vhd" :line 926)
	       (:type "entity_declaration" :desc "entity clk_sync is" :col 0 :parent nil)
	       ("clk_fs_ff" :file "../files/common/hierarchy.vhd" :line 939)
	       (:type "signal_declaration" :desc "    signal clk_fs_ff : std_logic;" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 937)
	       (:type "architecture_body" :desc "architecture RTL of clk_sync is" :col 0 :parent nil)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 970)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_BURST_LEN     : integer                       := C_M_AXI_BURST_LEN;" :col 8 :parent "input_buffer")
	       ("LEFT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 971)
	       (:type "constant_interface_declaration" :desc "        LEFT_CH_BASE_ADDRESS  : std_logic_vector(31 downto 0) := LEFT_CH_ST_BASE_ADDRESS;" :col 8 :parent "input_buffer")
	       ("RIGHT_CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 972)
	       (:type "constant_interface_declaration" :desc "        RIGHT_CH_BASE_ADDRESS : std_logic_vector(31 downto 0) := RIGHT_CH_ST_BASE_ADDRESS" :col 8 :parent "input_buffer")
	       ("inputs" :file "../files/common/hierarchy.vhd" :line 975)
	       (:type "signal_interface_declaration" :desc "        inputs     : in  input_buffer_inputs_t;" :col 8 :parent "input_buffer")
	       ("outputs" :file "../files/common/hierarchy.vhd" :line 976)
	       (:type "signal_interface_declaration" :desc "        outputs    : out input_buffer_outputs_t;" :col 8 :parent "input_buffer")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 977)
	       (:type "signal_interface_declaration" :desc "        soft_reset : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 980)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_aclk    : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 981)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_aresetn : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 982)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :col 8 :parent "input_buffer")
	       ("s_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 983)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tvalid  : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 984)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8 :parent "input_buffer")
	       ("s_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 985)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tlast   : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 986)
	       (:type "signal_interface_declaration" :desc "        s_axis_lch_tready  : out std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 988)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_aclk    : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 989)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_aresetn : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 990)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :col 8 :parent "input_buffer")
	       ("s_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 991)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tvalid  : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 992)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :col 8 :parent "input_buffer")
	       ("s_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 993)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tlast   : in  std_logic;" :col 8 :parent "input_buffer")
	       ("s_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 994)
	       (:type "signal_interface_declaration" :desc "        s_axis_rch_tready  : out std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_lch_aclk" :file "../files/common/hierarchy.vhd" :line 997)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_aclk    : in  std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_lch_aresetn" :file "../files/common/hierarchy.vhd" :line 998)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_aresetn : in  std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_lch_tdata" :file "../files/common/hierarchy.vhd" :line 999)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :col 8 :parent "input_buffer")
	       ("m_axis_lch_tvalid" :file "../files/common/hierarchy.vhd" :line 1000)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tvalid  : out std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_lch_tkeep" :file "../files/common/hierarchy.vhd" :line 1001)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :col 8 :parent "input_buffer")
	       ("m_axis_lch_tlast" :file "../files/common/hierarchy.vhd" :line 1002)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tlast   : out std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_lch_tready" :file "../files/common/hierarchy.vhd" :line 1003)
	       (:type "signal_interface_declaration" :desc "        m_axis_lch_tready  : in  std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_rch_aclk" :file "../files/common/hierarchy.vhd" :line 1005)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_aclk    : in  std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_rch_aresetn" :file "../files/common/hierarchy.vhd" :line 1006)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_aresetn : in  std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_rch_tdata" :file "../files/common/hierarchy.vhd" :line 1007)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :col 8 :parent "input_buffer")
	       ("m_axis_rch_tvalid" :file "../files/common/hierarchy.vhd" :line 1008)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tvalid  : out std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_rch_tkeep" :file "../files/common/hierarchy.vhd" :line 1009)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :col 8 :parent "input_buffer")
	       ("m_axis_rch_tlast" :file "../files/common/hierarchy.vhd" :line 1010)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tlast   : out std_logic;" :col 8 :parent "input_buffer")
	       ("m_axis_rch_tready" :file "../files/common/hierarchy.vhd" :line 1011)
	       (:type "signal_interface_declaration" :desc "        m_axis_rch_tready  : in  std_logic;" :col 8 :parent "input_buffer")
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 1014)
	       (:type "signal_interface_declaration" :desc "        bram_overflow_error       : out std_logic;" :col 8 :parent "input_buffer")
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 1015)
	       (:type "signal_interface_declaration" :desc "        out_reg_underflow_error_l : out std_logic;" :col 8 :parent "input_buffer")
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1016)
	       (:type "signal_interface_declaration" :desc "        out_reg_overflow_error_l  : out std_logic;" :col 8 :parent "input_buffer")
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 1017)
	       (:type "signal_interface_declaration" :desc "        out_reg_underflow_error_r : out std_logic;" :col 8 :parent "input_buffer")
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1018)
	       (:type "signal_interface_declaration" :desc "        out_reg_overflow_error_r  : out std_logic" :col 8 :parent "input_buffer")
	       ("input_buffer" :file "../files/common/hierarchy.vhd" :line 968)
	       (:type "entity_declaration" :desc "entity input_buffer is" :col 0 :parent nil)
	       ("clka" :file "../files/common/hierarchy.vhd" :line 1029)
	       (:type "signal_interface_declaration" :desc "            clka  : in  std_logic;" :col 12 :parent "blk_mem_gen_0")
	       ("ena" :file "../files/common/hierarchy.vhd" :line 1030)
	       (:type "signal_interface_declaration" :desc "            ena   : in  std_logic;" :col 12 :parent "blk_mem_gen_0")
	       ("wea" :file "../files/common/hierarchy.vhd" :line 1031)
	       (:type "signal_interface_declaration" :desc "            wea   : in  std_logic_vector(0 downto 0);" :col 12 :parent "blk_mem_gen_0")
	       ("addra" :file "../files/common/hierarchy.vhd" :line 1032)
	       (:type "signal_interface_declaration" :desc "            addra : in  std_logic_vector(10 downto 0);" :col 12 :parent "blk_mem_gen_0")
	       ("dina" :file "../files/common/hierarchy.vhd" :line 1033)
	       (:type "signal_interface_declaration" :desc "            dina  : in  std_logic_vector(63 downto 0);" :col 12 :parent "blk_mem_gen_0")
	       ("clkb" :file "../files/common/hierarchy.vhd" :line 1035)
	       (:type "signal_interface_declaration" :desc "            clkb  : in  std_logic;" :col 12 :parent "blk_mem_gen_0")
	       ("rstb" :file "../files/common/hierarchy.vhd" :line 1036)
	       (:type "signal_interface_declaration" :desc "            rstb  : in  std_logic;" :col 12 :parent "blk_mem_gen_0")
	       ("enb" :file "../files/common/hierarchy.vhd" :line 1037)
	       (:type "signal_interface_declaration" :desc "            enb   : in  std_logic;" :col 12 :parent "blk_mem_gen_0")
	       ("addrb" :file "../files/common/hierarchy.vhd" :line 1038)
	       (:type "signal_interface_declaration" :desc "            addrb : in  std_logic_vector(10 downto 0);" :col 12 :parent "blk_mem_gen_0")
	       ("doutb" :file "../files/common/hierarchy.vhd" :line 1039)
	       (:type "signal_interface_declaration" :desc "            doutb : out std_logic_vector(63 downto 0)" :col 12 :parent "blk_mem_gen_0")
	       ("blk_mem_gen_0" :file "../files/common/hierarchy.vhd" :line 1026)
	       (:type "component_declaration" :desc "    component blk_mem_gen_0" :col 4 :parent "RTL")
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1044)
	       (:type "signal_interface_declaration" :desc "        signal s_axis_tvalid   : in    std_logic;" :col 8 :parent "bram_logic")
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1045)
	       (:type "signal_interface_declaration" :desc "        signal s_axis_tdata    : in    std_logic_vector(63 downto 0);" :col 8 :parent "bram_logic")
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1046)
	       (:type "signal_interface_declaration" :desc "        signal read_bram_enb   : in    std_logic;" :col 8 :parent "bram_logic")
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1047)
	       (:type "signal_interface_declaration" :desc "        signal bram_pointer    : inout bram_read_pointer_t;" :col 8 :parent "bram_logic")
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1048)
	       (:type "signal_interface_declaration" :desc "        signal overflow_error  : out   std_logic;" :col 8 :parent "bram_logic")
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1049)
	       (:type "signal_interface_declaration" :desc "        signal address_write_d : out   std_logic_vector(10 downto 0)" :col 8 :parent "bram_logic")
	       ("bram_logic" :file "../files/common/hierarchy.vhd" :line 1043)
	       (:type "procedure_body" :desc "    procedure bram_logic (" :col 4 :parent "RTL")
	       ("bram_pointer" :file "../files/common/hierarchy.vhd" :line 1062)
	       (:type "signal_interface_declaration" :desc "        signal bram_pointer    : out bram_read_pointer_t;" :col 8 :parent "bram_logic_rst")
	       ("overflow_error" :file "../files/common/hierarchy.vhd" :line 1063)
	       (:type "signal_interface_declaration" :desc "        signal overflow_error  : out std_logic;" :col 8 :parent "bram_logic_rst")
	       ("address_write_d" :file "../files/common/hierarchy.vhd" :line 1064)
	       (:type "signal_interface_declaration" :desc "        signal address_write_d : out std_logic_vector(10 downto 0)" :col 8 :parent "bram_logic_rst")
	       ("bram_logic_rst" :file "../files/common/hierarchy.vhd" :line 1061)
	       (:type "procedure_body" :desc "    procedure bram_logic_rst (" :col 4 :parent "RTL")
	       ("start_burst_master" :file "../files/common/hierarchy.vhd" :line 1074)
	       (:type "signal_interface_declaration" :desc "        signal start_burst_master    : in    std_logic;" :col 8 :parent "read_to_output_reg_logic")
	       ("wlast" :file "../files/common/hierarchy.vhd" :line 1075)
	       (:type "signal_interface_declaration" :desc "        signal wlast                 : in    std_logic;" :col 8 :parent "read_to_output_reg_logic")
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1076)
	       (:type "signal_interface_declaration" :desc "        signal read_size             : in    unsigned(9 downto 0);" :col 8 :parent "read_to_output_reg_logic")
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1077)
	       (:type "signal_interface_declaration" :desc "        signal idx                   : inout unsigned(10 downto 0);" :col 8 :parent "read_to_output_reg_logic")
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1078)
	       (:type "signal_interface_declaration" :desc "        signal idx_bram              : inout unsigned(10 downto 0);" :col 8 :parent "read_to_output_reg_logic")
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1079)
	       (:type "signal_interface_declaration" :desc "        signal bram_to_buffer        : in    std_logic_vector(63 downto 0);" :col 8 :parent "read_to_output_reg_logic")
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1080)
	       (:type "signal_interface_declaration" :desc "        signal read_bram_enb         : inout std_logic;" :col 8 :parent "read_to_output_reg_logic")
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1081)
	       (:type "signal_interface_declaration" :desc "        signal last_word_out_reg     : inout std_logic;" :col 8 :parent "read_to_output_reg_logic")
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1082)
	       (:type "signal_interface_declaration" :desc "        signal load_output_reg       : out   std_logic;" :col 8 :parent "read_to_output_reg_logic")
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1083)
	       (:type "signal_interface_declaration" :desc "        signal output_reg_out_tvalid : out   std_logic" :col 8 :parent "read_to_output_reg_logic")
	       ("read_to_output_reg_logic" :file "../files/common/hierarchy.vhd" :line 1073)
	       (:type "procedure_body" :desc "    procedure read_to_output_reg_logic (" :col 4 :parent "RTL")
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1113)
	       (:type "signal_interface_declaration" :desc "        signal idx                   : out unsigned(10 downto 0);" :col 8 :parent "read_to_output_reg_logic_rst")
	       ("idx_bram" :file "../files/common/hierarchy.vhd" :line 1114)
	       (:type "signal_interface_declaration" :desc "        signal idx_bram              : out unsigned(10 downto 0);" :col 8 :parent "read_to_output_reg_logic_rst")
	       ("read_bram_enb" :file "../files/common/hierarchy.vhd" :line 1115)
	       (:type "signal_interface_declaration" :desc "        signal read_bram_enb         : out std_logic;" :col 8 :parent "read_to_output_reg_logic_rst")
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1116)
	       (:type "signal_interface_declaration" :desc "        signal output_reg_out_tvalid : out std_logic;" :col 8 :parent "read_to_output_reg_logic_rst")
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1117)
	       (:type "signal_interface_declaration" :desc "        signal load_output_reg       : out std_logic;" :col 8 :parent "read_to_output_reg_logic_rst")
	       ("last_word_out_reg" :file "../files/common/hierarchy.vhd" :line 1118)
	       (:type "signal_interface_declaration" :desc "        signal last_word_out_reg     : out std_logic" :col 8 :parent "read_to_output_reg_logic_rst")
	       ("read_to_output_reg_logic_rst" :file "../files/common/hierarchy.vhd" :line 1112)
	       (:type "procedure_body" :desc "    procedure read_to_output_reg_logic_rst (" :col 4 :parent "RTL")
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1131)
	       (:type "signal_interface_declaration" :desc "        signal write_done            : in    std_logic;" :col 8 :parent "bram_pointer_position_calc")
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1132)
	       (:type "signal_interface_declaration" :desc "        signal read_size             : in    unsigned(9 downto 0);" :col 8 :parent "bram_pointer_position_calc")
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1133)
	       (:type "signal_interface_declaration" :desc "        signal bram_pointer_position : inout std_logic_vector(31 downto 0)" :col 8 :parent "bram_pointer_position_calc")
	       ("bram_pointer_position_calc" :file "../files/common/hierarchy.vhd" :line 1130)
	       (:type "procedure_body" :desc "    procedure bram_pointer_position_calc (" :col 4 :parent "RTL")
	       ("CH_BASE_ADDRESS" :file "../files/common/hierarchy.vhd" :line 1143)
	       (:type "constant_interface_declaration" :desc "        constant CH_BASE_ADDRESS     : in  std_logic_vector(31 downto 0);" :col 8 :parent "bram_pointer_position_rst")
	       ("bram_pointer_position" :file "../files/common/hierarchy.vhd" :line 1144)
	       (:type "signal_interface_declaration" :desc "        signal bram_pointer_position : out std_logic_vector(31 downto 0)" :col 8 :parent "bram_pointer_position_rst")
	       ("bram_pointer_position_rst" :file "../files/common/hierarchy.vhd" :line 1142)
	       (:type "procedure_body" :desc "    procedure bram_pointer_position_rst (" :col 4 :parent "RTL")
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1152)
	       (:type "constant_interface_declaration" :desc "        constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :col 8 :parent "load_output_reg")
	       ("output_reg_out_tvalid" :file "../files/common/hierarchy.vhd" :line 1153)
	       (:type "signal_interface_declaration" :desc "        signal output_reg_out_tvalid      : in  std_logic;" :col 8 :parent "load_output_reg")
	       ("idx" :file "../files/common/hierarchy.vhd" :line 1154)
	       (:type "signal_interface_declaration" :desc "        signal idx                        : in  unsigned(10 downto 0);" :col 8 :parent "load_output_reg")
	       ("bram_to_buffer" :file "../files/common/hierarchy.vhd" :line 1155)
	       (:type "signal_interface_declaration" :desc "        signal bram_to_buffer             : in  std_logic_vector(63 downto 0);" :col 8 :parent "load_output_reg")
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1156)
	       (:type "signal_interface_declaration" :desc "        signal load_output_reg            : in  std_logic;" :col 8 :parent "load_output_reg")
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1157)
	       (:type "signal_interface_declaration" :desc "        signal output_reg                 : out output_reg;" :col 8 :parent "load_output_reg")
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1158)
	       (:type "signal_interface_declaration" :desc "        signal out_reg_underflow_error    : out std_logic;" :col 8 :parent "load_output_reg")
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1159)
	       (:type "signal_interface_declaration" :desc "        signal out_reg_overflow_error     : out std_logic" :col 8 :parent "load_output_reg")
	       ("load_output_reg" :file "../files/common/hierarchy.vhd" :line 1151)
	       (:type "procedure_body" :desc "    procedure load_output_reg (" :col 4 :parent "RTL")
	       ("OUTPUT_REG_DEFAULT_VALUE" :file "../files/common/hierarchy.vhd" :line 1179)
	       (:type "constant_interface_declaration" :desc "        constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :col 8 :parent "load_output_reg_rst")
	       ("output_reg" :file "../files/common/hierarchy.vhd" :line 1180)
	       (:type "signal_interface_declaration" :desc "        signal output_reg                 : out output_reg;" :col 8 :parent "load_output_reg_rst")
	       ("out_reg_underflow_error" :file "../files/common/hierarchy.vhd" :line 1181)
	       (:type "signal_interface_declaration" :desc "        signal out_reg_underflow_error    : out std_logic;" :col 8 :parent "load_output_reg_rst")
	       ("out_reg_overflow_error" :file "../files/common/hierarchy.vhd" :line 1182)
	       (:type "signal_interface_declaration" :desc "        signal out_reg_overflow_error     : out std_logic" :col 8 :parent "load_output_reg_rst")
	       ("load_output_reg_rst" :file "../files/common/hierarchy.vhd" :line 1178)
	       (:type "procedure_body" :desc "    procedure load_output_reg_rst (" :col 4 :parent "RTL")
	       ("reset_bram_l" :file "../files/common/hierarchy.vhd" :line 1191)
	       (:type "signal_declaration" :desc "    signal reset_bram_l          : std_logic;" :col 4 :parent "RTL")
	       ("reset_bram_r" :file "../files/common/hierarchy.vhd" :line 1192)
	       (:type "signal_declaration" :desc "    signal reset_bram_r          : std_logic;" :col 4 :parent "RTL")
	       ("bram_a_addrb" :file "../files/common/hierarchy.vhd" :line 1193)
	       (:type "signal_declaration" :desc "    signal bram_a_addrb          : std_logic_vector(10 downto 0);" :col 4 :parent "RTL")
	       ("bram_b_addrb" :file "../files/common/hierarchy.vhd" :line 1194)
	       (:type "signal_declaration" :desc "    signal bram_b_addrb          : std_logic_vector(10 downto 0);" :col 4 :parent "RTL")
	       ("read_bram_enb_l" :file "../files/common/hierarchy.vhd" :line 1195)
	       (:type "signal_declaration" :desc "    signal read_bram_enb_l       : std_logic;" :col 4 :parent "RTL")
	       ("read_bram_enb_r" :file "../files/common/hierarchy.vhd" :line 1196)
	       (:type "signal_declaration" :desc "    signal read_bram_enb_r       : std_logic;" :col 4 :parent "RTL")
	       ("bram_pointer_l" :file "../files/common/hierarchy.vhd" :line 1197)
	       (:type "signal_declaration" :desc "    signal bram_pointer_l        : bram_read_pointer_t;" :col 4 :parent "RTL")
	       ("bram_pointer_r" :file "../files/common/hierarchy.vhd" :line 1198)
	       (:type "signal_declaration" :desc "    signal bram_pointer_r        : bram_read_pointer_t;" :col 4 :parent "RTL")
	       ("bram_to_buffer_l" :file "../files/common/hierarchy.vhd" :line 1199)
	       (:type "signal_declaration" :desc "    signal bram_to_buffer_l      : std_logic_vector(63 downto 0);" :col 4 :parent "RTL")
	       ("bram_to_buffer_r" :file "../files/common/hierarchy.vhd" :line 1200)
	       (:type "signal_declaration" :desc "    signal bram_to_buffer_r      : std_logic_vector(63 downto 0);" :col 4 :parent "RTL")
	       ("bram_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 1201)
	       (:type "signal_declaration" :desc "    signal bram_overflow_error_l : std_logic;" :col 4 :parent "RTL")
	       ("bram_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 1202)
	       (:type "signal_declaration" :desc "    signal bram_overflow_error_r : std_logic;" :col 4 :parent "RTL")
	       ("output_reg_l" :file "../files/common/hierarchy.vhd" :line 1204)
	       (:type "signal_declaration" :desc "    signal output_reg_l              : output_reg;" :col 4 :parent "RTL")
	       ("output_reg_r" :file "../files/common/hierarchy.vhd" :line 1205)
	       (:type "signal_declaration" :desc "    signal output_reg_r              : output_reg;" :col 4 :parent "RTL")
	       ("output_reg_out_tvalid_l" :file "../files/common/hierarchy.vhd" :line 1206)
	       (:type "signal_declaration" :desc "    signal output_reg_out_tvalid_l   : std_logic;" :col 4 :parent "RTL")
	       ("output_reg_out_tvalid_l_d" :file "../files/common/hierarchy.vhd" :line 1207)
	       (:type "signal_declaration" :desc "    signal output_reg_out_tvalid_l_d : std_logic;" :col 4 :parent "RTL")
	       ("output_reg_out_tvalid_r" :file "../files/common/hierarchy.vhd" :line 1208)
	       (:type "signal_declaration" :desc "    signal output_reg_out_tvalid_r   : std_logic;" :col 4 :parent "RTL")
	       ("output_reg_out_tvalid_r_d" :file "../files/common/hierarchy.vhd" :line 1209)
	       (:type "signal_declaration" :desc "    signal output_reg_out_tvalid_r_d : std_logic;" :col 4 :parent "RTL")
	       ("last_word_out_reg_l" :file "../files/common/hierarchy.vhd" :line 1210)
	       (:type "signal_declaration" :desc "    signal last_word_out_reg_l       : std_logic;" :col 4 :parent "RTL")
	       ("last_word_out_reg_r" :file "../files/common/hierarchy.vhd" :line 1211)
	       (:type "signal_declaration" :desc "    signal last_word_out_reg_r       : std_logic;" :col 4 :parent "RTL")
	       ("load_output_reg_l" :file "../files/common/hierarchy.vhd" :line 1212)
	       (:type "signal_declaration" :desc "    signal load_output_reg_l         : std_logic;" :col 4 :parent "RTL")
	       ("load_output_reg_r" :file "../files/common/hierarchy.vhd" :line 1213)
	       (:type "signal_declaration" :desc "    signal load_output_reg_r         : std_logic;" :col 4 :parent "RTL")
	       ("bram_ptr_pos_l" :file "../files/common/hierarchy.vhd" :line 1215)
	       (:type "signal_declaration" :desc "    signal bram_ptr_pos_l    : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("bram_ptr_pos_r" :file "../files/common/hierarchy.vhd" :line 1216)
	       (:type "signal_declaration" :desc "    signal bram_ptr_pos_r    : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("address_write_d_l" :file "../files/common/hierarchy.vhd" :line 1217)
	       (:type "signal_declaration" :desc "    signal address_write_d_l : std_logic_vector(10 downto 0);" :col 4 :parent "RTL")
	       ("address_write_d_r" :file "../files/common/hierarchy.vhd" :line 1218)
	       (:type "signal_declaration" :desc "    signal address_write_d_r : std_logic_vector(10 downto 0);" :col 4 :parent "RTL")
	       ("idx_l" :file "../files/common/hierarchy.vhd" :line 1220)
	       (:type "signal_declaration" :desc "    signal idx_l      : unsigned(10 downto 0);" :col 4 :parent "RTL")
	       ("idx_l_bram" :file "../files/common/hierarchy.vhd" :line 1221)
	       (:type "signal_declaration" :desc "    signal idx_l_bram : unsigned(10 downto 0);" :col 4 :parent "RTL")
	       ("idx_r" :file "../files/common/hierarchy.vhd" :line 1222)
	       (:type "signal_declaration" :desc "    signal idx_r      : unsigned(10 downto 0);" :col 4 :parent "RTL")
	       ("idx_r_bram" :file "../files/common/hierarchy.vhd" :line 1223)
	       (:type "signal_declaration" :desc "    signal idx_r_bram : unsigned(10 downto 0);" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1024)
	       (:type "architecture_body" :desc "architecture RTL of input_buffer is" :col 0 :parent nil)
	       ("clk" :file "../files/common/hierarchy.vhd" :line 1535)
	       (:type "signal_interface_declaration" :desc "        clk            : in  std_logic;" :col 8 :parent "core_fsm")
	       ("resetn" :file "../files/common/hierarchy.vhd" :line 1536)
	       (:type "signal_interface_declaration" :desc "        resetn         : in  std_logic;" :col 8 :parent "core_fsm")
	       ("clk_fs" :file "../files/common/hierarchy.vhd" :line 1537)
	       (:type "signal_interface_declaration" :desc "        clk_fs         : in  std_logic;" :col 8 :parent "core_fsm")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1538)
	       (:type "signal_interface_declaration" :desc "        soft_reset     : in  std_logic;" :col 8 :parent "core_fsm")
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 1539)
	       (:type "signal_interface_declaration" :desc "        system_enable  : in  std_logic;" :col 8 :parent "core_fsm")
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 1540)
	       (:type "signal_interface_declaration" :desc "        system_running : out std_logic;" :col 8 :parent "core_fsm")
	       ("conv_op" :file "../files/common/hierarchy.vhd" :line 1542)
	       (:type "signal_interface_declaration" :desc "        conv_op        : in  std_logic;" :col 8 :parent "core_fsm")
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1543)
	       (:type "signal_interface_declaration" :desc "        conv_req       : out conversion_req_t;" :col 8 :parent "core_fsm")
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1544)
	       (:type "signal_interface_declaration" :desc "        conv_rsp       : in  conversion_rsp_t;" :col 8 :parent "core_fsm")
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 1545)
	       (:type "signal_interface_declaration" :desc "        internal_error : in  std_logic;" :col 8 :parent "core_fsm")
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 1547)
	       (:type "signal_interface_declaration" :desc "        pattern_req      : out std_logic;" :col 8 :parent "core_fsm")
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 1548)
	       (:type "signal_interface_declaration" :desc "        pattern_len      : out unsigned(9 downto 0);" :col 8 :parent "core_fsm")
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 1549)
	       (:type "signal_interface_declaration" :desc "        pattern_finished : in  std_logic;" :col 8 :parent "core_fsm")
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 1550)
	       (:type "signal_interface_declaration" :desc "        pattern_tlast    : in  std_logic;" :col 8 :parent "core_fsm")
	       ("buffer_size" :file "../files/common/hierarchy.vhd" :line 1552)
	       (:type "signal_interface_declaration" :desc "        buffer_size : in unsigned(10 downto 0);" :col 8 :parent "core_fsm")
	       ("bram_ptr" :file "../files/common/hierarchy.vhd" :line 1553)
	       (:type "signal_interface_declaration" :desc "        bram_ptr    : in std_logic_vector(31 downto 0);" :col 8 :parent "core_fsm")
	       ("read_size" :file "../files/common/hierarchy.vhd" :line 1554)
	       (:type "signal_interface_declaration" :desc "        read_size   : in unsigned(15 downto 0)" :col 8 :parent "core_fsm")
	       ("core_fsm" :file "../files/common/hierarchy.vhd" :line 1533)
	       (:type "entity_declaration" :desc "entity core_fsm is" :col 0 :parent nil)
	       ("fsm_states" :file "../files/common/hierarchy.vhd" :line 1561)
	       (:type "full_type_declaration" :desc "    type fsm_states is (" :col 4 :parent "RTL")
	       ("state" :file "../files/common/hierarchy.vhd" :line 1568)
	       (:type "signal_declaration" :desc "    signal state : fsm_states;" :col 4 :parent "RTL")
	       ("s2mm_write_ptr" :file "../files/common/hierarchy.vhd" :line 1570)
	       (:type "signal_declaration" :desc "    signal s2mm_write_ptr      : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("mm2s_read_ptr" :file "../files/common/hierarchy.vhd" :line 1571)
	       (:type "signal_declaration" :desc "    signal mm2s_read_ptr       : std_logic_vector(31 downto 0);" :col 4 :parent "RTL")
	       ("s2mm_write_req_size" :file "../files/common/hierarchy.vhd" :line 1572)
	       (:type "signal_declaration" :desc "    signal s2mm_write_req_size : unsigned(9 downto 0);" :col 4 :parent "RTL")
	       ("mm2s_read_req_size" :file "../files/common/hierarchy.vhd" :line 1573)
	       (:type "signal_declaration" :desc "    signal mm2s_read_req_size  : unsigned(9 downto 0);" :col 4 :parent "RTL")
	       ("S2MM_WRITE_SIZE" :file "../files/common/hierarchy.vhd" :line 1575)
	       (:type "constant_declaration" :desc "    constant S2MM_WRITE_SIZE : natural := 32;" :col 4 :parent "RTL")
	       ("MM2S_READ_SIZE" :file "../files/common/hierarchy.vhd" :line 1576)
	       (:type "constant_declaration" :desc "    constant MM2S_READ_SIZE  : natural := 32;" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1559)
	       (:type "architecture_body" :desc "architecture RTL of core_fsm is" :col 0 :parent nil)
	       ("C_M_AXI_BURST_LEN" :file "../files/common/hierarchy.vhd" :line 1671)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_BURST_LEN    : integer := 256;" :col 8 :parent "core_converter")
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/hierarchy.vhd" :line 1672)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_ID_WIDTH     : integer := 1;" :col 8 :parent "core_converter")
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 1673)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_ADDR_WIDTH   : integer := 32;" :col 8 :parent "core_converter")
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 1674)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_DATA_WIDTH   : integer := 64;" :col 8 :parent "core_converter")
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1675)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_AWUSER_WIDTH : integer := 0;" :col 8 :parent "core_converter")
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1676)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_ARUSER_WIDTH : integer := 0;" :col 8 :parent "core_converter")
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1677)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_WUSER_WIDTH  : integer := 0;" :col 8 :parent "core_converter")
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1678)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_RUSER_WIDTH  : integer := 0;" :col 8 :parent "core_converter")
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/hierarchy.vhd" :line 1679)
	       (:type "constant_interface_declaration" :desc "        C_M_AXI_BUSER_WIDTH  : integer := 0" :col 8 :parent "core_converter")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 1682)
	       (:type "signal_interface_declaration" :desc "        soft_reset : in  std_logic;" :col 8 :parent "core_converter")
	       ("conv_req" :file "../files/common/hierarchy.vhd" :line 1683)
	       (:type "signal_interface_declaration" :desc "        conv_req   : in  conversion_req_t;" :col 8 :parent "core_converter")
	       ("conv_rsp" :file "../files/common/hierarchy.vhd" :line 1684)
	       (:type "signal_interface_declaration" :desc "        conv_rsp   : out conversion_rsp_t;" :col 8 :parent "core_converter")
	       ("fb_wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1686)
	       (:type "signal_interface_declaration" :desc "        fb_wr_burst_start : out std_logic;" :col 8 :parent "core_converter")
	       ("fb_bw_counter" :file "../files/common/hierarchy.vhd" :line 1687)
	       (:type "signal_interface_declaration" :desc "        fb_bw_counter     : out std_logic_vector(7 downto 0);" :col 8 :parent "core_converter")
	       ("fb_wlast" :file "../files/common/hierarchy.vhd" :line 1688)
	       (:type "signal_interface_declaration" :desc "        fb_wlast          : out std_logic;" :col 8 :parent "core_converter")
	       ("fb_reduced_burst" :file "../files/common/hierarchy.vhd" :line 1689)
	       (:type "signal_interface_declaration" :desc "        fb_reduced_burst  : out std_logic;" :col 8 :parent "core_converter")
	       ("fb_awlen" :file "../files/common/hierarchy.vhd" :line 1690)
	       (:type "signal_interface_declaration" :desc "        fb_awlen          : out std_logic_vector(7 downto 0);" :col 8 :parent "core_converter")
	       ("fb_burst_done" :file "../files/common/hierarchy.vhd" :line 1691)
	       (:type "signal_interface_declaration" :desc "        fb_burst_done     : out std_logic;" :col 8 :parent "core_converter")
	       ("pattern_req" :file "../files/common/hierarchy.vhd" :line 1693)
	       (:type "signal_interface_declaration" :desc "        pattern_req      : in  std_logic            := '0';" :col 8 :parent "core_converter")
	       ("pattern_len" :file "../files/common/hierarchy.vhd" :line 1694)
	       (:type "signal_interface_declaration" :desc "        pattern_len      : in  unsigned(9 downto 0) := (others => '0');" :col 8 :parent "core_converter")
	       ("pattern_finished" :file "../files/common/hierarchy.vhd" :line 1695)
	       (:type "signal_interface_declaration" :desc "        pattern_finished : out std_logic;" :col 8 :parent "core_converter")
	       ("pattern_tlast" :file "../files/common/hierarchy.vhd" :line 1696)
	       (:type "signal_interface_declaration" :desc "        pattern_tlast    : in  std_logic            := '0';" :col 8 :parent "core_converter")
	       ("s_axis_aclk" :file "../files/common/hierarchy.vhd" :line 1698)
	       (:type "signal_interface_declaration" :desc "        s_axis_aclk    : in  std_logic;" :col 8 :parent "core_converter")
	       ("s_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 1699)
	       (:type "signal_interface_declaration" :desc "        s_axis_aresetn : in  std_logic;" :col 8 :parent "core_converter")
	       ("s_axis_tready" :file "../files/common/hierarchy.vhd" :line 1700)
	       (:type "signal_interface_declaration" :desc "        s_axis_tready  : out std_logic;" :col 8 :parent "core_converter")
	       ("s_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1701)
	       (:type "signal_interface_declaration" :desc "        s_axis_tdata   : in  std_logic_vector(63 downto 0) := (others => '0');" :col 8 :parent "core_converter")
	       ("s_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1702)
	       (:type "signal_interface_declaration" :desc "        s_axis_tvalid  : in  std_logic                     := '0';" :col 8 :parent "core_converter")
	       ("s_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 1703)
	       (:type "signal_interface_declaration" :desc "        s_axis_tkeep   : in  std_logic_vector(7 downto 0)  := (others => '0');" :col 8 :parent "core_converter")
	       ("s_axis_tlast" :file "../files/common/hierarchy.vhd" :line 1704)
	       (:type "signal_interface_declaration" :desc "        s_axis_tlast   : in  std_logic                     := '0';" :col 8 :parent "core_converter")
	       ("m_axis_aclk" :file "../files/common/hierarchy.vhd" :line 1706)
	       (:type "signal_interface_declaration" :desc "        m_axis_aclk    : in  std_logic := '0';" :col 8 :parent "core_converter")
	       ("m_axis_aresetn" :file "../files/common/hierarchy.vhd" :line 1707)
	       (:type "signal_interface_declaration" :desc "        m_axis_aresetn : in  std_logic := '0';" :col 8 :parent "core_converter")
	       ("m_axis_tdata" :file "../files/common/hierarchy.vhd" :line 1708)
	       (:type "signal_interface_declaration" :desc "        m_axis_tdata   : out std_logic_vector(63 downto 0);" :col 8 :parent "core_converter")
	       ("m_axis_tvalid" :file "../files/common/hierarchy.vhd" :line 1709)
	       (:type "signal_interface_declaration" :desc "        m_axis_tvalid  : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axis_tkeep" :file "../files/common/hierarchy.vhd" :line 1710)
	       (:type "signal_interface_declaration" :desc "        m_axis_tkeep   : out std_logic_vector(7 downto 0);" :col 8 :parent "core_converter")
	       ("m_axis_tlast" :file "../files/common/hierarchy.vhd" :line 1711)
	       (:type "signal_interface_declaration" :desc "        m_axis_tlast   : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axis_tready" :file "../files/common/hierarchy.vhd" :line 1712)
	       (:type "signal_interface_declaration" :desc "        m_axis_tready  : in  std_logic := '0';" :col 8 :parent "core_converter")
	       ("m_axis_tdest" :file "../files/common/hierarchy.vhd" :line 1713)
	       (:type "signal_interface_declaration" :desc "        m_axis_tdest   : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 1715)
	       (:type "signal_interface_declaration" :desc "        m_axi_aclk    : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 1716)
	       (:type "signal_interface_declaration" :desc "        m_axi_aresetn : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_awid" :file "../files/common/hierarchy.vhd" :line 1717)
	       (:type "signal_interface_declaration" :desc "        m_axi_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 1718)
	       (:type "signal_interface_declaration" :desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awlen" :file "../files/common/hierarchy.vhd" :line 1719)
	       (:type "signal_interface_declaration" :desc "        m_axi_awlen   : out std_logic_vector(7 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awsize" :file "../files/common/hierarchy.vhd" :line 1720)
	       (:type "signal_interface_declaration" :desc "        m_axi_awsize  : out std_logic_vector(2 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awburst" :file "../files/common/hierarchy.vhd" :line 1721)
	       (:type "signal_interface_declaration" :desc "        m_axi_awburst : out std_logic_vector(1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awlock" :file "../files/common/hierarchy.vhd" :line 1722)
	       (:type "signal_interface_declaration" :desc "        m_axi_awlock  : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_awcache" :file "../files/common/hierarchy.vhd" :line 1723)
	       (:type "signal_interface_declaration" :desc "        m_axi_awcache : out std_logic_vector(3 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 1724)
	       (:type "signal_interface_declaration" :desc "        m_axi_awprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awqos" :file "../files/common/hierarchy.vhd" :line 1725)
	       (:type "signal_interface_declaration" :desc "        m_axi_awqos   : out std_logic_vector(3 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awuser" :file "../files/common/hierarchy.vhd" :line 1726)
	       (:type "signal_interface_declaration" :desc "        m_axi_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 1727)
	       (:type "signal_interface_declaration" :desc "        m_axi_awvalid : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 1728)
	       (:type "signal_interface_declaration" :desc "        m_axi_awready : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 1729)
	       (:type "signal_interface_declaration" :desc "        m_axi_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 1730)
	       (:type "signal_interface_declaration" :desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_wlast" :file "../files/common/hierarchy.vhd" :line 1731)
	       (:type "signal_interface_declaration" :desc "        m_axi_wlast   : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_wuser" :file "../files/common/hierarchy.vhd" :line 1732)
	       (:type "signal_interface_declaration" :desc "        m_axi_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1733)
	       (:type "signal_interface_declaration" :desc "        m_axi_wvalid  : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 1734)
	       (:type "signal_interface_declaration" :desc "        m_axi_wready  : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_bid" :file "../files/common/hierarchy.vhd" :line 1735)
	       (:type "signal_interface_declaration" :desc "        m_axi_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 1736)
	       (:type "signal_interface_declaration" :desc "        m_axi_bresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_buser" :file "../files/common/hierarchy.vhd" :line 1737)
	       (:type "signal_interface_declaration" :desc "        m_axi_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 1738)
	       (:type "signal_interface_declaration" :desc "        m_axi_bvalid  : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 1739)
	       (:type "signal_interface_declaration" :desc "        m_axi_bready  : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_arid" :file "../files/common/hierarchy.vhd" :line 1740)
	       (:type "signal_interface_declaration" :desc "        m_axi_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 1741)
	       (:type "signal_interface_declaration" :desc "        m_axi_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_arlen" :file "../files/common/hierarchy.vhd" :line 1742)
	       (:type "signal_interface_declaration" :desc "        m_axi_arlen   : out std_logic_vector(7 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_arsize" :file "../files/common/hierarchy.vhd" :line 1743)
	       (:type "signal_interface_declaration" :desc "        m_axi_arsize  : out std_logic_vector(2 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_arburst" :file "../files/common/hierarchy.vhd" :line 1744)
	       (:type "signal_interface_declaration" :desc "        m_axi_arburst : out std_logic_vector(1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_arlock" :file "../files/common/hierarchy.vhd" :line 1745)
	       (:type "signal_interface_declaration" :desc "        m_axi_arlock  : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_arcache" :file "../files/common/hierarchy.vhd" :line 1746)
	       (:type "signal_interface_declaration" :desc "        m_axi_arcache : out std_logic_vector(3 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 1747)
	       (:type "signal_interface_declaration" :desc "        m_axi_arprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_arqos" :file "../files/common/hierarchy.vhd" :line 1748)
	       (:type "signal_interface_declaration" :desc "        m_axi_arqos   : out std_logic_vector(3 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_aruser" :file "../files/common/hierarchy.vhd" :line 1749)
	       (:type "signal_interface_declaration" :desc "        m_axi_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 1750)
	       (:type "signal_interface_declaration" :desc "        m_axi_arvalid : out std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 1751)
	       (:type "signal_interface_declaration" :desc "        m_axi_arready : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_rid" :file "../files/common/hierarchy.vhd" :line 1752)
	       (:type "signal_interface_declaration" :desc "        m_axi_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 1753)
	       (:type "signal_interface_declaration" :desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 1754)
	       (:type "signal_interface_declaration" :desc "        m_axi_rresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_rlast" :file "../files/common/hierarchy.vhd" :line 1755)
	       (:type "signal_interface_declaration" :desc "        m_axi_rlast   : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_ruser" :file "../files/common/hierarchy.vhd" :line 1756)
	       (:type "signal_interface_declaration" :desc "        m_axi_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 8 :parent "core_converter")
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 1757)
	       (:type "signal_interface_declaration" :desc "        m_axi_rvalid  : in  std_logic;" :col 8 :parent "core_converter")
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 1758)
	       (:type "signal_interface_declaration" :desc "        m_axi_rready  : out std_logic;" :col 8 :parent "core_converter")
	       ("internal_error" :file "../files/common/hierarchy.vhd" :line 1760)
	       (:type "signal_interface_declaration" :desc "        internal_error : out std_logic" :col 8 :parent "core_converter")
	       ("core_converter" :file "../files/common/hierarchy.vhd" :line 1669)
	       (:type "entity_declaration" :desc "entity core_converter is" :col 0 :parent nil)
	       ("bit_depth" :file "../files/common/hierarchy.vhd" :line 1769)
	       (:type "constant_interface_declaration" :desc "    function clogb2 (bit_depth : integer) return integer is" :col 21 :parent "clogb2")
	       ("depth" :file "../files/common/hierarchy.vhd" :line 1770)
	       (:type "variable_declaration" :desc "        variable depth : integer := bit_depth;" :col 8 :parent "clogb2")
	       ("count" :file "../files/common/hierarchy.vhd" :line 1771)
	       (:type "variable_declaration" :desc "        variable count : integer := 1;" :col 8 :parent "clogb2")
	       ("clogb2" :file "../files/common/hierarchy.vhd" :line 1769)
	       (:type "function_body" :desc "    function clogb2 (bit_depth : integer) return integer is" :col 4 :parent "RTL")
	       ("fsm_state" :file "../files/common/hierarchy.vhd" :line 1789)
	       (:type "full_type_declaration" :desc "    type fsm_state is (" :col 4 :parent "RTL")
	       ("state" :file "../files/common/hierarchy.vhd" :line 1799)
	       (:type "signal_declaration" :desc "    signal state : fsm_state;" :col 4 :parent "RTL")
	       ("axi_awlen" :file "../files/common/hierarchy.vhd" :line 1801)
	       (:type "signal_declaration" :desc "    signal axi_awlen   : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 1802)
	       (:type "signal_declaration" :desc "    signal axi_awvalid : std_logic;" :col 4 :parent "RTL")
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 1803)
	       (:type "signal_declaration" :desc "    signal axi_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("axi_wlast" :file "../files/common/hierarchy.vhd" :line 1804)
	       (:type "signal_declaration" :desc "    signal axi_wlast   : std_logic;" :col 4 :parent "RTL")
	       ("axi_wlast_i" :file "../files/common/hierarchy.vhd" :line 1805)
	       (:type "signal_declaration" :desc "    signal axi_wlast_i : std_logic;" :col 4 :parent "RTL")
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 1806)
	       (:type "signal_declaration" :desc "    signal axi_wvalid  : std_logic;" :col 4 :parent "RTL")
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 1807)
	       (:type "signal_declaration" :desc "    signal axi_bready  : std_logic;" :col 4 :parent "RTL")
	       ("axi_arlen" :file "../files/common/hierarchy.vhd" :line 1808)
	       (:type "signal_declaration" :desc "    signal axi_arlen   : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 1809)
	       (:type "signal_declaration" :desc "    signal axi_arvalid : std_logic;" :col 4 :parent "RTL")
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 1810)
	       (:type "signal_declaration" :desc "    signal axi_rready  : std_logic;" :col 4 :parent "RTL")
	       ("req_d" :file "../files/common/hierarchy.vhd" :line 1812)
	       (:type "signal_declaration" :desc "    signal req_d     : std_logic;" :col 4 :parent "RTL")
	       ("req_dd" :file "../files/common/hierarchy.vhd" :line 1813)
	       (:type "signal_declaration" :desc "    signal req_dd    : std_logic;" :col 4 :parent "RTL")
	       ("req_pulse" :file "../files/common/hierarchy.vhd" :line 1814)
	       (:type "signal_declaration" :desc "    signal req_pulse : std_logic;" :col 4 :parent "RTL")
	       ("rd_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1816)
	       (:type "signal_declaration" :desc "    signal rd_burst_size_calc_start  : std_logic;" :col 4 :parent "RTL")
	       ("rd_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 1817)
	       (:type "signal_declaration" :desc "    signal rd_burst_size_calc_active : std_logic;" :col 4 :parent "RTL")
	       ("rd_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 1818)
	       (:type "signal_declaration" :desc "    signal rd_burst_size_calc_done   : std_logic;" :col 4 :parent "RTL")
	       ("rd_burst_start" :file "../files/common/hierarchy.vhd" :line 1819)
	       (:type "signal_declaration" :desc "    signal rd_burst_start            : std_logic;" :col 4 :parent "RTL")
	       ("rd_burst_start_active" :file "../files/common/hierarchy.vhd" :line 1820)
	       (:type "signal_declaration" :desc "    signal rd_burst_start_active     : std_logic;" :col 4 :parent "RTL")
	       ("rd_burst_start_done" :file "../files/common/hierarchy.vhd" :line 1821)
	       (:type "signal_declaration" :desc "    signal rd_burst_start_done       : std_logic;" :col 4 :parent "RTL")
	       ("base_wr_addr" :file "../files/common/hierarchy.vhd" :line 1822)
	       (:type "signal_declaration" :desc "    signal base_wr_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("burst_wr_addr" :file "../files/common/hierarchy.vhd" :line 1823)
	       (:type "signal_declaration" :desc "    signal burst_wr_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("burst_wr_addr_end" :file "../files/common/hierarchy.vhd" :line 1824)
	       (:type "signal_declaration" :desc "    signal burst_wr_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("transaction_wr_size" :file "../files/common/hierarchy.vhd" :line 1825)
	       (:type "signal_declaration" :desc "    signal transaction_wr_size       : std_logic_vector(9 downto 0);" :col 4 :parent "RTL")
	       ("read_start" :file "../files/common/hierarchy.vhd" :line 1826)
	       (:type "signal_declaration" :desc "    signal read_start                : std_logic;" :col 4 :parent "RTL")
	       ("read_done" :file "../files/common/hierarchy.vhd" :line 1827)
	       (:type "signal_declaration" :desc "    signal read_done                 : std_logic;" :col 4 :parent "RTL")
	       ("burst_write_counter" :file "../files/common/hierarchy.vhd" :line 1828)
	       (:type "signal_declaration" :desc "    signal burst_write_counter       : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("transaction_wr_counter" :file "../files/common/hierarchy.vhd" :line 1829)
	       (:type "signal_declaration" :desc "    signal transaction_wr_counter    : std_logic_vector(11 downto 0);" :col 4 :parent "RTL")
	       ("wr_burst_size" :file "../files/common/hierarchy.vhd" :line 1830)
	       (:type "signal_declaration" :desc "    signal wr_burst_size             : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("wr_short_burst_4kb" :file "../files/common/hierarchy.vhd" :line 1831)
	       (:type "signal_declaration" :desc "    signal wr_short_burst_4kb        : std_logic;" :col 4 :parent "RTL")
	       ("strobe_burst" :file "../files/common/hierarchy.vhd" :line 1832)
	       (:type "signal_declaration" :desc "    signal strobe_burst              : std_logic;" :col 4 :parent "RTL")
	       ("strobe_len" :file "../files/common/hierarchy.vhd" :line 1833)
	       (:type "signal_declaration" :desc "    signal strobe_len                : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("wr_burst_size_calc_start" :file "../files/common/hierarchy.vhd" :line 1835)
	       (:type "signal_declaration" :desc "    signal wr_burst_size_calc_start  : std_logic;" :col 4 :parent "RTL")
	       ("wr_burst_size_calc_active" :file "../files/common/hierarchy.vhd" :line 1836)
	       (:type "signal_declaration" :desc "    signal wr_burst_size_calc_active : std_logic;" :col 4 :parent "RTL")
	       ("wr_burst_size_calc_done" :file "../files/common/hierarchy.vhd" :line 1837)
	       (:type "signal_declaration" :desc "    signal wr_burst_size_calc_done   : std_logic;" :col 4 :parent "RTL")
	       ("wr_burst_start" :file "../files/common/hierarchy.vhd" :line 1838)
	       (:type "signal_declaration" :desc "    signal wr_burst_start            : std_logic;" :col 4 :parent "RTL")
	       ("wr_burst_start_active" :file "../files/common/hierarchy.vhd" :line 1839)
	       (:type "signal_declaration" :desc "    signal wr_burst_start_active     : std_logic;" :col 4 :parent "RTL")
	       ("wr_burst_start_done" :file "../files/common/hierarchy.vhd" :line 1840)
	       (:type "signal_declaration" :desc "    signal wr_burst_start_done       : std_logic;" :col 4 :parent "RTL")
	       ("base_rd_addr" :file "../files/common/hierarchy.vhd" :line 1841)
	       (:type "signal_declaration" :desc "    signal base_rd_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("burst_rd_addr" :file "../files/common/hierarchy.vhd" :line 1842)
	       (:type "signal_declaration" :desc "    signal burst_rd_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("burst_rd_addr_end" :file "../files/common/hierarchy.vhd" :line 1843)
	       (:type "signal_declaration" :desc "    signal burst_rd_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("transaction_rd_size" :file "../files/common/hierarchy.vhd" :line 1844)
	       (:type "signal_declaration" :desc "    signal transaction_rd_size       : std_logic_vector(9 downto 0);" :col 4 :parent "RTL")
	       ("write_start" :file "../files/common/hierarchy.vhd" :line 1845)
	       (:type "signal_declaration" :desc "    signal write_start               : std_logic;" :col 4 :parent "RTL")
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 1846)
	       (:type "signal_declaration" :desc "    signal write_done                : std_logic;" :col 4 :parent "RTL")
	       ("burst_read_counter" :file "../files/common/hierarchy.vhd" :line 1847)
	       (:type "signal_declaration" :desc "    signal burst_read_counter        : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("transaction_rd_counter" :file "../files/common/hierarchy.vhd" :line 1848)
	       (:type "signal_declaration" :desc "    signal transaction_rd_counter    : std_logic_vector(11 downto 0);" :col 4 :parent "RTL")
	       ("rd_burst_size" :file "../files/common/hierarchy.vhd" :line 1849)
	       (:type "signal_declaration" :desc "    signal rd_burst_size             : std_logic_vector(7 downto 0);" :col 4 :parent "RTL")
	       ("pattern_finished_i" :file "../files/common/hierarchy.vhd" :line 1851)
	       (:type "signal_declaration" :desc "    signal pattern_finished_i : std_logic;" :col 4 :parent "RTL")
	       ("pattern_cnt" :file "../files/common/hierarchy.vhd" :line 1852)
	       (:type "signal_declaration" :desc "    signal pattern_cnt        : unsigned(9 downto 0);" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 1767)
	       (:type "architecture_body" :desc "architecture RTL of core_converter is" :col 0 :parent nil)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 2493)
	       (:type "constant_interface_declaration" :desc "        C_S_AXI_DATA_WIDTH : integer := 32;" :col 8 :parent "axi_lite_regs")
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 2494)
	       (:type "constant_interface_declaration" :desc "        C_S_AXI_ADDR_WIDTH : integer := 7" :col 8 :parent "axi_lite_regs")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 2497)
	       (:type "signal_interface_declaration" :desc "        soft_reset     : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("system_enable" :file "../files/common/hierarchy.vhd" :line 2498)
	       (:type "signal_interface_declaration" :desc "        system_enable  : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("system_running" :file "../files/common/hierarchy.vhd" :line 2499)
	       (:type "signal_interface_declaration" :desc "        system_running : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("conv_op_lch" :file "../files/common/hierarchy.vhd" :line 2501)
	       (:type "signal_interface_declaration" :desc "        conv_op_lch : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("conv_op_rch" :file "../files/common/hierarchy.vhd" :line 2502)
	       (:type "signal_interface_declaration" :desc "        conv_op_rch : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("read_size_l" :file "../files/common/hierarchy.vhd" :line 2503)
	       (:type "signal_interface_declaration" :desc "        read_size_l : out unsigned(15 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("read_size_r" :file "../files/common/hierarchy.vhd" :line 2504)
	       (:type "signal_interface_declaration" :desc "        read_size_r : out unsigned(15 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 2507)
	       (:type "signal_interface_declaration" :desc "        write_request : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 2508)
	       (:type "signal_interface_declaration" :desc "        write_data    : out std_logic_vector(31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 2509)
	       (:type "signal_interface_declaration" :desc "        write_address : out std_logic_vector(31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 2510)
	       (:type "signal_interface_declaration" :desc "        write_done    : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 2512)
	       (:type "signal_interface_declaration" :desc "        read_request    : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 2513)
	       (:type "signal_interface_declaration" :desc "        read_address    : out std_logic_vector(31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 2514)
	       (:type "signal_interface_declaration" :desc "        read_data       : in  std_logic_vector (31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 2515)
	       (:type "signal_interface_declaration" :desc "        read_data_valid : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 2517)
	       (:type "signal_interface_declaration" :desc "        transaction_error : in std_logic;" :col 8 :parent "axi_lite_regs")
	       ("count_lch" :file "../files/common/hierarchy.vhd" :line 2520)
	       (:type "signal_interface_declaration" :desc "        count_lch         : in unsigned(31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("pattern_count_lch" :file "../files/common/hierarchy.vhd" :line 2521)
	       (:type "signal_interface_declaration" :desc "        pattern_count_lch : in unsigned(31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("count_rch" :file "../files/common/hierarchy.vhd" :line 2522)
	       (:type "signal_interface_declaration" :desc "        count_rch         : in unsigned(31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("pattern_count_rch" :file "../files/common/hierarchy.vhd" :line 2523)
	       (:type "signal_interface_declaration" :desc "        pattern_count_rch : in unsigned(31 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("bram_overflow_error" :file "../files/common/hierarchy.vhd" :line 2525)
	       (:type "signal_interface_declaration" :desc "        bram_overflow_error       : in std_logic;" :col 8 :parent "axi_lite_regs")
	       ("out_reg_underflow_error_l" :file "../files/common/hierarchy.vhd" :line 2526)
	       (:type "signal_interface_declaration" :desc "        out_reg_underflow_error_l : in std_logic;" :col 8 :parent "axi_lite_regs")
	       ("out_reg_overflow_error_l" :file "../files/common/hierarchy.vhd" :line 2527)
	       (:type "signal_interface_declaration" :desc "        out_reg_overflow_error_l  : in std_logic;" :col 8 :parent "axi_lite_regs")
	       ("out_reg_underflow_error_r" :file "../files/common/hierarchy.vhd" :line 2528)
	       (:type "signal_interface_declaration" :desc "        out_reg_underflow_error_r : in std_logic;" :col 8 :parent "axi_lite_regs")
	       ("out_reg_overflow_error_r" :file "../files/common/hierarchy.vhd" :line 2529)
	       (:type "signal_interface_declaration" :desc "        out_reg_overflow_error_r  : in std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_aclk" :file "../files/common/hierarchy.vhd" :line 2532)
	       (:type "signal_interface_declaration" :desc "        s_axi_aclk    : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 2533)
	       (:type "signal_interface_declaration" :desc "        s_axi_aresetn : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2534)
	       (:type "signal_interface_declaration" :desc "        s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_awprot" :file "../files/common/hierarchy.vhd" :line 2535)
	       (:type "signal_interface_declaration" :desc "        s_axi_awprot  : in  std_logic_vector(2 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 2536)
	       (:type "signal_interface_declaration" :desc "        s_axi_awvalid : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_awready" :file "../files/common/hierarchy.vhd" :line 2537)
	       (:type "signal_interface_declaration" :desc "        s_axi_awready : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_wdata" :file "../files/common/hierarchy.vhd" :line 2538)
	       (:type "signal_interface_declaration" :desc "        s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 2539)
	       (:type "signal_interface_declaration" :desc "        s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 2540)
	       (:type "signal_interface_declaration" :desc "        s_axi_wvalid  : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_wready" :file "../files/common/hierarchy.vhd" :line 2541)
	       (:type "signal_interface_declaration" :desc "        s_axi_wready  : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_bresp" :file "../files/common/hierarchy.vhd" :line 2542)
	       (:type "signal_interface_declaration" :desc "        s_axi_bresp   : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2543)
	       (:type "signal_interface_declaration" :desc "        s_axi_bvalid  : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_bready" :file "../files/common/hierarchy.vhd" :line 2544)
	       (:type "signal_interface_declaration" :desc "        s_axi_bready  : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_araddr" :file "../files/common/hierarchy.vhd" :line 2545)
	       (:type "signal_interface_declaration" :desc "        s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_arprot" :file "../files/common/hierarchy.vhd" :line 2546)
	       (:type "signal_interface_declaration" :desc "        s_axi_arprot  : in  std_logic_vector(2 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 2547)
	       (:type "signal_interface_declaration" :desc "        s_axi_arvalid : in  std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_arready" :file "../files/common/hierarchy.vhd" :line 2548)
	       (:type "signal_interface_declaration" :desc "        s_axi_arready : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_rdata" :file "../files/common/hierarchy.vhd" :line 2549)
	       (:type "signal_interface_declaration" :desc "        s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_rresp" :file "../files/common/hierarchy.vhd" :line 2550)
	       (:type "signal_interface_declaration" :desc "        s_axi_rresp   : out std_logic_vector(1 downto 0);" :col 8 :parent "axi_lite_regs")
	       ("s_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2551)
	       (:type "signal_interface_declaration" :desc "        s_axi_rvalid  : out std_logic;" :col 8 :parent "axi_lite_regs")
	       ("s_axi_rready" :file "../files/common/hierarchy.vhd" :line 2552)
	       (:type "signal_interface_declaration" :desc "        s_axi_rready  : in  std_logic" :col 8 :parent "axi_lite_regs")
	       ("axi_lite_regs" :file "../files/common/hierarchy.vhd" :line 2491)
	       (:type "entity_declaration" :desc "entity axi_lite_regs is" :col 0 :parent nil)
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 2560)
	       (:type "signal_declaration" :desc "    signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("axi_awready" :file "../files/common/hierarchy.vhd" :line 2561)
	       (:type "signal_declaration" :desc "    signal axi_awready : std_logic;" :col 4 :parent "RTL")
	       ("axi_wready" :file "../files/common/hierarchy.vhd" :line 2562)
	       (:type "signal_declaration" :desc "    signal axi_wready  : std_logic;" :col 4 :parent "RTL")
	       ("axi_bresp" :file "../files/common/hierarchy.vhd" :line 2563)
	       (:type "signal_declaration" :desc "    signal axi_bresp   : std_logic_vector(1 downto 0);" :col 4 :parent "RTL")
	       ("axi_bvalid" :file "../files/common/hierarchy.vhd" :line 2564)
	       (:type "signal_declaration" :desc "    signal axi_bvalid  : std_logic;" :col 4 :parent "RTL")
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 2565)
	       (:type "signal_declaration" :desc "    signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("axi_arready" :file "../files/common/hierarchy.vhd" :line 2566)
	       (:type "signal_declaration" :desc "    signal axi_arready : std_logic;" :col 4 :parent "RTL")
	       ("axi_rdata" :file "../files/common/hierarchy.vhd" :line 2567)
	       (:type "signal_declaration" :desc "    signal axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("axi_rresp" :file "../files/common/hierarchy.vhd" :line 2568)
	       (:type "signal_declaration" :desc "    signal axi_rresp   : std_logic_vector(1 downto 0);" :col 4 :parent "RTL")
	       ("axi_rvalid" :file "../files/common/hierarchy.vhd" :line 2569)
	       (:type "signal_declaration" :desc "    signal axi_rvalid  : std_logic;" :col 4 :parent "RTL")
	       ("ADDR_LSB" :file "../files/common/hierarchy.vhd" :line 2571)
	       (:type "constant_declaration" :desc "    constant ADDR_LSB          : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;" :col 4 :parent "RTL")
	       ("OPT_MEM_ADDR_BITS" :file "../files/common/hierarchy.vhd" :line 2572)
	       (:type "constant_declaration" :desc "    constant OPT_MEM_ADDR_BITS : integer := 4;" :col 4 :parent "RTL")
	       ("slv_reg_rden" :file "../files/common/hierarchy.vhd" :line 2574)
	       (:type "signal_declaration" :desc "    signal slv_reg_rden : std_logic;" :col 4 :parent "RTL")
	       ("slv_reg_wren" :file "../files/common/hierarchy.vhd" :line 2575)
	       (:type "signal_declaration" :desc "    signal slv_reg_wren : std_logic;" :col 4 :parent "RTL")
	       ("reg_data_out" :file "../files/common/hierarchy.vhd" :line 2576)
	       (:type "signal_declaration" :desc "    signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("byte_index" :file "../files/common/hierarchy.vhd" :line 2577)
	       (:type "signal_declaration" :desc "    signal byte_index   : integer;" :col 4 :parent "RTL")
	       ("soft_reset_i" :file "../files/common/hierarchy.vhd" :line 2579)
	       (:type "signal_declaration" :desc "    signal soft_reset_i        : std_logic;" :col 4 :parent "RTL")
	       ("soft_reset_cnt" :file "../files/common/hierarchy.vhd" :line 2580)
	       (:type "signal_declaration" :desc "    signal soft_reset_cnt      : integer;" :col 4 :parent "RTL")
	       ("SOFT_RESET_CYCLES" :file "../files/common/hierarchy.vhd" :line 2581)
	       (:type "constant_declaration" :desc "    constant SOFT_RESET_CYCLES : integer := 50;" :col 4 :parent "RTL")
	       ("control_reg" :file "../files/common/hierarchy.vhd" :line 2584)
	       (:type "signal_declaration" :desc "    signal control_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("status_reg" :file "../files/common/hierarchy.vhd" :line 2585)
	       (:type "signal_declaration" :desc "    signal status_reg               : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("version_reg" :file "../files/common/hierarchy.vhd" :line 2586)
	       (:type "signal_declaration" :desc "    signal version_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("converter_setup_reg" :file "../files/common/hierarchy.vhd" :line 2587)
	       (:type "signal_declaration" :desc "    signal converter_setup_reg      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("mm2s_size_reg" :file "../files/common/hierarchy.vhd" :line 2588)
	       (:type "signal_declaration" :desc "    signal mm2s_size_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("master_lite_wr_setup_reg" :file "../files/common/hierarchy.vhd" :line 2589)
	       (:type "signal_declaration" :desc "    signal master_lite_wr_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("master_lite_wr_add_reg" :file "../files/common/hierarchy.vhd" :line 2590)
	       (:type "signal_declaration" :desc "    signal master_lite_wr_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("master_lite_wr_data_reg" :file "../files/common/hierarchy.vhd" :line 2591)
	       (:type "signal_declaration" :desc "    signal master_lite_wr_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("master_lite_rd_setup_reg" :file "../files/common/hierarchy.vhd" :line 2592)
	       (:type "signal_declaration" :desc "    signal master_lite_rd_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("master_lite_rd_add_reg" :file "../files/common/hierarchy.vhd" :line 2593)
	       (:type "signal_declaration" :desc "    signal master_lite_rd_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("master_lite_rd_data_reg" :file "../files/common/hierarchy.vhd" :line 2594)
	       (:type "signal_declaration" :desc "    signal master_lite_rd_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2595)
	       (:type "signal_declaration" :desc "    signal count_lch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("pattern_count_lch_reg" :file "../files/common/hierarchy.vhd" :line 2596)
	       (:type "signal_declaration" :desc "    signal pattern_count_lch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2597)
	       (:type "signal_declaration" :desc "    signal count_rch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("pattern_count_rch_reg" :file "../files/common/hierarchy.vhd" :line 2598)
	       (:type "signal_declaration" :desc "    signal pattern_count_rch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("BIT_ENABLE" :file "../files/common/hierarchy.vhd" :line 2618)
	       (:type "alias_declaration" :desc "    alias BIT_ENABLE     : std_logic is control_reg(0);" :col 4 :parent "RTL")
	       ("BIT_SOFT_RESET" :file "../files/common/hierarchy.vhd" :line 2619)
	       (:type "alias_declaration" :desc "    alias BIT_SOFT_RESET : std_logic is control_reg(31);" :col 4 :parent "RTL")
	       ("BIT_RUNNING" :file "../files/common/hierarchy.vhd" :line 2621)
	       (:type "alias_declaration" :desc "    alias BIT_RUNNING                 : std_logic is status_reg(0);" :col 4 :parent "RTL")
	       ("BIT_AXI_LITE_MASTER_ERR" :file "../files/common/hierarchy.vhd" :line 2622)
	       (:type "alias_declaration" :desc "    alias BIT_AXI_LITE_MASTER_ERR     : std_logic is status_reg(26);" :col 4 :parent "RTL")
	       ("BIT_BRAM_OVERFLOW_ERR" :file "../files/common/hierarchy.vhd" :line 2623)
	       (:type "alias_declaration" :desc "    alias BIT_BRAM_OVERFLOW_ERR       : std_logic is status_reg(27);" :col 4 :parent "RTL")
	       ("BIT_OUT_REG_UNDERFLOW_ERR_L" :file "../files/common/hierarchy.vhd" :line 2624)
	       (:type "alias_declaration" :desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_L : std_logic is status_reg(28);" :col 4 :parent "RTL")
	       ("BIT_OUT_REG_OVERFLOW_ERR_L" :file "../files/common/hierarchy.vhd" :line 2625)
	       (:type "alias_declaration" :desc "    alias BIT_OUT_REG_OVERFLOW_ERR_L  : std_logic is status_reg(29);" :col 4 :parent "RTL")
	       ("BIT_OUT_REG_UNDERFLOW_ERR_R" :file "../files/common/hierarchy.vhd" :line 2626)
	       (:type "alias_declaration" :desc "    alias BIT_OUT_REG_UNDERFLOW_ERR_R : std_logic is status_reg(30);" :col 4 :parent "RTL")
	       ("BIT_OUT_REG_OVERFLOW_ERR_R" :file "../files/common/hierarchy.vhd" :line 2627)
	       (:type "alias_declaration" :desc "    alias BIT_OUT_REG_OVERFLOW_ERR_R  : std_logic is status_reg(31);" :col 4 :parent "RTL")
	       ("IP_VERSION" :file "../files/common/hierarchy.vhd" :line 2629)
	       (:type "constant_declaration" :desc "    constant IP_VERSION : std_logic_vector(31 downto 0) := x\"DEAD_BEEF\";" :col 4 :parent "RTL")
	       ("BIT_CONV_OP_L" :file "../files/common/hierarchy.vhd" :line 2631)
	       (:type "alias_declaration" :desc "    alias BIT_CONV_OP_L : std_logic is converter_setup_reg(0);" :col 4 :parent "RTL")
	       ("BIT_CONV_OP_R" :file "../files/common/hierarchy.vhd" :line 2632)
	       (:type "alias_declaration" :desc "    alias BIT_CONV_OP_R : std_logic is converter_setup_reg(1);" :col 4 :parent "RTL")
	       ("BIT_WRITE_REQUEST" :file "../files/common/hierarchy.vhd" :line 2634)
	       (:type "alias_declaration" :desc "    alias BIT_WRITE_REQUEST   : std_logic is master_lite_wr_setup_reg(0);" :col 4 :parent "RTL")
	       ("BIT_WRITE_DONE" :file "../files/common/hierarchy.vhd" :line 2635)
	       (:type "alias_declaration" :desc "    alias BIT_WRITE_DONE      : std_logic is master_lite_wr_setup_reg(31);" :col 4 :parent "RTL")
	       ("BIT_READ_REQUEST" :file "../files/common/hierarchy.vhd" :line 2636)
	       (:type "alias_declaration" :desc "    alias BIT_READ_REQUEST    : std_logic is master_lite_rd_setup_reg(0);" :col 4 :parent "RTL")
	       ("BIT_READ_DATA_VALID" :file "../files/common/hierarchy.vhd" :line 2637)
	       (:type "alias_declaration" :desc "    alias BIT_READ_DATA_VALID : std_logic is master_lite_rd_setup_reg(31);" :col 4 :parent "RTL")
	       ("sigH" :file "../files/common/hierarchy.vhd" :line 2641)
	       (:type "signal_interface_declaration" :desc "    procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :col 23 :parent "add_bit")
	       ("bitpos" :file "../files/common/hierarchy.vhd" :line 2641)
	       (:type "signal_interface_declaration" :desc "    procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :col 51 :parent "add_bit")
	       ("add_bit" :file "../files/common/hierarchy.vhd" :line 2641)
	       (:type "procedure_body" :desc "    procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :col 4 :parent "RTL")
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2809)
	       (:type "variable_declaration" :desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 8 :parent "RTL")
	       ("loc_addr" :file "../files/common/hierarchy.vhd" :line 2857)
	       (:type "variable_declaration" :desc "        variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :col 8 :parent "RTL")
	       ("sigH" :file "../files/common/hierarchy.vhd" :line 3000)
	       (:type "signal_interface_declaration" :desc "        procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :col 32 :parent "add_out_sigH")
	       ("bitpos" :file "../files/common/hierarchy.vhd" :line 3000)
	       (:type "signal_interface_declaration" :desc "        procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :col 61 :parent "add_out_sigH")
	       ("add_out_sigH" :file "../files/common/hierarchy.vhd" :line 3000)
	       (:type "procedure_body" :desc "        procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :col 8 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 2558)
	       (:type "architecture_body" :desc "architecture RTL of axi_lite_regs is" :col 0 :parent nil)
	       ("C_M_AXIL_MASTER_TARGET_BASE_ADDR" :file "../files/common/hierarchy.vhd" :line 3091)
	       (:type "constant_interface_declaration" :desc "        C_M_AXIL_MASTER_TARGET_BASE_ADDR : std_logic_vector := x\"0000_0000\";" :col 8 :parent "axi_lite_master")
	       ("C_M_AXIL_MASTER_ADDR_WIDTH" :file "../files/common/hierarchy.vhd" :line 3092)
	       (:type "constant_interface_declaration" :desc "        C_M_AXIL_MASTER_ADDR_WIDTH       : integer          := 32;" :col 8 :parent "axi_lite_master")
	       ("C_M_AXIL_MASTER_DATA_WIDTH" :file "../files/common/hierarchy.vhd" :line 3093)
	       (:type "constant_interface_declaration" :desc "        C_M_AXIL_MASTER_DATA_WIDTH       : integer          := 32" :col 8 :parent "axi_lite_master")
	       ("soft_reset" :file "../files/common/hierarchy.vhd" :line 3096)
	       (:type "signal_interface_declaration" :desc "        soft_reset        : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("transaction_error" :file "../files/common/hierarchy.vhd" :line 3097)
	       (:type "signal_interface_declaration" :desc "        transaction_error : out std_logic;" :col 8 :parent "axi_lite_master")
	       ("write_request" :file "../files/common/hierarchy.vhd" :line 3099)
	       (:type "signal_interface_declaration" :desc "        write_request : in  std_logic                     := '0';" :col 8 :parent "axi_lite_master")
	       ("write_data" :file "../files/common/hierarchy.vhd" :line 3100)
	       (:type "signal_interface_declaration" :desc "        write_data    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 8 :parent "axi_lite_master")
	       ("write_address" :file "../files/common/hierarchy.vhd" :line 3101)
	       (:type "signal_interface_declaration" :desc "        write_address : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 8 :parent "axi_lite_master")
	       ("write_done" :file "../files/common/hierarchy.vhd" :line 3102)
	       (:type "signal_interface_declaration" :desc "        write_done    : out std_logic;" :col 8 :parent "axi_lite_master")
	       ("read_request" :file "../files/common/hierarchy.vhd" :line 3104)
	       (:type "signal_interface_declaration" :desc "        read_request    : in  std_logic                     := '0';" :col 8 :parent "axi_lite_master")
	       ("read_address" :file "../files/common/hierarchy.vhd" :line 3105)
	       (:type "signal_interface_declaration" :desc "        read_address    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :col 8 :parent "axi_lite_master")
	       ("read_data" :file "../files/common/hierarchy.vhd" :line 3106)
	       (:type "signal_interface_declaration" :desc "        read_data       : out std_logic_vector (31 downto 0);" :col 8 :parent "axi_lite_master")
	       ("read_data_valid" :file "../files/common/hierarchy.vhd" :line 3107)
	       (:type "signal_interface_declaration" :desc "        read_data_valid : out std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_aclk" :file "../files/common/hierarchy.vhd" :line 3109)
	       (:type "signal_interface_declaration" :desc "        m_axi_aclk    : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_aresetn" :file "../files/common/hierarchy.vhd" :line 3110)
	       (:type "signal_interface_declaration" :desc "        m_axi_aresetn : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3111)
	       (:type "signal_interface_declaration" :desc "        m_axi_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_awprot" :file "../files/common/hierarchy.vhd" :line 3112)
	       (:type "signal_interface_declaration" :desc "        m_axi_awprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3113)
	       (:type "signal_interface_declaration" :desc "        m_axi_awvalid : out std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_awready" :file "../files/common/hierarchy.vhd" :line 3114)
	       (:type "signal_interface_declaration" :desc "        m_axi_awready : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_wdata" :file "../files/common/hierarchy.vhd" :line 3115)
	       (:type "signal_interface_declaration" :desc "        m_axi_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_wstrb" :file "../files/common/hierarchy.vhd" :line 3116)
	       (:type "signal_interface_declaration" :desc "        m_axi_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3117)
	       (:type "signal_interface_declaration" :desc "        m_axi_wvalid  : out std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_wready" :file "../files/common/hierarchy.vhd" :line 3118)
	       (:type "signal_interface_declaration" :desc "        m_axi_wready  : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_bresp" :file "../files/common/hierarchy.vhd" :line 3119)
	       (:type "signal_interface_declaration" :desc "        m_axi_bresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_bvalid" :file "../files/common/hierarchy.vhd" :line 3120)
	       (:type "signal_interface_declaration" :desc "        m_axi_bvalid  : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_bready" :file "../files/common/hierarchy.vhd" :line 3121)
	       (:type "signal_interface_declaration" :desc "        m_axi_bready  : out std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_araddr" :file "../files/common/hierarchy.vhd" :line 3122)
	       (:type "signal_interface_declaration" :desc "        m_axi_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_arprot" :file "../files/common/hierarchy.vhd" :line 3123)
	       (:type "signal_interface_declaration" :desc "        m_axi_arprot  : out std_logic_vector(2 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3124)
	       (:type "signal_interface_declaration" :desc "        m_axi_arvalid : out std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_arready" :file "../files/common/hierarchy.vhd" :line 3125)
	       (:type "signal_interface_declaration" :desc "        m_axi_arready : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_rdata" :file "../files/common/hierarchy.vhd" :line 3126)
	       (:type "signal_interface_declaration" :desc "        m_axi_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_rresp" :file "../files/common/hierarchy.vhd" :line 3127)
	       (:type "signal_interface_declaration" :desc "        m_axi_rresp   : in  std_logic_vector(1 downto 0);" :col 8 :parent "axi_lite_master")
	       ("m_axi_rvalid" :file "../files/common/hierarchy.vhd" :line 3128)
	       (:type "signal_interface_declaration" :desc "        m_axi_rvalid  : in  std_logic;" :col 8 :parent "axi_lite_master")
	       ("m_axi_rready" :file "../files/common/hierarchy.vhd" :line 3129)
	       (:type "signal_interface_declaration" :desc "        m_axi_rready  : out std_logic" :col 8 :parent "axi_lite_master")
	       ("axi_lite_master" :file "../files/common/hierarchy.vhd" :line 3089)
	       (:type "entity_declaration" :desc "entity axi_lite_master is" :col 0 :parent nil)
	       ("axi_awvalid" :file "../files/common/hierarchy.vhd" :line 3136)
	       (:type "signal_declaration" :desc "    signal axi_awvalid : std_logic;" :col 4 :parent "RTL")
	       ("axi_wvalid" :file "../files/common/hierarchy.vhd" :line 3137)
	       (:type "signal_declaration" :desc "    signal axi_wvalid  : std_logic;" :col 4 :parent "RTL")
	       ("axi_arvalid" :file "../files/common/hierarchy.vhd" :line 3138)
	       (:type "signal_declaration" :desc "    signal axi_arvalid : std_logic;" :col 4 :parent "RTL")
	       ("axi_rready" :file "../files/common/hierarchy.vhd" :line 3139)
	       (:type "signal_declaration" :desc "    signal axi_rready  : std_logic;" :col 4 :parent "RTL")
	       ("axi_bready" :file "../files/common/hierarchy.vhd" :line 3140)
	       (:type "signal_declaration" :desc "    signal axi_bready  : std_logic;" :col 4 :parent "RTL")
	       ("axi_awaddr" :file "../files/common/hierarchy.vhd" :line 3141)
	       (:type "signal_declaration" :desc "    signal axi_awaddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("axi_wdata" :file "../files/common/hierarchy.vhd" :line 3142)
	       (:type "signal_declaration" :desc "    signal axi_wdata   : std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("axi_araddr" :file "../files/common/hierarchy.vhd" :line 3143)
	       (:type "signal_declaration" :desc "    signal axi_araddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :col 4 :parent "RTL")
	       ("write_resp_error" :file "../files/common/hierarchy.vhd" :line 3145)
	       (:type "signal_declaration" :desc "    signal write_resp_error : std_logic;" :col 4 :parent "RTL")
	       ("read_resp_error" :file "../files/common/hierarchy.vhd" :line 3146)
	       (:type "signal_declaration" :desc "    signal read_resp_error  : std_logic;" :col 4 :parent "RTL")
	       ("start_single_read" :file "../files/common/hierarchy.vhd" :line 3148)
	       (:type "signal_declaration" :desc "    signal start_single_read : std_logic := '0';" :col 4 :parent "RTL")
	       ("reading" :file "../files/common/hierarchy.vhd" :line 3149)
	       (:type "signal_declaration" :desc "    signal reading           : std_logic;" :col 4 :parent "RTL")
	       ("RTL" :file "../files/common/hierarchy.vhd" :line 3134)
	       (:type "architecture_body" :desc "architecture RTL of axi_lite_master is" :col 0 :parent nil)))
