\hypertarget{struct_f_m_c___bank3___type_def}{}\doxysection{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank3___type_def}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}


Flexible Memory Controller Bank3.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}{P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}{P\+M\+EM}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}{P\+A\+TT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{E\+C\+CR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank3. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}\label{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR}{ECCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t E\+C\+CR}

N\+A\+ND Flash E\+CC result registers, Address offset\+: 0x94 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}\label{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PATT@{PATT}}
\index{PATT@{PATT}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT}{PATT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+A\+TT}

N\+A\+ND Flash Attribute memory space timing register, Address offset\+: 0x8C \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}\label{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PCR@{PCR}}
\index{PCR@{PCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+CR}

N\+A\+ND Flash control register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}\label{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PMEM@{PMEM}}
\index{PMEM@{PMEM}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM}{PMEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+M\+EM}

N\+A\+ND Flash Common memory space timing register, Address offset\+: 0x88 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_f_m_c___bank3___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x90 ~\newline
 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

N\+A\+ND Flash F\+I\+FO status and interrupt register, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
