#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul 23 11:20:04 2020
# Process ID: 9992
# Log file: C:/My_Peripheral_project/MIPSfpga_axi4/vivado.log
# Journal file: C:/My_Peripheral_project/MIPSfpga_axi4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.xpr
open_bd_design {C:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
set_property location {6 1748 269} [get_bd_cells blk_mem_gen_1]
set_property location {6 1777 260} [get_bd_cells blk_mem_gen_1]
set_property location {5 1492 139} [get_bd_cells axi_iic_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_1
set_property location {6.5 2093 178} [get_bd_cells axi_iic_1]
undo
set_property location {6 1697 -172} [get_bd_cells axi_iic_1]
set_property location {5 1453 71} [get_bd_cells axi_iic_1]
set_property location {5 1498 123} [get_bd_cells axi_iic_1]
set_property location {5 1495 73} [get_bd_cells axi_iic_1]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins axi_iic_1/iic2intc_irpt] [get_bd_pins xlconcat_0/In2]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M06_AXI] [get_bd_intf_pins axi_iic_1/S_AXI]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_iic_1/s_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_iic_1/s_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC
connect_bd_intf_net [get_bd_intf_pins axi_iic_1/IIC] [get_bd_intf_ports IIC]
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In6]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins xlconcat_0/In7] [get_bd_pins xlconstant_1/dout]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconstant_1/dout]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconstant_1/dout]
set_property name DIS_SENSOR [get_bd_intf_ports IIC]
assign_bd_address [get_bd_addr_segs axi_iic_1/S_AXI/Reg] -target_address_space /MIPS_MicroAptiv_UP_0/ahblite
set_property offset 0x10B00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/ahblite/SEG_axi_iic_1_Reg}]
validate_bd_design
generate_target all [get_files  C:/My_Peripheral_project/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property location {6 1745 981} [get_bd_cells blk_mem_gen_0]
open_run impl_1
