
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001156    0.360100 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.010873    0.107922    0.457642    0.817742 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.107922    0.000075    0.817816 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007205    0.185555    0.142444    0.960261 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.185555    0.000157    0.960417 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003334    0.099773    0.086870    1.047287 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.099773    0.000032    1.047319 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.047319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001156    0.360100 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460100   clock uncertainty
                                  0.000000    0.460100   clock reconvergence pessimism
                                  0.088233    0.548333   library hold time
                                              0.548333   data required time
---------------------------------------------------------------------------------------------
                                              0.548333   data required time
                                             -1.047319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498985   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065684    0.000500    0.359444 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015739    0.134999    0.479155    0.838599 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.135000    0.000308    0.838907 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004507    0.154895    0.122424    0.961331 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.154895    0.000086    0.961417 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004136    0.119503    0.113882    1.075298 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.119503    0.000043    1.075341 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.075341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065684    0.000500    0.359444 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459444   clock uncertainty
                                  0.000000    0.459444   clock reconvergence pessimism
                                  0.084552    0.543996   library hold time
                                              0.543996   data required time
---------------------------------------------------------------------------------------------
                                              0.543996   data required time
                                             -1.075341   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531345   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065686    0.000787    0.359731 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015973    0.136310    0.480185    0.839916 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.136311    0.000293    0.840210 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005377    0.165926    0.133720    0.973930 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.165926    0.000109    0.974039 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003820    0.116873    0.113520    1.087559 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.116873    0.000071    1.087631 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.087631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065686    0.000787    0.359731 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459731   clock uncertainty
                                  0.000000    0.459731   clock reconvergence pessimism
                                  0.085041    0.544772   library hold time
                                              0.544772   data required time
---------------------------------------------------------------------------------------------
                                              0.544772   data required time
                                             -1.087631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542858   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065688    0.001027    0.359971 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025195    0.309869    0.666387    1.026358 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.309869    0.000424    1.026782 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003386    0.114295    0.072334    1.099116 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.114295    0.000032    1.099148 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.099148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065688    0.001027    0.359971 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459971   clock uncertainty
                                  0.000000    0.459971   clock reconvergence pessimism
                                  0.085521    0.545492   library hold time
                                              0.545492   data required time
---------------------------------------------------------------------------------------------
                                              0.545492   data required time
                                             -1.099148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553656   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001144    0.360088 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018850    0.152760    0.492992    0.853080 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.152760    0.000288    0.853368 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005926    0.190211    0.173182    1.026550 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.190211    0.000118    1.026668 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003883    0.104176    0.091367    1.118035 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.104176    0.000041    1.118076 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.118076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001144    0.360088 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460088   clock uncertainty
                                  0.000000    0.460088   clock reconvergence pessimism
                                  0.087403    0.547492   library hold time
                                              0.547492   data required time
---------------------------------------------------------------------------------------------
                                              0.547492   data required time
                                             -1.118076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.570584   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001160    0.360104 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023195    0.178496    0.510706    0.870810 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.178497    0.000294    0.871104 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006245    0.192822    0.184637    1.055741 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.192822    0.000130    1.055871 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003654    0.102344    0.090058    1.145929 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.102344    0.000067    1.145996 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.145996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001160    0.360104 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460104   clock uncertainty
                                  0.000000    0.460104   clock reconvergence pessimism
                                  0.087744    0.547848   library hold time
                                              0.547848   data required time
---------------------------------------------------------------------------------------------
                                              0.547848   data required time
                                             -1.145996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598148   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000907    0.206535 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031227    0.063169    0.150562    0.357097 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063170    0.000463    0.357560 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006213    0.121852    0.543710    0.901270 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.121852    0.000076    0.901347 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012194    0.139124    0.117189    1.018536 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.139124    0.000185    1.018721 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.015858    0.222199    0.174920    1.193640 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.222199    0.000236    1.193877 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003944    0.099054    0.072736    1.266613 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.099054    0.000073    1.266686 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.266686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065683    0.000220    0.359164 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459164   clock uncertainty
                                  0.000000    0.459164   clock reconvergence pessimism
                                  0.088381    0.547546   library hold time
                                              0.547546   data required time
---------------------------------------------------------------------------------------------
                                              0.547546   data required time
                                             -1.266686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719141   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250049    0.000441    4.789274 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.789274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065688    0.001027    0.359971 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459971   clock uncertainty
                                  0.000000    0.459971   clock reconvergence pessimism
                                  0.225446    0.685417   library removal time
                                              0.685417   data required time
---------------------------------------------------------------------------------------------
                                              0.685417   data required time
                                             -4.789274   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103858   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250062    0.001011    4.789844 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.789844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001160    0.360104 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460104   clock uncertainty
                                  0.000000    0.460104   clock reconvergence pessimism
                                  0.225446    0.685550   library removal time
                                              0.685550   data required time
---------------------------------------------------------------------------------------------
                                              0.685550   data required time
                                             -4.789844   data arrival time
---------------------------------------------------------------------------------------------
                                              4.104294   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250077    0.001442    4.790276 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.790276   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001144    0.360088 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460088   clock uncertainty
                                  0.000000    0.460088   clock reconvergence pessimism
                                  0.225447    0.685536   library removal time
                                              0.685536   data required time
---------------------------------------------------------------------------------------------
                                              0.685536   data required time
                                             -4.790276   data arrival time
---------------------------------------------------------------------------------------------
                                              4.104740   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250082    0.001581    4.790415 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.790415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065689    0.001156    0.360100 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460100   clock uncertainty
                                  0.000000    0.460100   clock reconvergence pessimism
                                  0.225448    0.685547   library removal time
                                              0.685547   data required time
---------------------------------------------------------------------------------------------
                                              0.685547   data required time
                                             -4.790415   data arrival time
---------------------------------------------------------------------------------------------
                                              4.104867   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329562    0.001789    4.456778 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068950    0.389432    0.338850    4.795629 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.389480    0.002411    4.798039 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.798039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065686    0.000787    0.359731 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459731   clock uncertainty
                                  0.000000    0.459731   clock reconvergence pessimism
                                  0.232802    0.692533   library removal time
                                              0.692533   data required time
---------------------------------------------------------------------------------------------
                                              0.692533   data required time
                                             -4.798039   data arrival time
---------------------------------------------------------------------------------------------
                                              4.105506   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329562    0.001789    4.456778 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068950    0.389432    0.338850    4.795629 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.389478    0.002363    4.797991 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.797991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065684    0.000500    0.359444 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459444   clock uncertainty
                                  0.000000    0.459444   clock reconvergence pessimism
                                  0.232802    0.692246   library removal time
                                              0.692246   data required time
---------------------------------------------------------------------------------------------
                                              0.692246   data required time
                                             -4.797991   data arrival time
---------------------------------------------------------------------------------------------
                                              4.105746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329562    0.001789    4.456778 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068950    0.389432    0.338850    4.795629 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.389487    0.002569    4.798198 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.798198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000922    0.206549 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035717    0.065683    0.152395    0.358944 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065683    0.000220    0.359164 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.459164   clock uncertainty
                                  0.000000    0.459164   clock reconvergence pessimism
                                  0.232802    0.691966   library removal time
                                              0.691966   data required time
---------------------------------------------------------------------------------------------
                                              0.691966   data required time
                                             -4.798198   data arrival time
---------------------------------------------------------------------------------------------
                                              4.106231   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329562    0.001789    4.456778 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068950    0.389432    0.338850    4.795629 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.389487    0.002573    4.798202 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.798202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000907    0.206535 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031227    0.063169    0.150562    0.357097 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063169    0.000347    0.357444 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457444   clock uncertainty
                                  0.000000    0.457444   clock reconvergence pessimism
                                  0.232478    0.689922   library removal time
                                              0.689922   data required time
---------------------------------------------------------------------------------------------
                                              0.689922   data required time
                                             -4.798202   data arrival time
---------------------------------------------------------------------------------------------
                                              4.108280   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250117    0.002321    4.791155 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791155   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000907    0.206535 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031227    0.063169    0.150562    0.357097 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063170    0.000463    0.357560 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457560   clock uncertainty
                                  0.000000    0.457560   clock reconvergence pessimism
                                  0.225173    0.682733   library removal time
                                              0.682733   data required time
---------------------------------------------------------------------------------------------
                                              0.682733   data required time
                                             -4.791155   data arrival time
---------------------------------------------------------------------------------------------
                                              4.108422   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250120    0.002372    4.791206 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791206   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000907    0.206535 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031227    0.063169    0.150562    0.357097 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063170    0.000454    0.357551 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457551   clock uncertainty
                                  0.000000    0.457551   clock reconvergence pessimism
                                  0.225173    0.682723   library removal time
                                              0.682723   data required time
---------------------------------------------------------------------------------------------
                                              0.682723   data required time
                                             -4.791206   data arrival time
---------------------------------------------------------------------------------------------
                                              4.108482   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250123    0.002423    4.791256 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791256   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000907    0.206535 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031227    0.063169    0.150562    0.357097 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063170    0.000445    0.357542 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457542   clock uncertainty
                                  0.000000    0.457542   clock reconvergence pessimism
                                  0.225173    0.682715   library removal time
                                              0.682715   data required time
---------------------------------------------------------------------------------------------
                                              0.682715   data required time
                                             -4.791256   data arrival time
---------------------------------------------------------------------------------------------
                                              4.108541   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250141    0.002747    4.791580 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000907    0.206535 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031227    0.063169    0.150562    0.357097 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063170    0.000477    0.357574 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457574   clock uncertainty
                                  0.000000    0.457574   clock reconvergence pessimism
                                  0.225174    0.682748   library removal time
                                              0.682748   data required time
---------------------------------------------------------------------------------------------
                                              0.682748   data required time
                                             -4.791580   data arrival time
---------------------------------------------------------------------------------------------
                                              4.108832   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004271    0.076443    0.028753    4.028753 ^ rst_n (in)
                                                         rst_n (net)
                      0.076443    0.000000    4.028753 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006559    0.102238    0.144400    4.173153 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.102238    0.000079    4.173232 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057636    0.329531    0.281757    4.454989 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.329576    0.002169    4.457158 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085051    0.250047    0.331675    4.788834 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.250142    0.002765    4.791599 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025828    0.090751    0.044161    0.044161 ^ clk (in)
                                                         clk (net)
                      0.090751    0.000000    0.044161 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048865    0.073027    0.161467    0.205627 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073031    0.000907    0.206535 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031227    0.063169    0.150562    0.357097 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063170    0.000488    0.357585 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.457585   clock uncertainty
                                  0.000000    0.457585   clock reconvergence pessimism
                                  0.225174    0.682759   library removal time
                                              0.682759   data required time
---------------------------------------------------------------------------------------------
                                              0.682759   data required time
                                             -4.791599   data arrival time
---------------------------------------------------------------------------------------------
                                              4.108840   slack (MET)



