

================================================================
== Vitis HLS Report for 'ban_interface'
================================================================
* Date:           Tue Feb  8 15:34:31 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 232
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 122 124 133 134 136 137 146 148 149 151 160 163 213 215 220 221 228 230 231 11 2 7 23 14 19 35 26 31 47 38 43 50 56 71 62 67 83 74 79 95 86 91 107 98 103 110 116 171 165 168 181 175 178 191 185 188 201 195 198 205 208 209 212 216 223 
2 --> 3 13 
3 --> 4 13 
4 --> 5 
5 --> 6 
6 --> 13 
7 --> 8 13 
8 --> 9 13 
9 --> 10 
10 --> 13 
11 --> 12 
12 --> 13 
13 --> 133 
14 --> 15 25 
15 --> 16 25 
16 --> 17 
17 --> 18 
18 --> 25 
19 --> 20 25 
20 --> 21 25 
21 --> 22 
22 --> 25 
23 --> 24 
24 --> 25 
25 --> 133 
26 --> 27 37 
27 --> 28 37 
28 --> 29 
29 --> 30 
30 --> 37 
31 --> 32 37 
32 --> 33 37 
33 --> 34 
34 --> 37 
35 --> 36 
36 --> 37 
37 --> 133 
38 --> 39 49 
39 --> 40 49 
40 --> 41 
41 --> 42 
42 --> 49 
43 --> 44 49 
44 --> 45 49 
45 --> 46 
46 --> 49 
47 --> 48 
48 --> 49 
49 --> 133 
50 --> 51 55 
51 --> 52 55 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 133 
56 --> 57 61 
57 --> 58 61 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 133 
62 --> 63 73 
63 --> 64 73 
64 --> 65 
65 --> 66 
66 --> 73 
67 --> 68 73 
68 --> 69 73 
69 --> 70 
70 --> 73 
71 --> 72 
72 --> 73 
73 --> 133 
74 --> 75 85 
75 --> 76 85 
76 --> 77 
77 --> 78 
78 --> 85 
79 --> 80 85 
80 --> 81 85 
81 --> 82 
82 --> 85 
83 --> 84 
84 --> 85 
85 --> 133 
86 --> 87 97 
87 --> 88 97 
88 --> 89 
89 --> 90 
90 --> 97 
91 --> 92 97 
92 --> 93 97 
93 --> 94 
94 --> 97 
95 --> 96 
96 --> 97 
97 --> 133 
98 --> 99 109 
99 --> 100 109 
100 --> 101 
101 --> 102 
102 --> 109 
103 --> 104 109 
104 --> 105 109 
105 --> 106 
106 --> 109 
107 --> 108 
108 --> 109 
109 --> 133 
110 --> 111 115 
111 --> 112 115 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 133 
116 --> 117 121 
117 --> 118 121 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 133 
122 --> 123 
123 --> 133 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 133 
128 --> 129 
129 --> 130 131 
130 --> 131 
131 --> 132 133 
132 --> 133 
133 --> 
134 --> 135 
135 --> 133 
136 --> 133 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 133 141 
141 --> 142 
142 --> 143 144 
143 --> 144 
144 --> 133 145 
145 --> 133 
146 --> 147 
147 --> 133 
148 --> 133 
149 --> 150 
150 --> 133 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 133 155 
155 --> 156 
156 --> 157 158 
157 --> 158 
158 --> 133 159 
159 --> 133 
160 --> 161 
161 --> 162 
162 --> 133 
163 --> 164 
164 --> 133 
165 --> 166 
166 --> 167 
167 --> 174 
168 --> 169 170 
169 --> 170 
170 --> 174 
171 --> 172 173 
172 --> 173 
173 --> 174 
174 --> 133 
175 --> 176 
176 --> 177 
177 --> 184 
178 --> 179 180 
179 --> 180 
180 --> 184 
181 --> 182 183 
182 --> 183 
183 --> 184 
184 --> 133 
185 --> 186 
186 --> 187 
187 --> 194 
188 --> 189 190 
189 --> 190 
190 --> 194 
191 --> 192 193 
192 --> 193 
193 --> 194 
194 --> 133 
195 --> 196 
196 --> 197 
197 --> 204 
198 --> 199 200 
199 --> 200 
200 --> 204 
201 --> 202 203 
202 --> 203 
203 --> 204 
204 --> 133 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 133 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 133 
213 --> 214 
214 --> 133 
215 --> 133 
216 --> 217 
217 --> 218 219 
218 --> 219 
219 --> 133 
220 --> 133 
221 --> 222 
222 --> 133 
223 --> 224 225 
224 --> 225 227 
225 --> 226 
226 --> 227 
227 --> 133 
228 --> 229 
229 --> 133 
230 --> 133 
231 --> 232 
232 --> 133 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op"   --->   Operation 233 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%f_op_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %f_op"   --->   Operation 234 'read' 'f_op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%res_20_loc = alloca i64 1"   --->   Operation 235 'alloca' 'res_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%res_19_loc = alloca i64 1"   --->   Operation 236 'alloca' 'res_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%res_18_loc = alloca i64 1"   --->   Operation 237 'alloca' 'res_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%res_17_loc = alloca i64 1"   --->   Operation 238 'alloca' 'res_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%res_12_loc = alloca i64 1"   --->   Operation 239 'alloca' 'res_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%res_11_loc = alloca i64 1"   --->   Operation 240 'alloca' 'res_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%res_16_loc = alloca i64 1"   --->   Operation 241 'alloca' 'res_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%res_15_loc = alloca i64 1"   --->   Operation 242 'alloca' 'res_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%res_14_loc = alloca i64 1"   --->   Operation 243 'alloca' 'res_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%res_13_loc = alloca i64 1"   --->   Operation 244 'alloca' 'res_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%res_10_loc = alloca i64 1"   --->   Operation 245 'alloca' 'res_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%res_9_loc = alloca i64 1"   --->   Operation 246 'alloca' 'res_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%out_90461_loc = alloca i64 1"   --->   Operation 247 'alloca' 'out_90461_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%out_91467_loc = alloca i64 1"   --->   Operation 248 'alloca' 'out_91467_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%out_92473_loc = alloca i64 1"   --->   Operation 249 'alloca' 'out_92473_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%out_90464_loc = alloca i64 1"   --->   Operation 250 'alloca' 'out_90464_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%out_91470_loc = alloca i64 1"   --->   Operation 251 'alloca' 'out_91470_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%out_92476_loc = alloca i64 1"   --->   Operation 252 'alloca' 'out_92476_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 253 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%res_num_load443_loc = alloca i64 1"   --->   Operation 254 'alloca' 'res_num_load443_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%res_num_load_1449_loc = alloca i64 1"   --->   Operation 255 'alloca' 'res_num_load_1449_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%res_num_load_2455_loc = alloca i64 1"   --->   Operation 256 'alloca' 'res_num_load_2455_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%res_num_load446_loc = alloca i64 1"   --->   Operation 257 'alloca' 'res_num_load446_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%res_num_load_1452_loc = alloca i64 1"   --->   Operation 258 'alloca' 'res_num_load_1452_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%res_num_load_2458_loc = alloca i64 1"   --->   Operation 259 'alloca' 'res_num_load_2458_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%idx_tmp_18_loc = alloca i64 1"   --->   Operation 260 'alloca' 'idx_tmp_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%out_85425_loc = alloca i64 1"   --->   Operation 261 'alloca' 'out_85425_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%out_86431_loc = alloca i64 1"   --->   Operation 262 'alloca' 'out_86431_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%out_87437_loc = alloca i64 1"   --->   Operation 263 'alloca' 'out_87437_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%out_85428_loc = alloca i64 1"   --->   Operation 264 'alloca' 'out_85428_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%out_86434_loc = alloca i64 1"   --->   Operation 265 'alloca' 'out_86434_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%out_87440_loc = alloca i64 1"   --->   Operation 266 'alloca' 'out_87440_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%idx_tmp_15_loc = alloca i64 1"   --->   Operation 267 'alloca' 'idx_tmp_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%res_6_loc = alloca i64 1"   --->   Operation 268 'alloca' 'res_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%res_5_loc = alloca i64 1"   --->   Operation 269 'alloca' 'res_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%res_4_loc = alloca i64 1"   --->   Operation 270 'alloca' 'res_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%res_3_loc = alloca i64 1"   --->   Operation 271 'alloca' 'res_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%res_2_loc = alloca i64 1"   --->   Operation 272 'alloca' 'res_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%res_loc = alloca i64 1"   --->   Operation 273 'alloca' 'res_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 275 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op1"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op2"   --->   Operation 278 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op2, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f_op"   --->   Operation 280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_op, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%b_op1_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op1" [../src/ban_interface.cpp:9]   --->   Operation 284 'read' 'b_op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%b_op2_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op2" [../src/ban_interface.cpp:9]   --->   Operation 285 'read' 'b_op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.81ns)   --->   "%switch_ln7 = switch i32 %op_read, void %._crit_edge, i32 0, void, i32 1, void, i32 2, void, i32 3, void, i32 4, void, i32 5, void, i32 6, void, i32 7, void, i32 8, void, i32 9, void %_ifconv189, i32 10, void, i32 11, void, i32 12, void, i32 13, void, i32 14, void, i32 15, void, i32 16, void, i32 17, void, i32 18, void, i32 19, void, i32 20, void, i32 21, void, i32 22, void, i32 23, void, i32 24, void, i32 25, void, i32 26, void, i32 27, void, i32 28, void %_ZdvfRK3Ban.exit, i32 29, void, i32 30, void, i32 31, void, i32 32, void, i32 33, void, i32 34, void, i32 35, void, i32 36, void, i32 37, void, i32 38, void, i32 39, void, i32 40, void" [../src/ban_interface.cpp:7]   --->   Operation 286 'switch' 'switch_ln7' <Predicate = true> <Delay = 0.81>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln385_3 = trunc i128 %b_op1_read" [../src/ban.cpp:385]   --->   Operation 287 'trunc' 'trunc_ln385_3' <Predicate = (op_read == 40)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.99ns)   --->   "%icmp_ln385_3 = icmp_sgt  i32 %trunc_ln385_3, i32 0" [../src/ban.cpp:385]   --->   Operation 288 'icmp' 'icmp_ln385_3' <Predicate = (op_read == 40)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln385 = br i1 %icmp_ln385_3, void, void" [../src/ban.cpp:385]   --->   Operation 289 'br' 'br_ln385' <Predicate = (op_read == 40)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:391]   --->   Operation 290 'bitselect' 'tmp_137' <Predicate = (op_read == 40 & !icmp_ln385_3)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %tmp_137, void, void" [../src/ban.cpp:391]   --->   Operation 291 'br' 'br_ln391' <Predicate = (op_read == 40 & !icmp_ln385_3)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln403_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:403]   --->   Operation 292 'partselect' 'trunc_ln403_3' <Predicate = (op_read == 40 & !icmp_ln385_3 & !tmp_137)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln403_3 = bitcast i32 %trunc_ln403_3" [../src/ban.cpp:403]   --->   Operation 293 'bitcast' 'bitcast_ln403_3' <Predicate = (op_read == 40 & !icmp_ln385_3 & !tmp_137)> <Delay = 0.00>
ST_1 : Operation 294 [2/2] (2.78ns)   --->   "%tmp_160 = fcmp_ogt  i32 %bitcast_ln403_3, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 294 'fcmp' 'tmp_160' <Predicate = (op_read == 40 & !icmp_ln385_3 & !tmp_137)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [2/2] (2.78ns)   --->   "%tmp_157 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 295 'fcmp' 'tmp_157' <Predicate = (op_read == 40 & !icmp_ln385_3 & tmp_137)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln349_3 = trunc i128 %b_op1_read" [../src/ban.cpp:349]   --->   Operation 296 'trunc' 'trunc_ln349_3' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.99ns)   --->   "%icmp_ln349_3 = icmp_sgt  i32 %trunc_ln349_3, i32 0" [../src/ban.cpp:349]   --->   Operation 297 'icmp' 'icmp_ln349_3' <Predicate = (op_read == 39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349_3, void, void" [../src/ban.cpp:349]   --->   Operation 298 'br' 'br_ln349' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:355]   --->   Operation 299 'bitselect' 'tmp_115' <Predicate = (op_read == 39 & !icmp_ln349_3)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %tmp_115, void, void" [../src/ban.cpp:355]   --->   Operation 300 'br' 'br_ln355' <Predicate = (op_read == 39 & !icmp_ln349_3)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln367_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:367]   --->   Operation 301 'partselect' 'trunc_ln367_3' <Predicate = (op_read == 39 & !icmp_ln349_3 & !tmp_115)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln367_3 = bitcast i32 %trunc_ln367_3" [../src/ban.cpp:367]   --->   Operation 302 'bitcast' 'bitcast_ln367_3' <Predicate = (op_read == 39 & !icmp_ln349_3 & !tmp_115)> <Delay = 0.00>
ST_1 : Operation 303 [2/2] (2.78ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln367_3, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 303 'fcmp' 'tmp_155' <Predicate = (op_read == 39 & !icmp_ln349_3 & !tmp_115)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [2/2] (2.78ns)   --->   "%tmp_152 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 304 'fcmp' 'tmp_152' <Predicate = (op_read == 39 & !icmp_ln349_3 & tmp_115)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln385_2 = trunc i128 %b_op1_read" [../src/ban.cpp:385]   --->   Operation 305 'trunc' 'trunc_ln385_2' <Predicate = (op_read == 38)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.99ns)   --->   "%icmp_ln385_2 = icmp_sgt  i32 %trunc_ln385_2, i32 0" [../src/ban.cpp:385]   --->   Operation 306 'icmp' 'icmp_ln385_2' <Predicate = (op_read == 38)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln385 = br i1 %icmp_ln385_2, void, void" [../src/ban.cpp:385]   --->   Operation 307 'br' 'br_ln385' <Predicate = (op_read == 38)> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:391]   --->   Operation 308 'bitselect' 'tmp_113' <Predicate = (op_read == 38 & !icmp_ln385_2)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %tmp_113, void, void" [../src/ban.cpp:391]   --->   Operation 309 'br' 'br_ln391' <Predicate = (op_read == 38 & !icmp_ln385_2)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln403_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:403]   --->   Operation 310 'partselect' 'trunc_ln403_2' <Predicate = (op_read == 38 & !icmp_ln385_2 & !tmp_113)> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln403_2 = bitcast i32 %trunc_ln403_2" [../src/ban.cpp:403]   --->   Operation 311 'bitcast' 'bitcast_ln403_2' <Predicate = (op_read == 38 & !icmp_ln385_2 & !tmp_113)> <Delay = 0.00>
ST_1 : Operation 312 [2/2] (2.78ns)   --->   "%tmp_150 = fcmp_ogt  i32 %bitcast_ln403_2, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 312 'fcmp' 'tmp_150' <Predicate = (op_read == 38 & !icmp_ln385_2 & !tmp_113)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [2/2] (2.78ns)   --->   "%tmp_147 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 313 'fcmp' 'tmp_147' <Predicate = (op_read == 38 & !icmp_ln385_2 & tmp_113)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln349_2 = trunc i128 %b_op1_read" [../src/ban.cpp:349]   --->   Operation 314 'trunc' 'trunc_ln349_2' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.99ns)   --->   "%icmp_ln349_2 = icmp_sgt  i32 %trunc_ln349_2, i32 0" [../src/ban.cpp:349]   --->   Operation 315 'icmp' 'icmp_ln349_2' <Predicate = (op_read == 37)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349_2, void, void" [../src/ban.cpp:349]   --->   Operation 316 'br' 'br_ln349' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:355]   --->   Operation 317 'bitselect' 'tmp_109' <Predicate = (op_read == 37 & !icmp_ln349_2)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %tmp_109, void, void" [../src/ban.cpp:355]   --->   Operation 318 'br' 'br_ln355' <Predicate = (op_read == 37 & !icmp_ln349_2)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln367_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:367]   --->   Operation 319 'partselect' 'trunc_ln367_2' <Predicate = (op_read == 37 & !icmp_ln349_2 & !tmp_109)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln367_2 = bitcast i32 %trunc_ln367_2" [../src/ban.cpp:367]   --->   Operation 320 'bitcast' 'bitcast_ln367_2' <Predicate = (op_read == 37 & !icmp_ln349_2 & !tmp_109)> <Delay = 0.00>
ST_1 : Operation 321 [2/2] (2.78ns)   --->   "%tmp_145 = fcmp_olt  i32 %bitcast_ln367_2, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 321 'fcmp' 'tmp_145' <Predicate = (op_read == 37 & !icmp_ln349_2 & !tmp_109)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [2/2] (2.78ns)   --->   "%tmp_142 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 322 'fcmp' 'tmp_142' <Predicate = (op_read == 37 & !icmp_ln349_2 & tmp_109)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln61_10 = trunc i128 %b_op1_read" [../src/ban.cpp:61]   --->   Operation 323 'trunc' 'trunc_ln61_10' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.99ns)   --->   "%icmp_ln61_5 = icmp_eq  i32 %trunc_ln61_10, i32 0" [../src/ban.cpp:61]   --->   Operation 324 'icmp' 'icmp_ln61_5' <Predicate = (op_read == 36)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_5, void %._crit_edge112, void" [../src/ban.cpp:61]   --->   Operation 325 'br' 'br_ln61' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln61_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 326 'partselect' 'trunc_ln61_14' <Predicate = (op_read == 36 & icmp_ln61_5)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln61_5 = bitcast i32 %trunc_ln61_14" [../src/ban.cpp:61]   --->   Operation 327 'bitcast' 'bitcast_ln61_5' <Predicate = (op_read == 36 & icmp_ln61_5)> <Delay = 0.00>
ST_1 : Operation 328 [2/2] (2.78ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln61_5, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 328 'fcmp' 'tmp_84' <Predicate = (op_read == 36 & icmp_ln61_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln61_8 = trunc i128 %b_op1_read" [../src/ban.cpp:61]   --->   Operation 329 'trunc' 'trunc_ln61_8' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.99ns)   --->   "%icmp_ln61_4 = icmp_eq  i32 %trunc_ln61_8, i32 0" [../src/ban.cpp:61]   --->   Operation 330 'icmp' 'icmp_ln61_4' <Predicate = (op_read == 35)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_4, void %._crit_edge109, void" [../src/ban.cpp:61]   --->   Operation 331 'br' 'br_ln61' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln61_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 332 'partselect' 'trunc_ln61_13' <Predicate = (op_read == 35 & icmp_ln61_4)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln61_4 = bitcast i32 %trunc_ln61_13" [../src/ban.cpp:61]   --->   Operation 333 'bitcast' 'bitcast_ln61_4' <Predicate = (op_read == 35 & icmp_ln61_4)> <Delay = 0.00>
ST_1 : Operation 334 [2/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln61_4, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 334 'fcmp' 'tmp_81' <Predicate = (op_read == 35 & icmp_ln61_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln349_1 = trunc i128 %b_op1_read" [../src/ban.cpp:349]   --->   Operation 335 'trunc' 'trunc_ln349_1' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.99ns)   --->   "%icmp_ln349_1 = icmp_sgt  i32 %trunc_ln349_1, i32 0" [../src/ban.cpp:349]   --->   Operation 336 'icmp' 'icmp_ln349_1' <Predicate = (op_read == 34)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349_1, void, void" [../src/ban.cpp:349]   --->   Operation 337 'br' 'br_ln349' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:355]   --->   Operation 338 'bitselect' 'tmp_105' <Predicate = (op_read == 34 & !icmp_ln349_1)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %tmp_105, void, void" [../src/ban.cpp:355]   --->   Operation 339 'br' 'br_ln355' <Predicate = (op_read == 34 & !icmp_ln349_1)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln367_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:367]   --->   Operation 340 'partselect' 'trunc_ln367_1' <Predicate = (op_read == 34 & !icmp_ln349_1 & !tmp_105)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln367_1 = bitcast i32 %trunc_ln367_1" [../src/ban.cpp:367]   --->   Operation 341 'bitcast' 'bitcast_ln367_1' <Predicate = (op_read == 34 & !icmp_ln349_1 & !tmp_105)> <Delay = 0.00>
ST_1 : Operation 342 [2/2] (2.78ns)   --->   "%tmp_136 = fcmp_olt  i32 %bitcast_ln367_1, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 342 'fcmp' 'tmp_136' <Predicate = (op_read == 34 & !icmp_ln349_1 & !tmp_105)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [2/2] (2.78ns)   --->   "%tmp_133 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 343 'fcmp' 'tmp_133' <Predicate = (op_read == 34 & !icmp_ln349_1 & tmp_105)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln385_1 = trunc i128 %b_op1_read" [../src/ban.cpp:385]   --->   Operation 344 'trunc' 'trunc_ln385_1' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.99ns)   --->   "%icmp_ln385_1 = icmp_sgt  i32 %trunc_ln385_1, i32 0" [../src/ban.cpp:385]   --->   Operation 345 'icmp' 'icmp_ln385_1' <Predicate = (op_read == 33)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln385 = br i1 %icmp_ln385_1, void, void" [../src/ban.cpp:385]   --->   Operation 346 'br' 'br_ln385' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:391]   --->   Operation 347 'bitselect' 'tmp_101' <Predicate = (op_read == 33 & !icmp_ln385_1)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %tmp_101, void, void" [../src/ban.cpp:391]   --->   Operation 348 'br' 'br_ln391' <Predicate = (op_read == 33 & !icmp_ln385_1)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln403_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:403]   --->   Operation 349 'partselect' 'trunc_ln403_1' <Predicate = (op_read == 33 & !icmp_ln385_1 & !tmp_101)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln403_1 = bitcast i32 %trunc_ln403_1" [../src/ban.cpp:403]   --->   Operation 350 'bitcast' 'bitcast_ln403_1' <Predicate = (op_read == 33 & !icmp_ln385_1 & !tmp_101)> <Delay = 0.00>
ST_1 : Operation 351 [2/2] (2.78ns)   --->   "%tmp_131 = fcmp_ogt  i32 %bitcast_ln403_1, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 351 'fcmp' 'tmp_131' <Predicate = (op_read == 33 & !icmp_ln385_1 & !tmp_101)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [2/2] (2.78ns)   --->   "%tmp_128 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 352 'fcmp' 'tmp_128' <Predicate = (op_read == 33 & !icmp_ln385_1 & tmp_101)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln385 = trunc i128 %b_op1_read" [../src/ban.cpp:385]   --->   Operation 353 'trunc' 'trunc_ln385' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.99ns)   --->   "%icmp_ln385 = icmp_sgt  i32 %trunc_ln385, i32 0" [../src/ban.cpp:385]   --->   Operation 354 'icmp' 'icmp_ln385' <Predicate = (op_read == 32)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln385 = br i1 %icmp_ln385, void, void" [../src/ban.cpp:385]   --->   Operation 355 'br' 'br_ln385' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:391]   --->   Operation 356 'bitselect' 'tmp_97' <Predicate = (op_read == 32 & !icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %tmp_97, void, void" [../src/ban.cpp:391]   --->   Operation 357 'br' 'br_ln391' <Predicate = (op_read == 32 & !icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:403]   --->   Operation 358 'partselect' 'trunc_ln9' <Predicate = (op_read == 32 & !icmp_ln385 & !tmp_97)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln403 = bitcast i32 %trunc_ln9" [../src/ban.cpp:403]   --->   Operation 359 'bitcast' 'bitcast_ln403' <Predicate = (op_read == 32 & !icmp_ln385 & !tmp_97)> <Delay = 0.00>
ST_1 : Operation 360 [2/2] (2.78ns)   --->   "%tmp_126 = fcmp_ogt  i32 %bitcast_ln403, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 360 'fcmp' 'tmp_126' <Predicate = (op_read == 32 & !icmp_ln385 & !tmp_97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [2/2] (2.78ns)   --->   "%tmp_123 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 361 'fcmp' 'tmp_123' <Predicate = (op_read == 32 & !icmp_ln385 & tmp_97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i128 %b_op1_read" [../src/ban.cpp:349]   --->   Operation 362 'trunc' 'trunc_ln349' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.99ns)   --->   "%icmp_ln349 = icmp_sgt  i32 %trunc_ln349, i32 0" [../src/ban.cpp:349]   --->   Operation 363 'icmp' 'icmp_ln349' <Predicate = (op_read == 31)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void, void" [../src/ban.cpp:349]   --->   Operation 364 'br' 'br_ln349' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban.cpp:355]   --->   Operation 365 'bitselect' 'tmp' <Predicate = (op_read == 31 & !icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %tmp, void, void" [../src/ban.cpp:355]   --->   Operation 366 'br' 'br_ln355' <Predicate = (op_read == 31 & !icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:367]   --->   Operation 367 'partselect' 'trunc_ln8' <Predicate = (op_read == 31 & !icmp_ln349 & !tmp)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln367 = bitcast i32 %trunc_ln8" [../src/ban.cpp:367]   --->   Operation 368 'bitcast' 'bitcast_ln367' <Predicate = (op_read == 31 & !icmp_ln349 & !tmp)> <Delay = 0.00>
ST_1 : Operation 369 [2/2] (2.78ns)   --->   "%tmp_121 = fcmp_olt  i32 %bitcast_ln367, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 369 'fcmp' 'tmp_121' <Predicate = (op_read == 31 & !icmp_ln349 & !tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [2/2] (2.78ns)   --->   "%tmp_118 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 370 'fcmp' 'tmp_118' <Predicate = (op_read == 31 & !icmp_ln349 & tmp)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln61_6 = trunc i128 %b_op1_read" [../src/ban.cpp:61]   --->   Operation 371 'trunc' 'trunc_ln61_6' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.99ns)   --->   "%icmp_ln61_3 = icmp_eq  i32 %trunc_ln61_6, i32 0" [../src/ban.cpp:61]   --->   Operation 372 'icmp' 'icmp_ln61_3' <Predicate = (op_read == 30)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_3, void %._crit_edge82, void" [../src/ban.cpp:61]   --->   Operation 373 'br' 'br_ln61' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln61_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 374 'partselect' 'trunc_ln61_12' <Predicate = (op_read == 30 & icmp_ln61_3)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln61_3 = bitcast i32 %trunc_ln61_12" [../src/ban.cpp:61]   --->   Operation 375 'bitcast' 'bitcast_ln61_3' <Predicate = (op_read == 30 & icmp_ln61_3)> <Delay = 0.00>
ST_1 : Operation 376 [2/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln61_3, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 376 'fcmp' 'tmp_70' <Predicate = (op_read == 30 & icmp_ln61_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln61_5 = trunc i128 %b_op1_read" [../src/ban.cpp:61]   --->   Operation 377 'trunc' 'trunc_ln61_5' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.99ns)   --->   "%icmp_ln61_2 = icmp_eq  i32 %trunc_ln61_5, i32 0" [../src/ban.cpp:61]   --->   Operation 378 'icmp' 'icmp_ln61_2' <Predicate = (op_read == 29)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_2, void %._crit_edge79, void" [../src/ban.cpp:61]   --->   Operation 379 'br' 'br_ln61' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 380 'partselect' 'trunc_ln61_2' <Predicate = (op_read == 29 & icmp_ln61_2)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%bitcast_ln61_2 = bitcast i32 %trunc_ln61_2" [../src/ban.cpp:61]   --->   Operation 381 'bitcast' 'bitcast_ln61_2' <Predicate = (op_read == 29 & icmp_ln61_2)> <Delay = 0.00>
ST_1 : Operation 382 [2/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln61_2, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 382 'fcmp' 'tmp_67' <Predicate = (op_read == 29 & icmp_ln61_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln553_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:553]   --->   Operation 383 'partselect' 'trunc_ln553_7' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln553_6 = bitcast i32 %trunc_ln553_7" [../src/ban.cpp:553]   --->   Operation 384 'bitcast' 'bitcast_ln553_6' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_1 : Operation 385 [3/3] (7.01ns)   --->   "%tmp_237 = fmul i32 %bitcast_ln553_6, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 385 'fmul' 'tmp_237' <Predicate = (op_read == 27)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [2/2] (7.30ns)   --->   "%call_ret3 = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban.h:108]   --->   Operation 386 'call' 'call_ret3' <Predicate = (op_read == 24)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln553_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:553]   --->   Operation 387 'partselect' 'trunc_ln553_4' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln553_3 = bitcast i32 %trunc_ln553_4" [../src/ban.cpp:553]   --->   Operation 388 'bitcast' 'bitcast_ln553_3' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 389 [3/3] (7.01ns)   --->   "%tmp_230 = fmul i32 %bitcast_ln553_3, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 389 'fmul' 'tmp_230' <Predicate = (op_read == 23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln106_3 = bitcast i32 %f_op_read" [../src/ban.h:106]   --->   Operation 390 'bitcast' 'bitcast_ln106_3' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.35ns)   --->   "%xor_ln106 = xor i32 %bitcast_ln106_3, i32 2147483648" [../src/ban.h:106]   --->   Operation 391 'xor' 'xor_ln106' <Predicate = (op_read == 22)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [2/2] (7.30ns)   --->   "%call_ret13 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban.h:105]   --->   Operation 392 'call' 'call_ret13' <Predicate = (op_read == 21)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln553_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:553]   --->   Operation 393 'partselect' 'trunc_ln553_1' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln553 = bitcast i32 %trunc_ln553_1" [../src/ban.cpp:553]   --->   Operation 394 'bitcast' 'bitcast_ln553' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_1 : Operation 395 [3/3] (7.01ns)   --->   "%tmp_226 = fmul i32 %bitcast_ln553, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 395 'fmul' 'tmp_226' <Predicate = (op_read == 19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln320_6 = trunc i128 %b_op1_read" [../src/ban.cpp:320]   --->   Operation 396 'trunc' 'trunc_ln320_6' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln320_7 = trunc i128 %b_op2_read" [../src/ban.cpp:320]   --->   Operation 397 'trunc' 'trunc_ln320_7' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.99ns)   --->   "%icmp_ln320_3 = icmp_slt  i32 %trunc_ln320_6, i32 %trunc_ln320_7" [../src/ban.cpp:320]   --->   Operation 398 'icmp' 'icmp_ln320_3' <Predicate = (op_read == 16)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %icmp_ln320_3, void, void" [../src/ban.cpp:320]   --->   Operation 399 'br' 'br_ln320' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.99ns)   --->   "%icmp_ln327_3 = icmp_sgt  i32 %trunc_ln320_6, i32 %trunc_ln320_7" [../src/ban.cpp:327]   --->   Operation 400 'icmp' 'icmp_ln327_3' <Predicate = (op_read == 16 & !icmp_ln320_3)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_3, void %.preheader15.preheader, void" [../src/ban.cpp:327]   --->   Operation 401 'br' 'br_ln327' <Predicate = (op_read == 16 & !icmp_ln320_3)> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln328_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 402 'partselect' 'trunc_ln328_3' <Predicate = (op_read == 16 & !icmp_ln320_3 & icmp_ln327_3)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln328_3 = bitcast i32 %trunc_ln328_3" [../src/ban.cpp:328]   --->   Operation 403 'bitcast' 'bitcast_ln328_3' <Predicate = (op_read == 16 & !icmp_ln320_3 & icmp_ln327_3)> <Delay = 0.00>
ST_1 : Operation 404 [2/2] (2.78ns)   --->   "%tmp_112 = fcmp_olt  i32 %bitcast_ln328_3, i32 0" [../src/ban.cpp:328]   --->   Operation 404 'fcmp' 'tmp_112' <Predicate = (op_read == 16 & !icmp_ln320_3 & icmp_ln327_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln321_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 405 'partselect' 'trunc_ln321_3' <Predicate = (op_read == 16 & icmp_ln320_3)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln321_3 = bitcast i32 %trunc_ln321_3" [../src/ban.cpp:321]   --->   Operation 406 'bitcast' 'bitcast_ln321_3' <Predicate = (op_read == 16 & icmp_ln320_3)> <Delay = 0.00>
ST_1 : Operation 407 [2/2] (2.78ns)   --->   "%tmp_63 = fcmp_ogt  i32 %bitcast_ln321_3, i32 0" [../src/ban.cpp:321]   --->   Operation 407 'fcmp' 'tmp_63' <Predicate = (op_read == 16 & icmp_ln320_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln320_4 = trunc i128 %b_op2_read" [../src/ban.cpp:320]   --->   Operation 408 'trunc' 'trunc_ln320_4' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln320_5 = trunc i128 %b_op1_read" [../src/ban.cpp:320]   --->   Operation 409 'trunc' 'trunc_ln320_5' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.99ns)   --->   "%icmp_ln320_2 = icmp_slt  i32 %trunc_ln320_4, i32 %trunc_ln320_5" [../src/ban.cpp:320]   --->   Operation 410 'icmp' 'icmp_ln320_2' <Predicate = (op_read == 15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %icmp_ln320_2, void, void" [../src/ban.cpp:320]   --->   Operation 411 'br' 'br_ln320' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.99ns)   --->   "%icmp_ln327_2 = icmp_sgt  i32 %trunc_ln320_4, i32 %trunc_ln320_5" [../src/ban.cpp:327]   --->   Operation 412 'icmp' 'icmp_ln327_2' <Predicate = (op_read == 15 & !icmp_ln320_2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_2, void %.preheader16.preheader, void" [../src/ban.cpp:327]   --->   Operation 413 'br' 'br_ln327' <Predicate = (op_read == 15 & !icmp_ln320_2)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln328_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 414 'partselect' 'trunc_ln328_2' <Predicate = (op_read == 15 & !icmp_ln320_2 & icmp_ln327_2)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln328_2 = bitcast i32 %trunc_ln328_2" [../src/ban.cpp:328]   --->   Operation 415 'bitcast' 'bitcast_ln328_2' <Predicate = (op_read == 15 & !icmp_ln320_2 & icmp_ln327_2)> <Delay = 0.00>
ST_1 : Operation 416 [2/2] (2.78ns)   --->   "%tmp_108 = fcmp_olt  i32 %bitcast_ln328_2, i32 0" [../src/ban.cpp:328]   --->   Operation 416 'fcmp' 'tmp_108' <Predicate = (op_read == 15 & !icmp_ln320_2 & icmp_ln327_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln321_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 417 'partselect' 'trunc_ln321_2' <Predicate = (op_read == 15 & icmp_ln320_2)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln321_2 = bitcast i32 %trunc_ln321_2" [../src/ban.cpp:321]   --->   Operation 418 'bitcast' 'bitcast_ln321_2' <Predicate = (op_read == 15 & icmp_ln320_2)> <Delay = 0.00>
ST_1 : Operation 419 [2/2] (2.78ns)   --->   "%tmp_61 = fcmp_ogt  i32 %bitcast_ln321_2, i32 0" [../src/ban.cpp:321]   --->   Operation 419 'fcmp' 'tmp_61' <Predicate = (op_read == 15 & icmp_ln320_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln320_2 = trunc i128 %b_op2_read" [../src/ban.cpp:320]   --->   Operation 420 'trunc' 'trunc_ln320_2' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln320_3 = trunc i128 %b_op1_read" [../src/ban.cpp:320]   --->   Operation 421 'trunc' 'trunc_ln320_3' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.99ns)   --->   "%icmp_ln320_1 = icmp_slt  i32 %trunc_ln320_2, i32 %trunc_ln320_3" [../src/ban.cpp:320]   --->   Operation 422 'icmp' 'icmp_ln320_1' <Predicate = (op_read == 14)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %icmp_ln320_1, void, void" [../src/ban.cpp:320]   --->   Operation 423 'br' 'br_ln320' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.99ns)   --->   "%icmp_ln327_1 = icmp_sgt  i32 %trunc_ln320_2, i32 %trunc_ln320_3" [../src/ban.cpp:327]   --->   Operation 424 'icmp' 'icmp_ln327_1' <Predicate = (op_read == 14 & !icmp_ln320_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_1, void %.preheader17.preheader, void" [../src/ban.cpp:327]   --->   Operation 425 'br' 'br_ln327' <Predicate = (op_read == 14 & !icmp_ln320_1)> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln328_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 426 'partselect' 'trunc_ln328_1' <Predicate = (op_read == 14 & !icmp_ln320_1 & icmp_ln327_1)> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln328_1 = bitcast i32 %trunc_ln328_1" [../src/ban.cpp:328]   --->   Operation 427 'bitcast' 'bitcast_ln328_1' <Predicate = (op_read == 14 & !icmp_ln320_1 & icmp_ln327_1)> <Delay = 0.00>
ST_1 : Operation 428 [2/2] (2.78ns)   --->   "%tmp_104 = fcmp_olt  i32 %bitcast_ln328_1, i32 0" [../src/ban.cpp:328]   --->   Operation 428 'fcmp' 'tmp_104' <Predicate = (op_read == 14 & !icmp_ln320_1 & icmp_ln327_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 429 'partselect' 'trunc_ln321_1' <Predicate = (op_read == 14 & icmp_ln320_1)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln321_1 = bitcast i32 %trunc_ln321_1" [../src/ban.cpp:321]   --->   Operation 430 'bitcast' 'bitcast_ln321_1' <Predicate = (op_read == 14 & icmp_ln320_1)> <Delay = 0.00>
ST_1 : Operation 431 [2/2] (2.78ns)   --->   "%tmp_59 = fcmp_ogt  i32 %bitcast_ln321_1, i32 0" [../src/ban.cpp:321]   --->   Operation 431 'fcmp' 'tmp_59' <Predicate = (op_read == 14 & icmp_ln320_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i128 %b_op1_read" [../src/ban.cpp:320]   --->   Operation 432 'trunc' 'trunc_ln320' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln320_1 = trunc i128 %b_op2_read" [../src/ban.cpp:320]   --->   Operation 433 'trunc' 'trunc_ln320_1' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.99ns)   --->   "%icmp_ln320 = icmp_slt  i32 %trunc_ln320, i32 %trunc_ln320_1" [../src/ban.cpp:320]   --->   Operation 434 'icmp' 'icmp_ln320' <Predicate = (op_read == 13)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %icmp_ln320, void, void" [../src/ban.cpp:320]   --->   Operation 435 'br' 'br_ln320' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.99ns)   --->   "%icmp_ln327 = icmp_sgt  i32 %trunc_ln320, i32 %trunc_ln320_1" [../src/ban.cpp:327]   --->   Operation 436 'icmp' 'icmp_ln327' <Predicate = (op_read == 13 & !icmp_ln320)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void %.preheader18.preheader, void" [../src/ban.cpp:327]   --->   Operation 437 'br' 'br_ln327' <Predicate = (op_read == 13 & !icmp_ln320)> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 438 'partselect' 'trunc_ln7' <Predicate = (op_read == 13 & !icmp_ln320 & icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln328 = bitcast i32 %trunc_ln7" [../src/ban.cpp:328]   --->   Operation 439 'bitcast' 'bitcast_ln328' <Predicate = (op_read == 13 & !icmp_ln320 & icmp_ln327)> <Delay = 0.00>
ST_1 : Operation 440 [2/2] (2.78ns)   --->   "%tmp_100 = fcmp_olt  i32 %bitcast_ln328, i32 0" [../src/ban.cpp:328]   --->   Operation 440 'fcmp' 'tmp_100' <Predicate = (op_read == 13 & !icmp_ln320 & icmp_ln327)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 441 'partselect' 'trunc_ln4' <Predicate = (op_read == 13 & icmp_ln320)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln321 = bitcast i32 %trunc_ln4" [../src/ban.cpp:321]   --->   Operation 442 'bitcast' 'bitcast_ln321' <Predicate = (op_read == 13 & icmp_ln320)> <Delay = 0.00>
ST_1 : Operation 443 [2/2] (2.78ns)   --->   "%tmp_56 = fcmp_ogt  i32 %bitcast_ln321, i32 0" [../src/ban.cpp:321]   --->   Operation 443 'fcmp' 'tmp_56' <Predicate = (op_read == 13 & icmp_ln320)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i128 %b_op1_read" [../src/ban.cpp:49]   --->   Operation 444 'trunc' 'trunc_ln49_2' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln49_3 = trunc i128 %b_op2_read" [../src/ban.cpp:49]   --->   Operation 445 'trunc' 'trunc_ln49_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.99ns)   --->   "%icmp_ln49_1 = icmp_eq  i32 %trunc_ln49_2, i32 %trunc_ln49_3" [../src/ban.cpp:49]   --->   Operation 446 'icmp' 'icmp_ln49_1' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.42ns)   --->   "%br_ln49 = br i1 %icmp_ln49_1, void %_ZNK3BanneERKS_.exit, void %.preheader19.preheader" [../src/ban.cpp:49]   --->   Operation 447 'br' 'br_ln49' <Predicate = (op_read == 12)> <Delay = 0.42>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i128 %b_op1_read" [../src/ban.cpp:49]   --->   Operation 448 'trunc' 'trunc_ln49' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i128 %b_op2_read" [../src/ban.cpp:49]   --->   Operation 449 'trunc' 'trunc_ln49_1' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.99ns)   --->   "%icmp_ln49 = icmp_eq  i32 %trunc_ln49, i32 %trunc_ln49_1" [../src/ban.cpp:49]   --->   Operation 450 'icmp' 'icmp_ln49' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.42ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %_ZNK3BaneqERKS_.exit, void %.preheader20.preheader" [../src/ban.cpp:49]   --->   Operation 451 'br' 'br_ln49' <Predicate = (op_read == 11)> <Delay = 0.42>
ST_1 : Operation 452 [2/2] (3.20ns)   --->   "%call_ret2 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.h:81]   --->   Operation 452 'call' 'call_ret2' <Predicate = (op_read == 8)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln61_4 = trunc i128 %b_op1_read" [../src/ban.cpp:61]   --->   Operation 453 'trunc' 'trunc_ln61_4' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.99ns)   --->   "%icmp_ln61_1 = icmp_eq  i32 %trunc_ln61_4, i32 0" [../src/ban.cpp:61]   --->   Operation 454 'icmp' 'icmp_ln61_1' <Predicate = (op_read == 7)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %._crit_edge25, void" [../src/ban.cpp:61]   --->   Operation 455 'br' 'br_ln61' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln61_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 456 'partselect' 'trunc_ln61_9' <Predicate = (op_read == 7 & icmp_ln61_1)> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %trunc_ln61_9" [../src/ban.cpp:61]   --->   Operation 457 'bitcast' 'bitcast_ln61_1' <Predicate = (op_read == 7 & icmp_ln61_1)> <Delay = 0.00>
ST_1 : Operation 458 [2/2] (2.78ns)   --->   "%tmp_54 = fcmp_oeq  i32 %bitcast_ln61_1, i32 0" [../src/ban.cpp:61]   --->   Operation 458 'fcmp' 'tmp_54' <Predicate = (op_read == 7 & icmp_ln61_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%b_p_1 = trunc i128 %b_op2_read" [../src/ban.cpp:155]   --->   Operation 459 'trunc' 'b_p_1' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln155_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:155]   --->   Operation 460 'partselect' 'trunc_ln155_7' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln155_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban.cpp:155]   --->   Operation 461 'partselect' 'trunc_ln155_8' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln155_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban.cpp:155]   --->   Operation 462 'partselect' 'trunc_ln155_9' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.35ns)   --->   "%xor_ln159_6 = xor i32 %trunc_ln155_7, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 463 'xor' 'xor_ln159_6' <Predicate = (op_read == 6)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_221 = bitcast i32 %xor_ln159_6" [../src/ban.cpp:159]   --->   Operation 464 'bitcast' 'tmp_221' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.35ns)   --->   "%xor_ln159_7 = xor i32 %trunc_ln155_8, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 465 'xor' 'xor_ln159_7' <Predicate = (op_read == 6)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_222 = bitcast i32 %xor_ln159_7" [../src/ban.cpp:159]   --->   Operation 466 'bitcast' 'tmp_222' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.35ns)   --->   "%xor_ln159_8 = xor i32 %trunc_ln155_9, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 467 'xor' 'xor_ln159_8' <Predicate = (op_read == 6)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_223 = bitcast i32 %xor_ln159_8" [../src/ban.cpp:159]   --->   Operation 468 'bitcast' 'tmp_223' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 469 [2/2] (3.20ns)   --->   "%call_ret10 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p_1, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223" [../src/ban.h:78]   --->   Operation 469 'call' 'call_ret10' <Predicate = (op_read == 6)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 470 [2/2] (3.20ns)   --->   "%call_ret9 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.h:78]   --->   Operation 470 'call' 'call_ret9' <Predicate = (op_read == 5)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = trunc i128 %b_op1_read" [../src/ban.cpp:61]   --->   Operation 471 'trunc' 'trunc_ln61_3' <Predicate = (op_read == 3)> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %trunc_ln61_3, i32 0" [../src/ban.cpp:61]   --->   Operation 472 'icmp' 'icmp_ln61' <Predicate = (op_read == 3)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge21, void" [../src/ban.cpp:61]   --->   Operation 473 'br' 'br_ln61' <Predicate = (op_read == 3)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln61_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 474 'partselect' 'trunc_ln61_7' <Predicate = (op_read == 3 & icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln61_7" [../src/ban.cpp:61]   --->   Operation 475 'bitcast' 'bitcast_ln61' <Predicate = (op_read == 3 & icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 476 [2/2] (2.78ns)   --->   "%tmp_51 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 476 'fcmp' 'tmp_51' <Predicate = (op_read == 3 & icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:403]   --->   Operation 477 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln403_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:403]   --->   Operation 478 'partselect' 'trunc_ln403_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln403_7 = bitcast i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 479 'bitcast' 'bitcast_ln403_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_7, i32 23, i32 30" [../src/ban.cpp:403]   --->   Operation 480 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln403_9 = trunc i32 %bitcast_ln403_7" [../src/ban.cpp:403]   --->   Operation 481 'trunc' 'trunc_ln403_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.84ns)   --->   "%icmp_ln403_12 = icmp_ne  i8 %tmp_158, i8 255" [../src/ban.cpp:403]   --->   Operation 482 'icmp' 'icmp_ln403_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (1.05ns)   --->   "%icmp_ln403_13 = icmp_eq  i23 %trunc_ln403_s, i23 0" [../src/ban.cpp:403]   --->   Operation 483 'icmp' 'icmp_ln403_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln403_6)   --->   "%or_ln403_6 = or i1 %icmp_ln403_13, i1 %icmp_ln403_12" [../src/ban.cpp:403]   --->   Operation 484 'or' 'or_ln403_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.84ns)   --->   "%icmp_ln403_14 = icmp_ne  i8 %tmp_159, i8 255" [../src/ban.cpp:403]   --->   Operation 485 'icmp' 'icmp_ln403_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (1.05ns)   --->   "%icmp_ln403_15 = icmp_eq  i23 %trunc_ln403_9, i23 0" [../src/ban.cpp:403]   --->   Operation 486 'icmp' 'icmp_ln403_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln403_6)   --->   "%or_ln403_7 = or i1 %icmp_ln403_15, i1 %icmp_ln403_14" [../src/ban.cpp:403]   --->   Operation 487 'or' 'or_ln403_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln403_6 = and i1 %or_ln403_6, i1 %or_ln403_7" [../src/ban.cpp:403]   --->   Operation 488 'and' 'and_ln403_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/2] (2.78ns)   --->   "%tmp_160 = fcmp_ogt  i32 %bitcast_ln403_3, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 489 'fcmp' 'tmp_160' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.28ns)   --->   "%and_ln403_7 = and i1 %and_ln403_6, i1 %tmp_160" [../src/ban.cpp:403]   --->   Operation 490 'and' 'and_ln403_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.57ns)   --->   "%br_ln403 = br i1 %and_ln403_7, void, void %_ZgefRK3Ban.exit768" [../src/ban.cpp:403]   --->   Operation 491 'br' 'br_ln403' <Predicate = true> <Delay = 0.57>
ST_2 : Operation 492 [2/2] (2.78ns)   --->   "%tmp_195 = fcmp_olt  i32 %bitcast_ln403_3, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 492 'fcmp' 'tmp_195' <Predicate = (!and_ln403_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 493 [1/2] (2.78ns)   --->   "%tmp_195 = fcmp_olt  i32 %bitcast_ln403_3, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 493 'fcmp' 'tmp_195' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.28ns)   --->   "%and_ln405_3 = and i1 %and_ln403_6, i1 %tmp_195" [../src/ban.cpp:405]   --->   Operation 494 'and' 'and_ln405_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.57ns)   --->   "%br_ln405 = br i1 %and_ln405_3, void %.preheader.preheader, void %_ZgefRK3Ban.exit768" [../src/ban.cpp:405]   --->   Operation 495 'br' 'br_ln405' <Predicate = true> <Delay = 0.57>

State 4 <SV = 6> <Delay = 2.85>
ST_4 : Operation 496 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_122, i128 %b_op1_read, i1 %res_20_loc" [../src/ban_interface.cpp:9]   --->   Operation 496 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 7> <Delay = 0.00>
ST_5 : Operation 497 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_122, i128 %b_op1_read, i1 %res_20_loc" [../src/ban_interface.cpp:9]   --->   Operation 497 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 8> <Delay = 0.57>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%res_20_loc_load = load i1 %res_20_loc"   --->   Operation 498 'load' 'res_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZgefRK3Ban.exit768"   --->   Operation 499 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 7 <SV = 1> <Delay = 3.64>
ST_7 : Operation 500 [1/1] (0.00ns)   --->   "%bitcast_ln392_3 = bitcast i32 %f_op_read" [../src/ban.cpp:392]   --->   Operation 500 'bitcast' 'bitcast_ln392_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392_3, i32 23, i32 30" [../src/ban.cpp:392]   --->   Operation 501 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln392_3 = trunc i32 %bitcast_ln392_3" [../src/ban.cpp:392]   --->   Operation 502 'trunc' 'trunc_ln392_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.84ns)   --->   "%icmp_ln392_6 = icmp_ne  i8 %tmp_156, i8 255" [../src/ban.cpp:392]   --->   Operation 503 'icmp' 'icmp_ln392_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (1.05ns)   --->   "%icmp_ln392_7 = icmp_eq  i23 %trunc_ln392_3, i23 0" [../src/ban.cpp:392]   --->   Operation 504 'icmp' 'icmp_ln392_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.28ns)   --->   "%or_ln392_3 = or i1 %icmp_ln392_7, i1 %icmp_ln392_6" [../src/ban.cpp:392]   --->   Operation 505 'or' 'or_ln392_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 506 [1/2] (2.78ns)   --->   "%tmp_157 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 506 'fcmp' 'tmp_157' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.28ns)   --->   "%and_ln392_3 = and i1 %or_ln392_3, i1 %tmp_157" [../src/ban.cpp:392]   --->   Operation 507 'and' 'and_ln392_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.57ns)   --->   "%br_ln392 = br i1 %and_ln392_3, void, void %_ZgefRK3Ban.exit768" [../src/ban.cpp:392]   --->   Operation 508 'br' 'br_ln392' <Predicate = true> <Delay = 0.57>
ST_7 : Operation 509 [2/2] (2.78ns)   --->   "%tmp_194 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 509 'fcmp' 'tmp_194' <Predicate = (!and_ln392_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 2> <Delay = 3.64>
ST_8 : Operation 510 [1/2] (2.78ns)   --->   "%tmp_194 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 510 'fcmp' 'tmp_194' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 511 [1/1] (0.28ns)   --->   "%and_ln394_3 = and i1 %or_ln392_3, i1 %tmp_194" [../src/ban.cpp:394]   --->   Operation 511 'and' 'and_ln394_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 512 [1/1] (0.57ns)   --->   "%br_ln394 = br i1 %and_ln394_3, void, void %_ZgefRK3Ban.exit768" [../src/ban.cpp:394]   --->   Operation 512 'br' 'br_ln394' <Predicate = true> <Delay = 0.57>

State 9 <SV = 7> <Delay = 2.78>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln397_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:397]   --->   Operation 513 'partselect' 'trunc_ln397_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 514 [1/1] (0.00ns)   --->   "%bitcast_ln397_3 = bitcast i32 %trunc_ln397_3" [../src/ban.cpp:397]   --->   Operation 514 'bitcast' 'bitcast_ln397_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 515 [2/2] (2.78ns)   --->   "%tmp_219 = fcmp_ogt  i32 %bitcast_ln397_3, i32 0" [../src/ban.cpp:397]   --->   Operation 515 'fcmp' 'tmp_219' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 3.06>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:397]   --->   Operation 516 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln397_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:397]   --->   Operation 517 'partselect' 'trunc_ln397_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (0.84ns)   --->   "%icmp_ln397_6 = icmp_ne  i8 %tmp_218, i8 255" [../src/ban.cpp:397]   --->   Operation 518 'icmp' 'icmp_ln397_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 519 [1/1] (1.05ns)   --->   "%icmp_ln397_7 = icmp_eq  i23 %trunc_ln397_7, i23 0" [../src/ban.cpp:397]   --->   Operation 519 'icmp' 'icmp_ln397_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln397_3)   --->   "%or_ln397_3 = or i1 %icmp_ln397_7, i1 %icmp_ln397_6" [../src/ban.cpp:397]   --->   Operation 520 'or' 'or_ln397_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 521 [1/2] (2.78ns)   --->   "%tmp_219 = fcmp_ogt  i32 %bitcast_ln397_3, i32 0" [../src/ban.cpp:397]   --->   Operation 521 'fcmp' 'tmp_219' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 522 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln397_3 = and i1 %or_ln397_3, i1 %tmp_219" [../src/ban.cpp:397]   --->   Operation 522 'and' 'and_ln397_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 523 [1/1] (0.57ns)   --->   "%br_ln397 = br void %_ZgefRK3Ban.exit768" [../src/ban.cpp:397]   --->   Operation 523 'br' 'br_ln397' <Predicate = true> <Delay = 0.57>

State 11 <SV = 7> <Delay = 2.78>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln386_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:386]   --->   Operation 524 'partselect' 'trunc_ln386_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln386_3 = bitcast i32 %trunc_ln386_3" [../src/ban.cpp:386]   --->   Operation 525 'bitcast' 'bitcast_ln386_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [2/2] (2.78ns)   --->   "%tmp_92 = fcmp_ogt  i32 %bitcast_ln386_3, i32 0" [../src/ban.cpp:386]   --->   Operation 526 'fcmp' 'tmp_92' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 3.06>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:386]   --->   Operation 527 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln386_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:386]   --->   Operation 528 'partselect' 'trunc_ln386_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (0.84ns)   --->   "%icmp_ln386_6 = icmp_ne  i8 %tmp_91, i8 255" [../src/ban.cpp:386]   --->   Operation 529 'icmp' 'icmp_ln386_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 530 [1/1] (1.05ns)   --->   "%icmp_ln386_7 = icmp_eq  i23 %trunc_ln386_7, i23 0" [../src/ban.cpp:386]   --->   Operation 530 'icmp' 'icmp_ln386_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_3)   --->   "%or_ln386_3 = or i1 %icmp_ln386_7, i1 %icmp_ln386_6" [../src/ban.cpp:386]   --->   Operation 531 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 532 [1/2] (2.78ns)   --->   "%tmp_92 = fcmp_ogt  i32 %bitcast_ln386_3, i32 0" [../src/ban.cpp:386]   --->   Operation 532 'fcmp' 'tmp_92' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 533 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln386_3 = and i1 %or_ln386_3, i1 %tmp_92" [../src/ban.cpp:386]   --->   Operation 533 'and' 'and_ln386_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 534 [1/1] (0.57ns)   --->   "%br_ln386 = br void %_ZgefRK3Ban.exit768" [../src/ban.cpp:386]   --->   Operation 534 'br' 'br_ln386' <Predicate = true> <Delay = 0.57>

State 13 <SV = 9> <Delay = 0.79>
ST_13 : Operation 535 [1/1] (0.00ns)   --->   "%retval_0_i_i766 = phi i1 %and_ln386_3, void, i1 %and_ln397_3, void, i1 %res_20_loc_load, void %.preheader.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:386]   --->   Operation 535 'phi' 'retval_0_i_i766' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 536 [1/1] (0.28ns)   --->   "%out_103 = xor i1 %retval_0_i_i766, i1 1" [../src/ban.h:127]   --->   Operation 536 'xor' 'out_103' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i1 %out_103" [../src/ban_interface.cpp:169]   --->   Operation 537 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (0.79ns)   --->   "%br_ln170 = br void %._crit_edge" [../src/ban_interface.cpp:170]   --->   Operation 538 'br' 'br_ln170' <Predicate = true> <Delay = 0.79>

State 14 <SV = 1> <Delay = 3.64>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:367]   --->   Operation 539 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln367_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:367]   --->   Operation 540 'partselect' 'trunc_ln367_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln367_7 = bitcast i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 541 'bitcast' 'bitcast_ln367_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_7, i32 23, i32 30" [../src/ban.cpp:367]   --->   Operation 542 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln367_9 = trunc i32 %bitcast_ln367_7" [../src/ban.cpp:367]   --->   Operation 543 'trunc' 'trunc_ln367_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 544 [1/1] (0.84ns)   --->   "%icmp_ln367_12 = icmp_ne  i8 %tmp_153, i8 255" [../src/ban.cpp:367]   --->   Operation 544 'icmp' 'icmp_ln367_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 545 [1/1] (1.05ns)   --->   "%icmp_ln367_13 = icmp_eq  i23 %trunc_ln367_s, i23 0" [../src/ban.cpp:367]   --->   Operation 545 'icmp' 'icmp_ln367_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln367_6)   --->   "%or_ln367_6 = or i1 %icmp_ln367_13, i1 %icmp_ln367_12" [../src/ban.cpp:367]   --->   Operation 546 'or' 'or_ln367_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 547 [1/1] (0.84ns)   --->   "%icmp_ln367_14 = icmp_ne  i8 %tmp_154, i8 255" [../src/ban.cpp:367]   --->   Operation 547 'icmp' 'icmp_ln367_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 548 [1/1] (1.05ns)   --->   "%icmp_ln367_15 = icmp_eq  i23 %trunc_ln367_9, i23 0" [../src/ban.cpp:367]   --->   Operation 548 'icmp' 'icmp_ln367_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln367_6)   --->   "%or_ln367_7 = or i1 %icmp_ln367_15, i1 %icmp_ln367_14" [../src/ban.cpp:367]   --->   Operation 549 'or' 'or_ln367_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 550 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln367_6 = and i1 %or_ln367_6, i1 %or_ln367_7" [../src/ban.cpp:367]   --->   Operation 550 'and' 'and_ln367_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 551 [1/2] (2.78ns)   --->   "%tmp_155 = fcmp_olt  i32 %bitcast_ln367_3, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 551 'fcmp' 'tmp_155' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 552 [1/1] (0.28ns)   --->   "%and_ln367_7 = and i1 %and_ln367_6, i1 %tmp_155" [../src/ban.cpp:367]   --->   Operation 552 'and' 'and_ln367_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 553 [1/1] (0.57ns)   --->   "%br_ln367 = br i1 %and_ln367_7, void, void %_ZlefRK3Ban.exit740" [../src/ban.cpp:367]   --->   Operation 553 'br' 'br_ln367' <Predicate = true> <Delay = 0.57>
ST_14 : Operation 554 [2/2] (2.78ns)   --->   "%tmp_193 = fcmp_ogt  i32 %bitcast_ln367_3, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 554 'fcmp' 'tmp_193' <Predicate = (!and_ln367_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 2> <Delay = 3.64>
ST_15 : Operation 555 [1/2] (2.78ns)   --->   "%tmp_193 = fcmp_ogt  i32 %bitcast_ln367_3, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 555 'fcmp' 'tmp_193' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 556 [1/1] (0.28ns)   --->   "%and_ln369_3 = and i1 %and_ln367_6, i1 %tmp_193" [../src/ban.cpp:369]   --->   Operation 556 'and' 'and_ln369_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 557 [1/1] (0.57ns)   --->   "%br_ln369 = br i1 %and_ln369_3, void %.preheader1.preheader, void %_ZlefRK3Ban.exit740" [../src/ban.cpp:369]   --->   Operation 557 'br' 'br_ln369' <Predicate = true> <Delay = 0.57>

State 16 <SV = 6> <Delay = 2.85>
ST_16 : Operation 558 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_121, i128 %b_op1_read, i1 %res_19_loc" [../src/ban_interface.cpp:9]   --->   Operation 558 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 7> <Delay = 0.00>
ST_17 : Operation 559 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_121, i128 %b_op1_read, i1 %res_19_loc" [../src/ban_interface.cpp:9]   --->   Operation 559 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 8> <Delay = 0.57>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%res_19_loc_load = load i1 %res_19_loc"   --->   Operation 560 'load' 'res_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZlefRK3Ban.exit740"   --->   Operation 561 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 19 <SV = 1> <Delay = 3.64>
ST_19 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln356_3 = bitcast i32 %f_op_read" [../src/ban.cpp:356]   --->   Operation 562 'bitcast' 'bitcast_ln356_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356_3, i32 23, i32 30" [../src/ban.cpp:356]   --->   Operation 563 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln356_3 = trunc i32 %bitcast_ln356_3" [../src/ban.cpp:356]   --->   Operation 564 'trunc' 'trunc_ln356_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 565 [1/1] (0.84ns)   --->   "%icmp_ln356_6 = icmp_ne  i8 %tmp_151, i8 255" [../src/ban.cpp:356]   --->   Operation 565 'icmp' 'icmp_ln356_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 566 [1/1] (1.05ns)   --->   "%icmp_ln356_7 = icmp_eq  i23 %trunc_ln356_3, i23 0" [../src/ban.cpp:356]   --->   Operation 566 'icmp' 'icmp_ln356_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 567 [1/1] (0.28ns)   --->   "%or_ln356_3 = or i1 %icmp_ln356_7, i1 %icmp_ln356_6" [../src/ban.cpp:356]   --->   Operation 567 'or' 'or_ln356_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 568 [1/2] (2.78ns)   --->   "%tmp_152 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 568 'fcmp' 'tmp_152' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 569 [1/1] (0.28ns)   --->   "%and_ln356_3 = and i1 %or_ln356_3, i1 %tmp_152" [../src/ban.cpp:356]   --->   Operation 569 'and' 'and_ln356_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 570 [1/1] (0.57ns)   --->   "%br_ln356 = br i1 %and_ln356_3, void, void %_ZlefRK3Ban.exit740" [../src/ban.cpp:356]   --->   Operation 570 'br' 'br_ln356' <Predicate = true> <Delay = 0.57>
ST_19 : Operation 571 [2/2] (2.78ns)   --->   "%tmp_192 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 571 'fcmp' 'tmp_192' <Predicate = (!and_ln356_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 2> <Delay = 3.64>
ST_20 : Operation 572 [1/2] (2.78ns)   --->   "%tmp_192 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 572 'fcmp' 'tmp_192' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 573 [1/1] (0.28ns)   --->   "%and_ln358_3 = and i1 %or_ln356_3, i1 %tmp_192" [../src/ban.cpp:358]   --->   Operation 573 'and' 'and_ln358_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 574 [1/1] (0.57ns)   --->   "%br_ln358 = br i1 %and_ln358_3, void, void %_ZlefRK3Ban.exit740" [../src/ban.cpp:358]   --->   Operation 574 'br' 'br_ln358' <Predicate = true> <Delay = 0.57>

State 21 <SV = 7> <Delay = 2.78>
ST_21 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln361_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:361]   --->   Operation 575 'partselect' 'trunc_ln361_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln361_3 = bitcast i32 %trunc_ln361_3" [../src/ban.cpp:361]   --->   Operation 576 'bitcast' 'bitcast_ln361_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 577 [2/2] (2.78ns)   --->   "%tmp_217 = fcmp_olt  i32 %bitcast_ln361_3, i32 0" [../src/ban.cpp:361]   --->   Operation 577 'fcmp' 'tmp_217' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 3.06>
ST_22 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:361]   --->   Operation 578 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln361_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:361]   --->   Operation 579 'partselect' 'trunc_ln361_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 580 [1/1] (0.84ns)   --->   "%icmp_ln361_6 = icmp_ne  i8 %tmp_216, i8 255" [../src/ban.cpp:361]   --->   Operation 580 'icmp' 'icmp_ln361_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 581 [1/1] (1.05ns)   --->   "%icmp_ln361_7 = icmp_eq  i23 %trunc_ln361_7, i23 0" [../src/ban.cpp:361]   --->   Operation 581 'icmp' 'icmp_ln361_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln361_3)   --->   "%or_ln361_3 = or i1 %icmp_ln361_7, i1 %icmp_ln361_6" [../src/ban.cpp:361]   --->   Operation 582 'or' 'or_ln361_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 583 [1/2] (2.78ns)   --->   "%tmp_217 = fcmp_olt  i32 %bitcast_ln361_3, i32 0" [../src/ban.cpp:361]   --->   Operation 583 'fcmp' 'tmp_217' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 584 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln361_3 = and i1 %or_ln361_3, i1 %tmp_217" [../src/ban.cpp:361]   --->   Operation 584 'and' 'and_ln361_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 585 [1/1] (0.57ns)   --->   "%br_ln361 = br void %_ZlefRK3Ban.exit740" [../src/ban.cpp:361]   --->   Operation 585 'br' 'br_ln361' <Predicate = true> <Delay = 0.57>

State 23 <SV = 7> <Delay = 2.78>
ST_23 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln350_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:350]   --->   Operation 586 'partselect' 'trunc_ln350_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln350_3 = bitcast i32 %trunc_ln350_3" [../src/ban.cpp:350]   --->   Operation 587 'bitcast' 'bitcast_ln350_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 588 [2/2] (2.78ns)   --->   "%tmp_90 = fcmp_olt  i32 %bitcast_ln350_3, i32 0" [../src/ban.cpp:350]   --->   Operation 588 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 3.06>
ST_24 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:350]   --->   Operation 589 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln350_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:350]   --->   Operation 590 'partselect' 'trunc_ln350_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 591 [1/1] (0.84ns)   --->   "%icmp_ln350_6 = icmp_ne  i8 %tmp_89, i8 255" [../src/ban.cpp:350]   --->   Operation 591 'icmp' 'icmp_ln350_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 592 [1/1] (1.05ns)   --->   "%icmp_ln350_7 = icmp_eq  i23 %trunc_ln350_7, i23 0" [../src/ban.cpp:350]   --->   Operation 592 'icmp' 'icmp_ln350_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln350_3)   --->   "%or_ln350_3 = or i1 %icmp_ln350_7, i1 %icmp_ln350_6" [../src/ban.cpp:350]   --->   Operation 593 'or' 'or_ln350_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 594 [1/2] (2.78ns)   --->   "%tmp_90 = fcmp_olt  i32 %bitcast_ln350_3, i32 0" [../src/ban.cpp:350]   --->   Operation 594 'fcmp' 'tmp_90' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 595 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln350_3 = and i1 %or_ln350_3, i1 %tmp_90" [../src/ban.cpp:350]   --->   Operation 595 'and' 'and_ln350_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 596 [1/1] (0.57ns)   --->   "%br_ln350 = br void %_ZlefRK3Ban.exit740" [../src/ban.cpp:350]   --->   Operation 596 'br' 'br_ln350' <Predicate = true> <Delay = 0.57>

State 25 <SV = 9> <Delay = 0.79>
ST_25 : Operation 597 [1/1] (0.00ns)   --->   "%retval_0_i_i738 = phi i1 %and_ln350_3, void, i1 %and_ln361_3, void, i1 %res_19_loc_load, void %.preheader1.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:350]   --->   Operation 597 'phi' 'retval_0_i_i738' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 598 [1/1] (0.28ns)   --->   "%out_102 = xor i1 %retval_0_i_i738, i1 1" [../src/ban.h:126]   --->   Operation 598 'xor' 'out_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i1 %out_102" [../src/ban_interface.cpp:165]   --->   Operation 599 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 600 [1/1] (0.79ns)   --->   "%br_ln166 = br void %._crit_edge" [../src/ban_interface.cpp:166]   --->   Operation 600 'br' 'br_ln166' <Predicate = true> <Delay = 0.79>

State 26 <SV = 1> <Delay = 3.64>
ST_26 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:403]   --->   Operation 601 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln403_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:403]   --->   Operation 602 'partselect' 'trunc_ln403_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%bitcast_ln403_6 = bitcast i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 603 'bitcast' 'bitcast_ln403_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_6, i32 23, i32 30" [../src/ban.cpp:403]   --->   Operation 604 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln403_7 = trunc i32 %bitcast_ln403_6" [../src/ban.cpp:403]   --->   Operation 605 'trunc' 'trunc_ln403_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 606 [1/1] (0.84ns)   --->   "%icmp_ln403_8 = icmp_ne  i8 %tmp_148, i8 255" [../src/ban.cpp:403]   --->   Operation 606 'icmp' 'icmp_ln403_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 607 [1/1] (1.05ns)   --->   "%icmp_ln403_9 = icmp_eq  i23 %trunc_ln403_8, i23 0" [../src/ban.cpp:403]   --->   Operation 607 'icmp' 'icmp_ln403_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln403_4)   --->   "%or_ln403_4 = or i1 %icmp_ln403_9, i1 %icmp_ln403_8" [../src/ban.cpp:403]   --->   Operation 608 'or' 'or_ln403_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 609 [1/1] (0.84ns)   --->   "%icmp_ln403_10 = icmp_ne  i8 %tmp_149, i8 255" [../src/ban.cpp:403]   --->   Operation 609 'icmp' 'icmp_ln403_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 610 [1/1] (1.05ns)   --->   "%icmp_ln403_11 = icmp_eq  i23 %trunc_ln403_7, i23 0" [../src/ban.cpp:403]   --->   Operation 610 'icmp' 'icmp_ln403_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln403_4)   --->   "%or_ln403_5 = or i1 %icmp_ln403_11, i1 %icmp_ln403_10" [../src/ban.cpp:403]   --->   Operation 611 'or' 'or_ln403_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 612 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln403_4 = and i1 %or_ln403_4, i1 %or_ln403_5" [../src/ban.cpp:403]   --->   Operation 612 'and' 'and_ln403_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 613 [1/2] (2.78ns)   --->   "%tmp_150 = fcmp_ogt  i32 %bitcast_ln403_2, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 613 'fcmp' 'tmp_150' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 614 [1/1] (0.28ns)   --->   "%and_ln403_5 = and i1 %and_ln403_4, i1 %tmp_150" [../src/ban.cpp:403]   --->   Operation 614 'and' 'and_ln403_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 615 [1/1] (0.57ns)   --->   "%br_ln403 = br i1 %and_ln403_5, void, void %_ZgefRK3Ban.exit" [../src/ban.cpp:403]   --->   Operation 615 'br' 'br_ln403' <Predicate = true> <Delay = 0.57>
ST_26 : Operation 616 [2/2] (2.78ns)   --->   "%tmp_191 = fcmp_olt  i32 %bitcast_ln403_2, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 616 'fcmp' 'tmp_191' <Predicate = (!and_ln403_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 2> <Delay = 3.64>
ST_27 : Operation 617 [1/2] (2.78ns)   --->   "%tmp_191 = fcmp_olt  i32 %bitcast_ln403_2, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 617 'fcmp' 'tmp_191' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 618 [1/1] (0.28ns)   --->   "%and_ln405_2 = and i1 %and_ln403_4, i1 %tmp_191" [../src/ban.cpp:405]   --->   Operation 618 'and' 'and_ln405_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 619 [1/1] (0.57ns)   --->   "%br_ln405 = br i1 %and_ln405_2, void %.preheader2.preheader, void %_ZgefRK3Ban.exit" [../src/ban.cpp:405]   --->   Operation 619 'br' 'br_ln405' <Predicate = true> <Delay = 0.57>

State 28 <SV = 6> <Delay = 2.85>
ST_28 : Operation 620 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_120, i128 %b_op1_read, i1 %res_18_loc" [../src/ban_interface.cpp:9]   --->   Operation 620 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 7> <Delay = 0.00>
ST_29 : Operation 621 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_120, i128 %b_op1_read, i1 %res_18_loc" [../src/ban_interface.cpp:9]   --->   Operation 621 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 8> <Delay = 0.57>
ST_30 : Operation 622 [1/1] (0.00ns)   --->   "%res_18_loc_load = load i1 %res_18_loc"   --->   Operation 622 'load' 'res_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 623 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZgefRK3Ban.exit"   --->   Operation 623 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 31 <SV = 1> <Delay = 3.64>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%bitcast_ln392_2 = bitcast i32 %f_op_read" [../src/ban.cpp:392]   --->   Operation 624 'bitcast' 'bitcast_ln392_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392_2, i32 23, i32 30" [../src/ban.cpp:392]   --->   Operation 625 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln392_2 = trunc i32 %bitcast_ln392_2" [../src/ban.cpp:392]   --->   Operation 626 'trunc' 'trunc_ln392_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (0.84ns)   --->   "%icmp_ln392_4 = icmp_ne  i8 %tmp_146, i8 255" [../src/ban.cpp:392]   --->   Operation 627 'icmp' 'icmp_ln392_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 628 [1/1] (1.05ns)   --->   "%icmp_ln392_5 = icmp_eq  i23 %trunc_ln392_2, i23 0" [../src/ban.cpp:392]   --->   Operation 628 'icmp' 'icmp_ln392_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 629 [1/1] (0.28ns)   --->   "%or_ln392_2 = or i1 %icmp_ln392_5, i1 %icmp_ln392_4" [../src/ban.cpp:392]   --->   Operation 629 'or' 'or_ln392_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 630 [1/2] (2.78ns)   --->   "%tmp_147 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 630 'fcmp' 'tmp_147' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 631 [1/1] (0.28ns)   --->   "%and_ln392_2 = and i1 %or_ln392_2, i1 %tmp_147" [../src/ban.cpp:392]   --->   Operation 631 'and' 'and_ln392_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 632 [1/1] (0.57ns)   --->   "%br_ln392 = br i1 %and_ln392_2, void, void %_ZgefRK3Ban.exit" [../src/ban.cpp:392]   --->   Operation 632 'br' 'br_ln392' <Predicate = true> <Delay = 0.57>
ST_31 : Operation 633 [2/2] (2.78ns)   --->   "%tmp_190 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 633 'fcmp' 'tmp_190' <Predicate = (!and_ln392_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 2> <Delay = 3.64>
ST_32 : Operation 634 [1/2] (2.78ns)   --->   "%tmp_190 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 634 'fcmp' 'tmp_190' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 635 [1/1] (0.28ns)   --->   "%and_ln394_2 = and i1 %or_ln392_2, i1 %tmp_190" [../src/ban.cpp:394]   --->   Operation 635 'and' 'and_ln394_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 636 [1/1] (0.57ns)   --->   "%br_ln394 = br i1 %and_ln394_2, void, void %_ZgefRK3Ban.exit" [../src/ban.cpp:394]   --->   Operation 636 'br' 'br_ln394' <Predicate = true> <Delay = 0.57>

State 33 <SV = 7> <Delay = 2.78>
ST_33 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln397_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:397]   --->   Operation 637 'partselect' 'trunc_ln397_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 638 [1/1] (0.00ns)   --->   "%bitcast_ln397_2 = bitcast i32 %trunc_ln397_2" [../src/ban.cpp:397]   --->   Operation 638 'bitcast' 'bitcast_ln397_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 639 [2/2] (2.78ns)   --->   "%tmp_215 = fcmp_ogt  i32 %bitcast_ln397_2, i32 0" [../src/ban.cpp:397]   --->   Operation 639 'fcmp' 'tmp_215' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 8> <Delay = 3.06>
ST_34 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:397]   --->   Operation 640 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln397_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:397]   --->   Operation 641 'partselect' 'trunc_ln397_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 642 [1/1] (0.84ns)   --->   "%icmp_ln397_4 = icmp_ne  i8 %tmp_214, i8 255" [../src/ban.cpp:397]   --->   Operation 642 'icmp' 'icmp_ln397_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 643 [1/1] (1.05ns)   --->   "%icmp_ln397_5 = icmp_eq  i23 %trunc_ln397_6, i23 0" [../src/ban.cpp:397]   --->   Operation 643 'icmp' 'icmp_ln397_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln397_2)   --->   "%or_ln397_2 = or i1 %icmp_ln397_5, i1 %icmp_ln397_4" [../src/ban.cpp:397]   --->   Operation 644 'or' 'or_ln397_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 645 [1/2] (2.78ns)   --->   "%tmp_215 = fcmp_ogt  i32 %bitcast_ln397_2, i32 0" [../src/ban.cpp:397]   --->   Operation 645 'fcmp' 'tmp_215' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 646 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln397_2 = and i1 %or_ln397_2, i1 %tmp_215" [../src/ban.cpp:397]   --->   Operation 646 'and' 'and_ln397_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 647 [1/1] (0.57ns)   --->   "%br_ln397 = br void %_ZgefRK3Ban.exit" [../src/ban.cpp:397]   --->   Operation 647 'br' 'br_ln397' <Predicate = true> <Delay = 0.57>

State 35 <SV = 7> <Delay = 2.78>
ST_35 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln386_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:386]   --->   Operation 648 'partselect' 'trunc_ln386_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 649 [1/1] (0.00ns)   --->   "%bitcast_ln386_2 = bitcast i32 %trunc_ln386_2" [../src/ban.cpp:386]   --->   Operation 649 'bitcast' 'bitcast_ln386_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 650 [2/2] (2.78ns)   --->   "%tmp_88 = fcmp_ogt  i32 %bitcast_ln386_2, i32 0" [../src/ban.cpp:386]   --->   Operation 650 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 8> <Delay = 3.06>
ST_36 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:386]   --->   Operation 651 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln386_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:386]   --->   Operation 652 'partselect' 'trunc_ln386_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 653 [1/1] (0.84ns)   --->   "%icmp_ln386_4 = icmp_ne  i8 %tmp_87, i8 255" [../src/ban.cpp:386]   --->   Operation 653 'icmp' 'icmp_ln386_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 654 [1/1] (1.05ns)   --->   "%icmp_ln386_5 = icmp_eq  i23 %trunc_ln386_6, i23 0" [../src/ban.cpp:386]   --->   Operation 654 'icmp' 'icmp_ln386_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_2)   --->   "%or_ln386_2 = or i1 %icmp_ln386_5, i1 %icmp_ln386_4" [../src/ban.cpp:386]   --->   Operation 655 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 656 [1/2] (2.78ns)   --->   "%tmp_88 = fcmp_ogt  i32 %bitcast_ln386_2, i32 0" [../src/ban.cpp:386]   --->   Operation 656 'fcmp' 'tmp_88' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 657 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln386_2 = and i1 %or_ln386_2, i1 %tmp_88" [../src/ban.cpp:386]   --->   Operation 657 'and' 'and_ln386_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 658 [1/1] (0.57ns)   --->   "%br_ln386 = br void %_ZgefRK3Ban.exit" [../src/ban.cpp:386]   --->   Operation 658 'br' 'br_ln386' <Predicate = true> <Delay = 0.57>

State 37 <SV = 9> <Delay = 0.79>
ST_37 : Operation 659 [1/1] (0.00ns)   --->   "%retval_0_i_i711 = phi i1 %and_ln386_2, void, i1 %and_ln397_2, void, i1 %res_18_loc_load, void %.preheader2.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:386]   --->   Operation 659 'phi' 'retval_0_i_i711' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 660 [1/1] (0.28ns)   --->   "%out_101 = xor i1 %retval_0_i_i711, i1 1" [../src/ban.h:127]   --->   Operation 660 'xor' 'out_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i1 %out_101" [../src/ban_interface.cpp:161]   --->   Operation 661 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 662 [1/1] (0.79ns)   --->   "%br_ln162 = br void %._crit_edge" [../src/ban_interface.cpp:162]   --->   Operation 662 'br' 'br_ln162' <Predicate = true> <Delay = 0.79>

State 38 <SV = 1> <Delay = 3.64>
ST_38 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:367]   --->   Operation 663 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln367_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:367]   --->   Operation 664 'partselect' 'trunc_ln367_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 665 [1/1] (0.00ns)   --->   "%bitcast_ln367_6 = bitcast i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 665 'bitcast' 'bitcast_ln367_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_6, i32 23, i32 30" [../src/ban.cpp:367]   --->   Operation 666 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln367_7 = trunc i32 %bitcast_ln367_6" [../src/ban.cpp:367]   --->   Operation 667 'trunc' 'trunc_ln367_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 668 [1/1] (0.84ns)   --->   "%icmp_ln367_8 = icmp_ne  i8 %tmp_143, i8 255" [../src/ban.cpp:367]   --->   Operation 668 'icmp' 'icmp_ln367_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 669 [1/1] (1.05ns)   --->   "%icmp_ln367_9 = icmp_eq  i23 %trunc_ln367_8, i23 0" [../src/ban.cpp:367]   --->   Operation 669 'icmp' 'icmp_ln367_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln367_4)   --->   "%or_ln367_4 = or i1 %icmp_ln367_9, i1 %icmp_ln367_8" [../src/ban.cpp:367]   --->   Operation 670 'or' 'or_ln367_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 671 [1/1] (0.84ns)   --->   "%icmp_ln367_10 = icmp_ne  i8 %tmp_144, i8 255" [../src/ban.cpp:367]   --->   Operation 671 'icmp' 'icmp_ln367_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 672 [1/1] (1.05ns)   --->   "%icmp_ln367_11 = icmp_eq  i23 %trunc_ln367_7, i23 0" [../src/ban.cpp:367]   --->   Operation 672 'icmp' 'icmp_ln367_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln367_4)   --->   "%or_ln367_5 = or i1 %icmp_ln367_11, i1 %icmp_ln367_10" [../src/ban.cpp:367]   --->   Operation 673 'or' 'or_ln367_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 674 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln367_4 = and i1 %or_ln367_4, i1 %or_ln367_5" [../src/ban.cpp:367]   --->   Operation 674 'and' 'and_ln367_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 675 [1/2] (2.78ns)   --->   "%tmp_145 = fcmp_olt  i32 %bitcast_ln367_2, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 675 'fcmp' 'tmp_145' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 676 [1/1] (0.28ns)   --->   "%and_ln367_5 = and i1 %and_ln367_4, i1 %tmp_145" [../src/ban.cpp:367]   --->   Operation 676 'and' 'and_ln367_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 677 [1/1] (0.57ns)   --->   "%br_ln367 = br i1 %and_ln367_5, void, void %_ZlefRK3Ban.exit" [../src/ban.cpp:367]   --->   Operation 677 'br' 'br_ln367' <Predicate = true> <Delay = 0.57>
ST_38 : Operation 678 [2/2] (2.78ns)   --->   "%tmp_189 = fcmp_ogt  i32 %bitcast_ln367_2, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 678 'fcmp' 'tmp_189' <Predicate = (!and_ln367_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 2> <Delay = 3.64>
ST_39 : Operation 679 [1/2] (2.78ns)   --->   "%tmp_189 = fcmp_ogt  i32 %bitcast_ln367_2, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 679 'fcmp' 'tmp_189' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 680 [1/1] (0.28ns)   --->   "%and_ln369_2 = and i1 %and_ln367_4, i1 %tmp_189" [../src/ban.cpp:369]   --->   Operation 680 'and' 'and_ln369_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 681 [1/1] (0.57ns)   --->   "%br_ln369 = br i1 %and_ln369_2, void %.preheader3.preheader, void %_ZlefRK3Ban.exit" [../src/ban.cpp:369]   --->   Operation 681 'br' 'br_ln369' <Predicate = true> <Delay = 0.57>

State 40 <SV = 6> <Delay = 2.85>
ST_40 : Operation 682 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_119, i128 %b_op1_read, i1 %res_17_loc" [../src/ban_interface.cpp:9]   --->   Operation 682 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 7> <Delay = 0.00>
ST_41 : Operation 683 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_119, i128 %b_op1_read, i1 %res_17_loc" [../src/ban_interface.cpp:9]   --->   Operation 683 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 8> <Delay = 0.57>
ST_42 : Operation 684 [1/1] (0.00ns)   --->   "%res_17_loc_load = load i1 %res_17_loc"   --->   Operation 684 'load' 'res_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 685 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZlefRK3Ban.exit"   --->   Operation 685 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 43 <SV = 1> <Delay = 3.64>
ST_43 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln356_2 = bitcast i32 %f_op_read" [../src/ban.cpp:356]   --->   Operation 686 'bitcast' 'bitcast_ln356_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356_2, i32 23, i32 30" [../src/ban.cpp:356]   --->   Operation 687 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln356_2 = trunc i32 %bitcast_ln356_2" [../src/ban.cpp:356]   --->   Operation 688 'trunc' 'trunc_ln356_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 689 [1/1] (0.84ns)   --->   "%icmp_ln356_4 = icmp_ne  i8 %tmp_141, i8 255" [../src/ban.cpp:356]   --->   Operation 689 'icmp' 'icmp_ln356_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 690 [1/1] (1.05ns)   --->   "%icmp_ln356_5 = icmp_eq  i23 %trunc_ln356_2, i23 0" [../src/ban.cpp:356]   --->   Operation 690 'icmp' 'icmp_ln356_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 691 [1/1] (0.28ns)   --->   "%or_ln356_2 = or i1 %icmp_ln356_5, i1 %icmp_ln356_4" [../src/ban.cpp:356]   --->   Operation 691 'or' 'or_ln356_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 692 [1/2] (2.78ns)   --->   "%tmp_142 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 692 'fcmp' 'tmp_142' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 693 [1/1] (0.28ns)   --->   "%and_ln356_2 = and i1 %or_ln356_2, i1 %tmp_142" [../src/ban.cpp:356]   --->   Operation 693 'and' 'and_ln356_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 694 [1/1] (0.57ns)   --->   "%br_ln356 = br i1 %and_ln356_2, void, void %_ZlefRK3Ban.exit" [../src/ban.cpp:356]   --->   Operation 694 'br' 'br_ln356' <Predicate = true> <Delay = 0.57>
ST_43 : Operation 695 [2/2] (2.78ns)   --->   "%tmp_188 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 695 'fcmp' 'tmp_188' <Predicate = (!and_ln356_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 2> <Delay = 3.64>
ST_44 : Operation 696 [1/2] (2.78ns)   --->   "%tmp_188 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 696 'fcmp' 'tmp_188' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 697 [1/1] (0.28ns)   --->   "%and_ln358_2 = and i1 %or_ln356_2, i1 %tmp_188" [../src/ban.cpp:358]   --->   Operation 697 'and' 'and_ln358_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 698 [1/1] (0.57ns)   --->   "%br_ln358 = br i1 %and_ln358_2, void, void %_ZlefRK3Ban.exit" [../src/ban.cpp:358]   --->   Operation 698 'br' 'br_ln358' <Predicate = true> <Delay = 0.57>

State 45 <SV = 7> <Delay = 2.78>
ST_45 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln361_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:361]   --->   Operation 699 'partselect' 'trunc_ln361_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 700 [1/1] (0.00ns)   --->   "%bitcast_ln361_2 = bitcast i32 %trunc_ln361_2" [../src/ban.cpp:361]   --->   Operation 700 'bitcast' 'bitcast_ln361_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 701 [2/2] (2.78ns)   --->   "%tmp_213 = fcmp_olt  i32 %bitcast_ln361_2, i32 0" [../src/ban.cpp:361]   --->   Operation 701 'fcmp' 'tmp_213' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 8> <Delay = 3.06>
ST_46 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:361]   --->   Operation 702 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln361_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:361]   --->   Operation 703 'partselect' 'trunc_ln361_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 704 [1/1] (0.84ns)   --->   "%icmp_ln361_4 = icmp_ne  i8 %tmp_212, i8 255" [../src/ban.cpp:361]   --->   Operation 704 'icmp' 'icmp_ln361_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 705 [1/1] (1.05ns)   --->   "%icmp_ln361_5 = icmp_eq  i23 %trunc_ln361_6, i23 0" [../src/ban.cpp:361]   --->   Operation 705 'icmp' 'icmp_ln361_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln361_2)   --->   "%or_ln361_2 = or i1 %icmp_ln361_5, i1 %icmp_ln361_4" [../src/ban.cpp:361]   --->   Operation 706 'or' 'or_ln361_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 707 [1/2] (2.78ns)   --->   "%tmp_213 = fcmp_olt  i32 %bitcast_ln361_2, i32 0" [../src/ban.cpp:361]   --->   Operation 707 'fcmp' 'tmp_213' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 708 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln361_2 = and i1 %or_ln361_2, i1 %tmp_213" [../src/ban.cpp:361]   --->   Operation 708 'and' 'and_ln361_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 709 [1/1] (0.57ns)   --->   "%br_ln361 = br void %_ZlefRK3Ban.exit" [../src/ban.cpp:361]   --->   Operation 709 'br' 'br_ln361' <Predicate = true> <Delay = 0.57>

State 47 <SV = 7> <Delay = 2.78>
ST_47 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln350_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:350]   --->   Operation 710 'partselect' 'trunc_ln350_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 711 [1/1] (0.00ns)   --->   "%bitcast_ln350_2 = bitcast i32 %trunc_ln350_2" [../src/ban.cpp:350]   --->   Operation 711 'bitcast' 'bitcast_ln350_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 712 [2/2] (2.78ns)   --->   "%tmp_86 = fcmp_olt  i32 %bitcast_ln350_2, i32 0" [../src/ban.cpp:350]   --->   Operation 712 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 8> <Delay = 3.06>
ST_48 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:350]   --->   Operation 713 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln350_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:350]   --->   Operation 714 'partselect' 'trunc_ln350_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 715 [1/1] (0.84ns)   --->   "%icmp_ln350_4 = icmp_ne  i8 %tmp_85, i8 255" [../src/ban.cpp:350]   --->   Operation 715 'icmp' 'icmp_ln350_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 716 [1/1] (1.05ns)   --->   "%icmp_ln350_5 = icmp_eq  i23 %trunc_ln350_6, i23 0" [../src/ban.cpp:350]   --->   Operation 716 'icmp' 'icmp_ln350_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln350_2)   --->   "%or_ln350_2 = or i1 %icmp_ln350_5, i1 %icmp_ln350_4" [../src/ban.cpp:350]   --->   Operation 717 'or' 'or_ln350_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 718 [1/2] (2.78ns)   --->   "%tmp_86 = fcmp_olt  i32 %bitcast_ln350_2, i32 0" [../src/ban.cpp:350]   --->   Operation 718 'fcmp' 'tmp_86' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 719 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln350_2 = and i1 %or_ln350_2, i1 %tmp_86" [../src/ban.cpp:350]   --->   Operation 719 'and' 'and_ln350_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 720 [1/1] (0.57ns)   --->   "%br_ln350 = br void %_ZlefRK3Ban.exit" [../src/ban.cpp:350]   --->   Operation 720 'br' 'br_ln350' <Predicate = true> <Delay = 0.57>

State 49 <SV = 9> <Delay = 0.79>
ST_49 : Operation 721 [1/1] (0.00ns)   --->   "%retval_0_i_i684 = phi i1 %and_ln350_2, void, i1 %and_ln361_2, void, i1 %res_17_loc_load, void %.preheader3.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:350]   --->   Operation 721 'phi' 'retval_0_i_i684' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 722 [1/1] (0.28ns)   --->   "%out_100 = xor i1 %retval_0_i_i684, i1 1" [../src/ban.h:126]   --->   Operation 722 'xor' 'out_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i1 %out_100" [../src/ban_interface.cpp:157]   --->   Operation 723 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 724 [1/1] (0.79ns)   --->   "%br_ln158 = br void %._crit_edge" [../src/ban_interface.cpp:158]   --->   Operation 724 'br' 'br_ln158' <Predicate = true> <Delay = 0.79>

State 50 <SV = 1> <Delay = 3.06>
ST_50 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 725 'partselect' 'tmp_82' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_50 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln61_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 726 'partselect' 'trunc_ln61_20' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_50 : Operation 727 [1/1] (0.00ns)   --->   "%bitcast_ln61_11 = bitcast i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 727 'bitcast' 'bitcast_ln61_11' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_50 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_11, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 728 'partselect' 'tmp_83' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_50 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln61_28 = trunc i32 %bitcast_ln61_11" [../src/ban.cpp:61]   --->   Operation 729 'trunc' 'trunc_ln61_28' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_50 : Operation 730 [1/1] (0.84ns)   --->   "%icmp_ln61_24 = icmp_ne  i8 %tmp_82, i8 255" [../src/ban.cpp:61]   --->   Operation 730 'icmp' 'icmp_ln61_24' <Predicate = (icmp_ln61_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 731 [1/1] (1.05ns)   --->   "%icmp_ln61_25 = icmp_eq  i23 %trunc_ln61_20, i23 0" [../src/ban.cpp:61]   --->   Operation 731 'icmp' 'icmp_ln61_25' <Predicate = (icmp_ln61_5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_10)   --->   "%or_ln61_9 = or i1 %icmp_ln61_25, i1 %icmp_ln61_24" [../src/ban.cpp:61]   --->   Operation 732 'or' 'or_ln61_9' <Predicate = (icmp_ln61_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 733 [1/1] (0.84ns)   --->   "%icmp_ln61_26 = icmp_ne  i8 %tmp_83, i8 255" [../src/ban.cpp:61]   --->   Operation 733 'icmp' 'icmp_ln61_26' <Predicate = (icmp_ln61_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 734 [1/1] (1.05ns)   --->   "%icmp_ln61_27 = icmp_eq  i23 %trunc_ln61_28, i23 0" [../src/ban.cpp:61]   --->   Operation 734 'icmp' 'icmp_ln61_27' <Predicate = (icmp_ln61_5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_10)   --->   "%or_ln61_10 = or i1 %icmp_ln61_27, i1 %icmp_ln61_26" [../src/ban.cpp:61]   --->   Operation 735 'or' 'or_ln61_10' <Predicate = (icmp_ln61_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_10)   --->   "%and_ln61_9 = and i1 %or_ln61_9, i1 %or_ln61_10" [../src/ban.cpp:61]   --->   Operation 736 'and' 'and_ln61_9' <Predicate = (icmp_ln61_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 737 [1/2] (2.78ns)   --->   "%tmp_84 = fcmp_oeq  i32 %bitcast_ln61_5, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 737 'fcmp' 'tmp_84' <Predicate = (icmp_ln61_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 738 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_10 = and i1 %and_ln61_9, i1 %tmp_84" [../src/ban.cpp:61]   --->   Operation 738 'and' 'and_ln61_10' <Predicate = (icmp_ln61_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_10, void %._crit_edge112, void" [../src/ban.cpp:61]   --->   Operation 739 'br' 'br_ln61' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_50 : Operation 740 [1/1] (0.47ns)   --->   "%br_ln62 = br void %_ZnefRK3Ban.exit" [../src/ban.cpp:62]   --->   Operation 740 'br' 'br_ln62' <Predicate = (!and_ln61_10) | (!icmp_ln61_5)> <Delay = 0.47>
ST_50 : Operation 741 [2/2] (2.78ns)   --->   "%tmp_140 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 741 'fcmp' 'tmp_140' <Predicate = (icmp_ln61_5 & and_ln61_10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 2> <Delay = 3.25>
ST_51 : Operation 742 [1/2] (2.78ns)   --->   "%tmp_140 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 742 'fcmp' 'tmp_140' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 743 [1/1] (0.47ns)   --->   "%br_ln64 = br i1 %tmp_140, void %.preheader4.preheader, void %_ZnefRK3Ban.exit" [../src/ban.cpp:64]   --->   Operation 743 'br' 'br_ln64' <Predicate = true> <Delay = 0.47>

State 52 <SV = 6> <Delay = 2.57>
ST_52 : Operation 744 [2/2] (2.57ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_118, i128 %b_op1_read, i1 %res_12_loc" [../src/ban_interface.cpp:9]   --->   Operation 744 'call' 'call_ln9' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 7> <Delay = 0.00>
ST_53 : Operation 745 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_118, i128 %b_op1_read, i1 %res_12_loc" [../src/ban_interface.cpp:9]   --->   Operation 745 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 8> <Delay = 0.47>
ST_54 : Operation 746 [1/1] (0.00ns)   --->   "%res_12_loc_load = load i1 %res_12_loc"   --->   Operation 746 'load' 'res_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 747 [1/1] (0.28ns)   --->   "%phitmp = xor i1 %res_12_loc_load, i1 1"   --->   Operation 747 'xor' 'phitmp' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 748 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZnefRK3Ban.exit"   --->   Operation 748 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 55 <SV = 9> <Delay = 0.79>
ST_55 : Operation 749 [1/1] (0.00ns)   --->   "%out_91 = phi i1 1, void %._crit_edge112, i1 %phitmp, void %.preheader4.preheader, i1 0, void" [../src/ban.h:123]   --->   Operation 749 'phi' 'out_91' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i1 %out_91" [../src/ban_interface.cpp:153]   --->   Operation 750 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 751 [1/1] (0.79ns)   --->   "%br_ln154 = br void %._crit_edge" [../src/ban_interface.cpp:154]   --->   Operation 751 'br' 'br_ln154' <Predicate = true> <Delay = 0.79>

State 56 <SV = 1> <Delay = 3.06>
ST_56 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 752 'partselect' 'tmp_79' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_56 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln61_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 753 'partselect' 'trunc_ln61_18' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_56 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln61_10 = bitcast i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 754 'bitcast' 'bitcast_ln61_10' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_56 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_10, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 755 'partselect' 'tmp_80' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_56 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln61_25 = trunc i32 %bitcast_ln61_10" [../src/ban.cpp:61]   --->   Operation 756 'trunc' 'trunc_ln61_25' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_56 : Operation 757 [1/1] (0.84ns)   --->   "%icmp_ln61_20 = icmp_ne  i8 %tmp_79, i8 255" [../src/ban.cpp:61]   --->   Operation 757 'icmp' 'icmp_ln61_20' <Predicate = (icmp_ln61_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 758 [1/1] (1.05ns)   --->   "%icmp_ln61_21 = icmp_eq  i23 %trunc_ln61_18, i23 0" [../src/ban.cpp:61]   --->   Operation 758 'icmp' 'icmp_ln61_21' <Predicate = (icmp_ln61_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_8)   --->   "%or_ln61_7 = or i1 %icmp_ln61_21, i1 %icmp_ln61_20" [../src/ban.cpp:61]   --->   Operation 759 'or' 'or_ln61_7' <Predicate = (icmp_ln61_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 760 [1/1] (0.84ns)   --->   "%icmp_ln61_22 = icmp_ne  i8 %tmp_80, i8 255" [../src/ban.cpp:61]   --->   Operation 760 'icmp' 'icmp_ln61_22' <Predicate = (icmp_ln61_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 761 [1/1] (1.05ns)   --->   "%icmp_ln61_23 = icmp_eq  i23 %trunc_ln61_25, i23 0" [../src/ban.cpp:61]   --->   Operation 761 'icmp' 'icmp_ln61_23' <Predicate = (icmp_ln61_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_8)   --->   "%or_ln61_8 = or i1 %icmp_ln61_23, i1 %icmp_ln61_22" [../src/ban.cpp:61]   --->   Operation 762 'or' 'or_ln61_8' <Predicate = (icmp_ln61_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_8)   --->   "%and_ln61_7 = and i1 %or_ln61_7, i1 %or_ln61_8" [../src/ban.cpp:61]   --->   Operation 763 'and' 'and_ln61_7' <Predicate = (icmp_ln61_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 764 [1/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln61_4, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 764 'fcmp' 'tmp_81' <Predicate = (icmp_ln61_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 765 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_8 = and i1 %and_ln61_7, i1 %tmp_81" [../src/ban.cpp:61]   --->   Operation 765 'and' 'and_ln61_8' <Predicate = (icmp_ln61_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_8, void %._crit_edge109, void" [../src/ban.cpp:61]   --->   Operation 766 'br' 'br_ln61' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_56 : Operation 767 [1/1] (0.47ns)   --->   "%br_ln62 = br void %_ZeqfRK3Ban.exit" [../src/ban.cpp:62]   --->   Operation 767 'br' 'br_ln62' <Predicate = (!and_ln61_8) | (!icmp_ln61_4)> <Delay = 0.47>
ST_56 : Operation 768 [2/2] (2.78ns)   --->   "%tmp_138 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 768 'fcmp' 'tmp_138' <Predicate = (icmp_ln61_4 & and_ln61_8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 2> <Delay = 3.25>
ST_57 : Operation 769 [1/2] (2.78ns)   --->   "%tmp_138 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 769 'fcmp' 'tmp_138' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 770 [1/1] (0.47ns)   --->   "%br_ln64 = br i1 %tmp_138, void %.preheader5.preheader, void %_ZeqfRK3Ban.exit" [../src/ban.cpp:64]   --->   Operation 770 'br' 'br_ln64' <Predicate = true> <Delay = 0.47>

State 58 <SV = 6> <Delay = 2.57>
ST_58 : Operation 771 [2/2] (2.57ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_117, i128 %b_op1_read, i1 %res_11_loc" [../src/ban_interface.cpp:9]   --->   Operation 771 'call' 'call_ln9' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 7> <Delay = 0.00>
ST_59 : Operation 772 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_117, i128 %b_op1_read, i1 %res_11_loc" [../src/ban_interface.cpp:9]   --->   Operation 772 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 8> <Delay = 0.47>
ST_60 : Operation 773 [1/1] (0.00ns)   --->   "%res_11_loc_load = load i1 %res_11_loc"   --->   Operation 773 'load' 'res_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 774 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZeqfRK3Ban.exit"   --->   Operation 774 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 61 <SV = 9> <Delay = 0.79>
ST_61 : Operation 775 [1/1] (0.00ns)   --->   "%out_73 = phi i1 0, void %._crit_edge109, i1 %res_11_loc_load, void %.preheader5.preheader, i1 1, void"   --->   Operation 775 'phi' 'out_73' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i1 %out_73" [../src/ban_interface.cpp:149]   --->   Operation 776 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 777 [1/1] (0.79ns)   --->   "%br_ln150 = br void %._crit_edge" [../src/ban_interface.cpp:150]   --->   Operation 777 'br' 'br_ln150' <Predicate = true> <Delay = 0.79>

State 62 <SV = 1> <Delay = 3.64>
ST_62 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:367]   --->   Operation 778 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln367_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:367]   --->   Operation 779 'partselect' 'trunc_ln367_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 780 [1/1] (0.00ns)   --->   "%bitcast_ln367_5 = bitcast i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 780 'bitcast' 'bitcast_ln367_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_5, i32 23, i32 30" [../src/ban.cpp:367]   --->   Operation 781 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln367_5 = trunc i32 %bitcast_ln367_5" [../src/ban.cpp:367]   --->   Operation 782 'trunc' 'trunc_ln367_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 783 [1/1] (0.84ns)   --->   "%icmp_ln367_4 = icmp_ne  i8 %tmp_134, i8 255" [../src/ban.cpp:367]   --->   Operation 783 'icmp' 'icmp_ln367_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 784 [1/1] (1.05ns)   --->   "%icmp_ln367_5 = icmp_eq  i23 %trunc_ln367_6, i23 0" [../src/ban.cpp:367]   --->   Operation 784 'icmp' 'icmp_ln367_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln367_2)   --->   "%or_ln367_2 = or i1 %icmp_ln367_5, i1 %icmp_ln367_4" [../src/ban.cpp:367]   --->   Operation 785 'or' 'or_ln367_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 786 [1/1] (0.84ns)   --->   "%icmp_ln367_6 = icmp_ne  i8 %tmp_135, i8 255" [../src/ban.cpp:367]   --->   Operation 786 'icmp' 'icmp_ln367_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 787 [1/1] (1.05ns)   --->   "%icmp_ln367_7 = icmp_eq  i23 %trunc_ln367_5, i23 0" [../src/ban.cpp:367]   --->   Operation 787 'icmp' 'icmp_ln367_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln367_2)   --->   "%or_ln367_3 = or i1 %icmp_ln367_7, i1 %icmp_ln367_6" [../src/ban.cpp:367]   --->   Operation 788 'or' 'or_ln367_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 789 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln367_2 = and i1 %or_ln367_2, i1 %or_ln367_3" [../src/ban.cpp:367]   --->   Operation 789 'and' 'and_ln367_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 790 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_olt  i32 %bitcast_ln367_1, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 790 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 791 [1/1] (0.28ns)   --->   "%and_ln367_3 = and i1 %and_ln367_2, i1 %tmp_136" [../src/ban.cpp:367]   --->   Operation 791 'and' 'and_ln367_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 792 [1/1] (0.57ns)   --->   "%br_ln367 = br i1 %and_ln367_3, void, void %_ZNK3BangeEf.exit" [../src/ban.cpp:367]   --->   Operation 792 'br' 'br_ln367' <Predicate = true> <Delay = 0.57>
ST_62 : Operation 793 [2/2] (2.78ns)   --->   "%tmp_187 = fcmp_ogt  i32 %bitcast_ln367_1, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 793 'fcmp' 'tmp_187' <Predicate = (!and_ln367_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 2> <Delay = 3.64>
ST_63 : Operation 794 [1/2] (2.78ns)   --->   "%tmp_187 = fcmp_ogt  i32 %bitcast_ln367_1, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 794 'fcmp' 'tmp_187' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 795 [1/1] (0.28ns)   --->   "%and_ln369_1 = and i1 %and_ln367_2, i1 %tmp_187" [../src/ban.cpp:369]   --->   Operation 795 'and' 'and_ln369_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 796 [1/1] (0.57ns)   --->   "%br_ln369 = br i1 %and_ln369_1, void %.preheader6.preheader, void %_ZNK3BangeEf.exit" [../src/ban.cpp:369]   --->   Operation 796 'br' 'br_ln369' <Predicate = true> <Delay = 0.57>

State 64 <SV = 6> <Delay = 2.85>
ST_64 : Operation 797 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_116, i128 %b_op1_read, i1 %res_16_loc" [../src/ban_interface.cpp:9]   --->   Operation 797 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 7> <Delay = 0.00>
ST_65 : Operation 798 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_116, i128 %b_op1_read, i1 %res_16_loc" [../src/ban_interface.cpp:9]   --->   Operation 798 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 8> <Delay = 0.57>
ST_66 : Operation 799 [1/1] (0.00ns)   --->   "%res_16_loc_load = load i1 %res_16_loc"   --->   Operation 799 'load' 'res_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 800 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZNK3BangeEf.exit"   --->   Operation 800 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 67 <SV = 1> <Delay = 3.64>
ST_67 : Operation 801 [1/1] (0.00ns)   --->   "%bitcast_ln356_1 = bitcast i32 %f_op_read" [../src/ban.cpp:356]   --->   Operation 801 'bitcast' 'bitcast_ln356_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356_1, i32 23, i32 30" [../src/ban.cpp:356]   --->   Operation 802 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln356_1 = trunc i32 %bitcast_ln356_1" [../src/ban.cpp:356]   --->   Operation 803 'trunc' 'trunc_ln356_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 804 [1/1] (0.84ns)   --->   "%icmp_ln356_2 = icmp_ne  i8 %tmp_132, i8 255" [../src/ban.cpp:356]   --->   Operation 804 'icmp' 'icmp_ln356_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 805 [1/1] (1.05ns)   --->   "%icmp_ln356_3 = icmp_eq  i23 %trunc_ln356_1, i23 0" [../src/ban.cpp:356]   --->   Operation 805 'icmp' 'icmp_ln356_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 806 [1/1] (0.28ns)   --->   "%or_ln356_1 = or i1 %icmp_ln356_3, i1 %icmp_ln356_2" [../src/ban.cpp:356]   --->   Operation 806 'or' 'or_ln356_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 807 [1/2] (2.78ns)   --->   "%tmp_133 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 807 'fcmp' 'tmp_133' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 808 [1/1] (0.28ns)   --->   "%and_ln356_1 = and i1 %or_ln356_1, i1 %tmp_133" [../src/ban.cpp:356]   --->   Operation 808 'and' 'and_ln356_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 809 [1/1] (0.57ns)   --->   "%br_ln356 = br i1 %and_ln356_1, void, void %_ZNK3BangeEf.exit" [../src/ban.cpp:356]   --->   Operation 809 'br' 'br_ln356' <Predicate = true> <Delay = 0.57>
ST_67 : Operation 810 [2/2] (2.78ns)   --->   "%tmp_186 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 810 'fcmp' 'tmp_186' <Predicate = (!and_ln356_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 2> <Delay = 3.64>
ST_68 : Operation 811 [1/2] (2.78ns)   --->   "%tmp_186 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 811 'fcmp' 'tmp_186' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 812 [1/1] (0.28ns)   --->   "%and_ln358_1 = and i1 %or_ln356_1, i1 %tmp_186" [../src/ban.cpp:358]   --->   Operation 812 'and' 'and_ln358_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 813 [1/1] (0.57ns)   --->   "%br_ln358 = br i1 %and_ln358_1, void, void %_ZNK3BangeEf.exit" [../src/ban.cpp:358]   --->   Operation 813 'br' 'br_ln358' <Predicate = true> <Delay = 0.57>

State 69 <SV = 7> <Delay = 2.78>
ST_69 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln361_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:361]   --->   Operation 814 'partselect' 'trunc_ln361_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 815 [1/1] (0.00ns)   --->   "%bitcast_ln361_1 = bitcast i32 %trunc_ln361_1" [../src/ban.cpp:361]   --->   Operation 815 'bitcast' 'bitcast_ln361_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 816 [2/2] (2.78ns)   --->   "%tmp_211 = fcmp_olt  i32 %bitcast_ln361_1, i32 0" [../src/ban.cpp:361]   --->   Operation 816 'fcmp' 'tmp_211' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 8> <Delay = 3.06>
ST_70 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:361]   --->   Operation 817 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln361_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:361]   --->   Operation 818 'partselect' 'trunc_ln361_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 819 [1/1] (0.84ns)   --->   "%icmp_ln361_2 = icmp_ne  i8 %tmp_210, i8 255" [../src/ban.cpp:361]   --->   Operation 819 'icmp' 'icmp_ln361_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 820 [1/1] (1.05ns)   --->   "%icmp_ln361_3 = icmp_eq  i23 %trunc_ln361_5, i23 0" [../src/ban.cpp:361]   --->   Operation 820 'icmp' 'icmp_ln361_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln361_1)   --->   "%or_ln361_1 = or i1 %icmp_ln361_3, i1 %icmp_ln361_2" [../src/ban.cpp:361]   --->   Operation 821 'or' 'or_ln361_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 822 [1/2] (2.78ns)   --->   "%tmp_211 = fcmp_olt  i32 %bitcast_ln361_1, i32 0" [../src/ban.cpp:361]   --->   Operation 822 'fcmp' 'tmp_211' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 823 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln361_1 = and i1 %or_ln361_1, i1 %tmp_211" [../src/ban.cpp:361]   --->   Operation 823 'and' 'and_ln361_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 824 [1/1] (0.57ns)   --->   "%br_ln361 = br void %_ZNK3BangeEf.exit" [../src/ban.cpp:361]   --->   Operation 824 'br' 'br_ln361' <Predicate = true> <Delay = 0.57>

State 71 <SV = 7> <Delay = 2.78>
ST_71 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln350_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:350]   --->   Operation 825 'partselect' 'trunc_ln350_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln350_1 = bitcast i32 %trunc_ln350_1" [../src/ban.cpp:350]   --->   Operation 826 'bitcast' 'bitcast_ln350_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 827 [2/2] (2.78ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln350_1, i32 0" [../src/ban.cpp:350]   --->   Operation 827 'fcmp' 'tmp_78' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 8> <Delay = 3.06>
ST_72 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:350]   --->   Operation 828 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln350_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:350]   --->   Operation 829 'partselect' 'trunc_ln350_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 830 [1/1] (0.84ns)   --->   "%icmp_ln350_2 = icmp_ne  i8 %tmp_77, i8 255" [../src/ban.cpp:350]   --->   Operation 830 'icmp' 'icmp_ln350_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 831 [1/1] (1.05ns)   --->   "%icmp_ln350_3 = icmp_eq  i23 %trunc_ln350_5, i23 0" [../src/ban.cpp:350]   --->   Operation 831 'icmp' 'icmp_ln350_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node and_ln350_1)   --->   "%or_ln350_1 = or i1 %icmp_ln350_3, i1 %icmp_ln350_2" [../src/ban.cpp:350]   --->   Operation 832 'or' 'or_ln350_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 833 [1/2] (2.78ns)   --->   "%tmp_78 = fcmp_olt  i32 %bitcast_ln350_1, i32 0" [../src/ban.cpp:350]   --->   Operation 833 'fcmp' 'tmp_78' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 834 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln350_1 = and i1 %or_ln350_1, i1 %tmp_78" [../src/ban.cpp:350]   --->   Operation 834 'and' 'and_ln350_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 835 [1/1] (0.57ns)   --->   "%br_ln350 = br void %_ZNK3BangeEf.exit" [../src/ban.cpp:350]   --->   Operation 835 'br' 'br_ln350' <Predicate = true> <Delay = 0.57>

State 73 <SV = 9> <Delay = 0.79>
ST_73 : Operation 836 [1/1] (0.00ns)   --->   "%retval_0_i_i624 = phi i1 %and_ln350_1, void, i1 %and_ln361_1, void, i1 %res_16_loc_load, void %.preheader6.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:350]   --->   Operation 836 'phi' 'retval_0_i_i624' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 837 [1/1] (0.28ns)   --->   "%out_99 = xor i1 %retval_0_i_i624, i1 1" [../src/ban.h:120]   --->   Operation 837 'xor' 'out_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i1 %out_99" [../src/ban_interface.cpp:145]   --->   Operation 838 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 839 [1/1] (0.79ns)   --->   "%br_ln146 = br void %._crit_edge" [../src/ban_interface.cpp:146]   --->   Operation 839 'br' 'br_ln146' <Predicate = true> <Delay = 0.79>

State 74 <SV = 1> <Delay = 3.64>
ST_74 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:403]   --->   Operation 840 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln403_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:403]   --->   Operation 841 'partselect' 'trunc_ln403_6' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 842 [1/1] (0.00ns)   --->   "%bitcast_ln403_5 = bitcast i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 842 'bitcast' 'bitcast_ln403_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_5, i32 23, i32 30" [../src/ban.cpp:403]   --->   Operation 843 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln403_5 = trunc i32 %bitcast_ln403_5" [../src/ban.cpp:403]   --->   Operation 844 'trunc' 'trunc_ln403_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 845 [1/1] (0.84ns)   --->   "%icmp_ln403_4 = icmp_ne  i8 %tmp_129, i8 255" [../src/ban.cpp:403]   --->   Operation 845 'icmp' 'icmp_ln403_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 846 [1/1] (1.05ns)   --->   "%icmp_ln403_5 = icmp_eq  i23 %trunc_ln403_6, i23 0" [../src/ban.cpp:403]   --->   Operation 846 'icmp' 'icmp_ln403_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln403_2)   --->   "%or_ln403_2 = or i1 %icmp_ln403_5, i1 %icmp_ln403_4" [../src/ban.cpp:403]   --->   Operation 847 'or' 'or_ln403_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 848 [1/1] (0.84ns)   --->   "%icmp_ln403_6 = icmp_ne  i8 %tmp_130, i8 255" [../src/ban.cpp:403]   --->   Operation 848 'icmp' 'icmp_ln403_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 849 [1/1] (1.05ns)   --->   "%icmp_ln403_7 = icmp_eq  i23 %trunc_ln403_5, i23 0" [../src/ban.cpp:403]   --->   Operation 849 'icmp' 'icmp_ln403_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln403_2)   --->   "%or_ln403_3 = or i1 %icmp_ln403_7, i1 %icmp_ln403_6" [../src/ban.cpp:403]   --->   Operation 850 'or' 'or_ln403_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 851 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln403_2 = and i1 %or_ln403_2, i1 %or_ln403_3" [../src/ban.cpp:403]   --->   Operation 851 'and' 'and_ln403_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 852 [1/2] (2.78ns)   --->   "%tmp_131 = fcmp_ogt  i32 %bitcast_ln403_1, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 852 'fcmp' 'tmp_131' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 853 [1/1] (0.28ns)   --->   "%and_ln403_3 = and i1 %and_ln403_2, i1 %tmp_131" [../src/ban.cpp:403]   --->   Operation 853 'and' 'and_ln403_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 854 [1/1] (0.57ns)   --->   "%br_ln403 = br i1 %and_ln403_3, void, void %_ZNK3BanleEf.exit" [../src/ban.cpp:403]   --->   Operation 854 'br' 'br_ln403' <Predicate = true> <Delay = 0.57>
ST_74 : Operation 855 [2/2] (2.78ns)   --->   "%tmp_185 = fcmp_olt  i32 %bitcast_ln403_1, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 855 'fcmp' 'tmp_185' <Predicate = (!and_ln403_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 2> <Delay = 3.64>
ST_75 : Operation 856 [1/2] (2.78ns)   --->   "%tmp_185 = fcmp_olt  i32 %bitcast_ln403_1, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 856 'fcmp' 'tmp_185' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 857 [1/1] (0.28ns)   --->   "%and_ln405_1 = and i1 %and_ln403_2, i1 %tmp_185" [../src/ban.cpp:405]   --->   Operation 857 'and' 'and_ln405_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 858 [1/1] (0.57ns)   --->   "%br_ln405 = br i1 %and_ln405_1, void %.preheader7.preheader, void %_ZNK3BanleEf.exit" [../src/ban.cpp:405]   --->   Operation 858 'br' 'br_ln405' <Predicate = true> <Delay = 0.57>

State 76 <SV = 6> <Delay = 2.85>
ST_76 : Operation 859 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_115, i128 %b_op1_read, i1 %res_15_loc" [../src/ban_interface.cpp:9]   --->   Operation 859 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 7> <Delay = 0.00>
ST_77 : Operation 860 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_115, i128 %b_op1_read, i1 %res_15_loc" [../src/ban_interface.cpp:9]   --->   Operation 860 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 8> <Delay = 0.57>
ST_78 : Operation 861 [1/1] (0.00ns)   --->   "%res_15_loc_load = load i1 %res_15_loc"   --->   Operation 861 'load' 'res_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 862 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZNK3BanleEf.exit"   --->   Operation 862 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 79 <SV = 1> <Delay = 3.64>
ST_79 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln392_1 = bitcast i32 %f_op_read" [../src/ban.cpp:392]   --->   Operation 863 'bitcast' 'bitcast_ln392_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392_1, i32 23, i32 30" [../src/ban.cpp:392]   --->   Operation 864 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln392_1 = trunc i32 %bitcast_ln392_1" [../src/ban.cpp:392]   --->   Operation 865 'trunc' 'trunc_ln392_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 866 [1/1] (0.84ns)   --->   "%icmp_ln392_2 = icmp_ne  i8 %tmp_127, i8 255" [../src/ban.cpp:392]   --->   Operation 866 'icmp' 'icmp_ln392_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 867 [1/1] (1.05ns)   --->   "%icmp_ln392_3 = icmp_eq  i23 %trunc_ln392_1, i23 0" [../src/ban.cpp:392]   --->   Operation 867 'icmp' 'icmp_ln392_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 868 [1/1] (0.28ns)   --->   "%or_ln392_1 = or i1 %icmp_ln392_3, i1 %icmp_ln392_2" [../src/ban.cpp:392]   --->   Operation 868 'or' 'or_ln392_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 869 [1/2] (2.78ns)   --->   "%tmp_128 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 869 'fcmp' 'tmp_128' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 870 [1/1] (0.28ns)   --->   "%and_ln392_1 = and i1 %or_ln392_1, i1 %tmp_128" [../src/ban.cpp:392]   --->   Operation 870 'and' 'and_ln392_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 871 [1/1] (0.57ns)   --->   "%br_ln392 = br i1 %and_ln392_1, void, void %_ZNK3BanleEf.exit" [../src/ban.cpp:392]   --->   Operation 871 'br' 'br_ln392' <Predicate = true> <Delay = 0.57>
ST_79 : Operation 872 [2/2] (2.78ns)   --->   "%tmp_184 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 872 'fcmp' 'tmp_184' <Predicate = (!and_ln392_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 2> <Delay = 3.64>
ST_80 : Operation 873 [1/2] (2.78ns)   --->   "%tmp_184 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 873 'fcmp' 'tmp_184' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 874 [1/1] (0.28ns)   --->   "%and_ln394_1 = and i1 %or_ln392_1, i1 %tmp_184" [../src/ban.cpp:394]   --->   Operation 874 'and' 'and_ln394_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 875 [1/1] (0.57ns)   --->   "%br_ln394 = br i1 %and_ln394_1, void, void %_ZNK3BanleEf.exit" [../src/ban.cpp:394]   --->   Operation 875 'br' 'br_ln394' <Predicate = true> <Delay = 0.57>

State 81 <SV = 7> <Delay = 2.78>
ST_81 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln397_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:397]   --->   Operation 876 'partselect' 'trunc_ln397_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 877 [1/1] (0.00ns)   --->   "%bitcast_ln397_1 = bitcast i32 %trunc_ln397_1" [../src/ban.cpp:397]   --->   Operation 877 'bitcast' 'bitcast_ln397_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 878 [2/2] (2.78ns)   --->   "%tmp_209 = fcmp_ogt  i32 %bitcast_ln397_1, i32 0" [../src/ban.cpp:397]   --->   Operation 878 'fcmp' 'tmp_209' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 8> <Delay = 3.06>
ST_82 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:397]   --->   Operation 879 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln397_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:397]   --->   Operation 880 'partselect' 'trunc_ln397_5' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 881 [1/1] (0.84ns)   --->   "%icmp_ln397_2 = icmp_ne  i8 %tmp_208, i8 255" [../src/ban.cpp:397]   --->   Operation 881 'icmp' 'icmp_ln397_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 882 [1/1] (1.05ns)   --->   "%icmp_ln397_3 = icmp_eq  i23 %trunc_ln397_5, i23 0" [../src/ban.cpp:397]   --->   Operation 882 'icmp' 'icmp_ln397_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln397_1)   --->   "%or_ln397_1 = or i1 %icmp_ln397_3, i1 %icmp_ln397_2" [../src/ban.cpp:397]   --->   Operation 883 'or' 'or_ln397_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 884 [1/2] (2.78ns)   --->   "%tmp_209 = fcmp_ogt  i32 %bitcast_ln397_1, i32 0" [../src/ban.cpp:397]   --->   Operation 884 'fcmp' 'tmp_209' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 885 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln397_1 = and i1 %or_ln397_1, i1 %tmp_209" [../src/ban.cpp:397]   --->   Operation 885 'and' 'and_ln397_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 886 [1/1] (0.57ns)   --->   "%br_ln397 = br void %_ZNK3BanleEf.exit" [../src/ban.cpp:397]   --->   Operation 886 'br' 'br_ln397' <Predicate = true> <Delay = 0.57>

State 83 <SV = 7> <Delay = 2.78>
ST_83 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln386_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:386]   --->   Operation 887 'partselect' 'trunc_ln386_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 888 [1/1] (0.00ns)   --->   "%bitcast_ln386_1 = bitcast i32 %trunc_ln386_1" [../src/ban.cpp:386]   --->   Operation 888 'bitcast' 'bitcast_ln386_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 889 [2/2] (2.78ns)   --->   "%tmp_76 = fcmp_ogt  i32 %bitcast_ln386_1, i32 0" [../src/ban.cpp:386]   --->   Operation 889 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 8> <Delay = 3.06>
ST_84 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:386]   --->   Operation 890 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln386_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:386]   --->   Operation 891 'partselect' 'trunc_ln386_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 892 [1/1] (0.84ns)   --->   "%icmp_ln386_2 = icmp_ne  i8 %tmp_75, i8 255" [../src/ban.cpp:386]   --->   Operation 892 'icmp' 'icmp_ln386_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 893 [1/1] (1.05ns)   --->   "%icmp_ln386_3 = icmp_eq  i23 %trunc_ln386_5, i23 0" [../src/ban.cpp:386]   --->   Operation 893 'icmp' 'icmp_ln386_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%or_ln386_1 = or i1 %icmp_ln386_3, i1 %icmp_ln386_2" [../src/ban.cpp:386]   --->   Operation 894 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 895 [1/2] (2.78ns)   --->   "%tmp_76 = fcmp_ogt  i32 %bitcast_ln386_1, i32 0" [../src/ban.cpp:386]   --->   Operation 895 'fcmp' 'tmp_76' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 896 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %or_ln386_1, i1 %tmp_76" [../src/ban.cpp:386]   --->   Operation 896 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 897 [1/1] (0.57ns)   --->   "%br_ln386 = br void %_ZNK3BanleEf.exit" [../src/ban.cpp:386]   --->   Operation 897 'br' 'br_ln386' <Predicate = true> <Delay = 0.57>

State 85 <SV = 9> <Delay = 0.79>
ST_85 : Operation 898 [1/1] (0.00ns)   --->   "%retval_0_i_i605 = phi i1 %and_ln386_1, void, i1 %and_ln397_1, void, i1 %res_15_loc_load, void %.preheader7.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:386]   --->   Operation 898 'phi' 'retval_0_i_i605' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 899 [1/1] (0.28ns)   --->   "%out_98 = xor i1 %retval_0_i_i605, i1 1" [../src/ban.h:119]   --->   Operation 899 'xor' 'out_98' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i1 %out_98" [../src/ban_interface.cpp:141]   --->   Operation 900 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 901 [1/1] (0.79ns)   --->   "%br_ln142 = br void %._crit_edge" [../src/ban_interface.cpp:142]   --->   Operation 901 'br' 'br_ln142' <Predicate = true> <Delay = 0.79>

State 86 <SV = 1> <Delay = 3.64>
ST_86 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:403]   --->   Operation 902 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln403_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:403]   --->   Operation 903 'partselect' 'trunc_ln403_4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 904 [1/1] (0.00ns)   --->   "%bitcast_ln403_4 = bitcast i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 904 'bitcast' 'bitcast_ln403_4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln403_4, i32 23, i32 30" [../src/ban.cpp:403]   --->   Operation 905 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln403 = trunc i32 %bitcast_ln403_4" [../src/ban.cpp:403]   --->   Operation 906 'trunc' 'trunc_ln403' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 907 [1/1] (0.84ns)   --->   "%icmp_ln403 = icmp_ne  i8 %tmp_124, i8 255" [../src/ban.cpp:403]   --->   Operation 907 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 908 [1/1] (1.05ns)   --->   "%icmp_ln403_1 = icmp_eq  i23 %trunc_ln403_4, i23 0" [../src/ban.cpp:403]   --->   Operation 908 'icmp' 'icmp_ln403_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node and_ln403)   --->   "%or_ln403 = or i1 %icmp_ln403_1, i1 %icmp_ln403" [../src/ban.cpp:403]   --->   Operation 909 'or' 'or_ln403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 910 [1/1] (0.84ns)   --->   "%icmp_ln403_2 = icmp_ne  i8 %tmp_125, i8 255" [../src/ban.cpp:403]   --->   Operation 910 'icmp' 'icmp_ln403_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 911 [1/1] (1.05ns)   --->   "%icmp_ln403_3 = icmp_eq  i23 %trunc_ln403, i23 0" [../src/ban.cpp:403]   --->   Operation 911 'icmp' 'icmp_ln403_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node and_ln403)   --->   "%or_ln403_1 = or i1 %icmp_ln403_3, i1 %icmp_ln403_2" [../src/ban.cpp:403]   --->   Operation 912 'or' 'or_ln403_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 913 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln403 = and i1 %or_ln403, i1 %or_ln403_1" [../src/ban.cpp:403]   --->   Operation 913 'and' 'and_ln403' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 914 [1/2] (2.78ns)   --->   "%tmp_126 = fcmp_ogt  i32 %bitcast_ln403, i32 %f_op_read" [../src/ban.cpp:403]   --->   Operation 914 'fcmp' 'tmp_126' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 915 [1/1] (0.28ns)   --->   "%and_ln403_1 = and i1 %and_ln403, i1 %tmp_126" [../src/ban.cpp:403]   --->   Operation 915 'and' 'and_ln403_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 916 [1/1] (0.57ns)   --->   "%br_ln403 = br i1 %and_ln403_1, void, void %_ZNK3BangtEf.exit" [../src/ban.cpp:403]   --->   Operation 916 'br' 'br_ln403' <Predicate = true> <Delay = 0.57>
ST_86 : Operation 917 [2/2] (2.78ns)   --->   "%tmp_183 = fcmp_olt  i32 %bitcast_ln403, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 917 'fcmp' 'tmp_183' <Predicate = (!and_ln403_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 2> <Delay = 3.64>
ST_87 : Operation 918 [1/2] (2.78ns)   --->   "%tmp_183 = fcmp_olt  i32 %bitcast_ln403, i32 %f_op_read" [../src/ban.cpp:405]   --->   Operation 918 'fcmp' 'tmp_183' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 919 [1/1] (0.28ns)   --->   "%and_ln405 = and i1 %and_ln403, i1 %tmp_183" [../src/ban.cpp:405]   --->   Operation 919 'and' 'and_ln405' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 920 [1/1] (0.57ns)   --->   "%br_ln405 = br i1 %and_ln405, void %.preheader8.preheader, void %_ZNK3BangtEf.exit" [../src/ban.cpp:405]   --->   Operation 920 'br' 'br_ln405' <Predicate = true> <Delay = 0.57>

State 88 <SV = 6> <Delay = 2.85>
ST_88 : Operation 921 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_1, i128 %b_op1_read, i1 %res_14_loc" [../src/ban_interface.cpp:9]   --->   Operation 921 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 7> <Delay = 0.00>
ST_89 : Operation 922 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_410_1, i128 %b_op1_read, i1 %res_14_loc" [../src/ban_interface.cpp:9]   --->   Operation 922 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 8> <Delay = 0.57>
ST_90 : Operation 923 [1/1] (0.00ns)   --->   "%res_14_loc_load = load i1 %res_14_loc"   --->   Operation 923 'load' 'res_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 924 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZNK3BangtEf.exit"   --->   Operation 924 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 91 <SV = 1> <Delay = 3.64>
ST_91 : Operation 925 [1/1] (0.00ns)   --->   "%bitcast_ln392 = bitcast i32 %f_op_read" [../src/ban.cpp:392]   --->   Operation 925 'bitcast' 'bitcast_ln392' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln392, i32 23, i32 30" [../src/ban.cpp:392]   --->   Operation 926 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln392 = trunc i32 %bitcast_ln392" [../src/ban.cpp:392]   --->   Operation 927 'trunc' 'trunc_ln392' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 928 [1/1] (0.84ns)   --->   "%icmp_ln392 = icmp_ne  i8 %tmp_122, i8 255" [../src/ban.cpp:392]   --->   Operation 928 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 929 [1/1] (1.05ns)   --->   "%icmp_ln392_1 = icmp_eq  i23 %trunc_ln392, i23 0" [../src/ban.cpp:392]   --->   Operation 929 'icmp' 'icmp_ln392_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 930 [1/1] (0.28ns)   --->   "%or_ln392 = or i1 %icmp_ln392_1, i1 %icmp_ln392" [../src/ban.cpp:392]   --->   Operation 930 'or' 'or_ln392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 931 [1/2] (2.78ns)   --->   "%tmp_123 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:392]   --->   Operation 931 'fcmp' 'tmp_123' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 932 [1/1] (0.28ns)   --->   "%and_ln392 = and i1 %or_ln392, i1 %tmp_123" [../src/ban.cpp:392]   --->   Operation 932 'and' 'and_ln392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 933 [1/1] (0.57ns)   --->   "%br_ln392 = br i1 %and_ln392, void, void %_ZNK3BangtEf.exit" [../src/ban.cpp:392]   --->   Operation 933 'br' 'br_ln392' <Predicate = true> <Delay = 0.57>
ST_91 : Operation 934 [2/2] (2.78ns)   --->   "%tmp_182 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 934 'fcmp' 'tmp_182' <Predicate = (!and_ln392)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 2> <Delay = 3.64>
ST_92 : Operation 935 [1/2] (2.78ns)   --->   "%tmp_182 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:394]   --->   Operation 935 'fcmp' 'tmp_182' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 936 [1/1] (0.28ns)   --->   "%and_ln394 = and i1 %or_ln392, i1 %tmp_182" [../src/ban.cpp:394]   --->   Operation 936 'and' 'and_ln394' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 937 [1/1] (0.57ns)   --->   "%br_ln394 = br i1 %and_ln394, void, void %_ZNK3BangtEf.exit" [../src/ban.cpp:394]   --->   Operation 937 'br' 'br_ln394' <Predicate = true> <Delay = 0.57>

State 93 <SV = 7> <Delay = 2.78>
ST_93 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:397]   --->   Operation 938 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 939 [1/1] (0.00ns)   --->   "%bitcast_ln397 = bitcast i32 %trunc_ln11" [../src/ban.cpp:397]   --->   Operation 939 'bitcast' 'bitcast_ln397' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 940 [2/2] (2.78ns)   --->   "%tmp_207 = fcmp_ogt  i32 %bitcast_ln397, i32 0" [../src/ban.cpp:397]   --->   Operation 940 'fcmp' 'tmp_207' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 8> <Delay = 3.06>
ST_94 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:397]   --->   Operation 941 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln397_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:397]   --->   Operation 942 'partselect' 'trunc_ln397_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 943 [1/1] (0.84ns)   --->   "%icmp_ln397 = icmp_ne  i8 %tmp_206, i8 255" [../src/ban.cpp:397]   --->   Operation 943 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 944 [1/1] (1.05ns)   --->   "%icmp_ln397_1 = icmp_eq  i23 %trunc_ln397_4, i23 0" [../src/ban.cpp:397]   --->   Operation 944 'icmp' 'icmp_ln397_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node and_ln397)   --->   "%or_ln397 = or i1 %icmp_ln397_1, i1 %icmp_ln397" [../src/ban.cpp:397]   --->   Operation 945 'or' 'or_ln397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 946 [1/2] (2.78ns)   --->   "%tmp_207 = fcmp_ogt  i32 %bitcast_ln397, i32 0" [../src/ban.cpp:397]   --->   Operation 946 'fcmp' 'tmp_207' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 947 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln397 = and i1 %or_ln397, i1 %tmp_207" [../src/ban.cpp:397]   --->   Operation 947 'and' 'and_ln397' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 948 [1/1] (0.57ns)   --->   "%br_ln397 = br void %_ZNK3BangtEf.exit" [../src/ban.cpp:397]   --->   Operation 948 'br' 'br_ln397' <Predicate = true> <Delay = 0.57>

State 95 <SV = 7> <Delay = 2.78>
ST_95 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:386]   --->   Operation 949 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 950 [1/1] (0.00ns)   --->   "%bitcast_ln386 = bitcast i32 %trunc_ln6" [../src/ban.cpp:386]   --->   Operation 950 'bitcast' 'bitcast_ln386' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 951 [2/2] (2.78ns)   --->   "%tmp_74 = fcmp_ogt  i32 %bitcast_ln386, i32 0" [../src/ban.cpp:386]   --->   Operation 951 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 8> <Delay = 3.06>
ST_96 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:386]   --->   Operation 952 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln386_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:386]   --->   Operation 953 'partselect' 'trunc_ln386_4' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 954 [1/1] (0.84ns)   --->   "%icmp_ln386 = icmp_ne  i8 %tmp_73, i8 255" [../src/ban.cpp:386]   --->   Operation 954 'icmp' 'icmp_ln386' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 955 [1/1] (1.05ns)   --->   "%icmp_ln386_1 = icmp_eq  i23 %trunc_ln386_4, i23 0" [../src/ban.cpp:386]   --->   Operation 955 'icmp' 'icmp_ln386_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %icmp_ln386_1, i1 %icmp_ln386" [../src/ban.cpp:386]   --->   Operation 956 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 957 [1/2] (2.78ns)   --->   "%tmp_74 = fcmp_ogt  i32 %bitcast_ln386, i32 0" [../src/ban.cpp:386]   --->   Operation 957 'fcmp' 'tmp_74' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 958 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %or_ln386, i1 %tmp_74" [../src/ban.cpp:386]   --->   Operation 958 'and' 'and_ln386' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 959 [1/1] (0.57ns)   --->   "%br_ln386 = br void %_ZNK3BangtEf.exit" [../src/ban.cpp:386]   --->   Operation 959 'br' 'br_ln386' <Predicate = true> <Delay = 0.57>

State 97 <SV = 9> <Delay = 0.79>
ST_97 : Operation 960 [1/1] (0.00ns)   --->   "%out_76 = phi i1 %and_ln386, void, i1 %and_ln397, void, i1 %res_14_loc_load, void %.preheader8.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:386]   --->   Operation 960 'phi' 'out_76' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i1 %out_76" [../src/ban_interface.cpp:137]   --->   Operation 961 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 962 [1/1] (0.79ns)   --->   "%br_ln138 = br void %._crit_edge" [../src/ban_interface.cpp:138]   --->   Operation 962 'br' 'br_ln138' <Predicate = true> <Delay = 0.79>

State 98 <SV = 1> <Delay = 3.64>
ST_98 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:367]   --->   Operation 963 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln367_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:367]   --->   Operation 964 'partselect' 'trunc_ln367_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 965 [1/1] (0.00ns)   --->   "%bitcast_ln367_4 = bitcast i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 965 'bitcast' 'bitcast_ln367_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln367_4, i32 23, i32 30" [../src/ban.cpp:367]   --->   Operation 966 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i32 %bitcast_ln367_4" [../src/ban.cpp:367]   --->   Operation 967 'trunc' 'trunc_ln367' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 968 [1/1] (0.84ns)   --->   "%icmp_ln367 = icmp_ne  i8 %tmp_119, i8 255" [../src/ban.cpp:367]   --->   Operation 968 'icmp' 'icmp_ln367' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 969 [1/1] (1.05ns)   --->   "%icmp_ln367_1 = icmp_eq  i23 %trunc_ln367_4, i23 0" [../src/ban.cpp:367]   --->   Operation 969 'icmp' 'icmp_ln367_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln367)   --->   "%or_ln367 = or i1 %icmp_ln367_1, i1 %icmp_ln367" [../src/ban.cpp:367]   --->   Operation 970 'or' 'or_ln367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 971 [1/1] (0.84ns)   --->   "%icmp_ln367_2 = icmp_ne  i8 %tmp_120, i8 255" [../src/ban.cpp:367]   --->   Operation 971 'icmp' 'icmp_ln367_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 972 [1/1] (1.05ns)   --->   "%icmp_ln367_3 = icmp_eq  i23 %trunc_ln367, i23 0" [../src/ban.cpp:367]   --->   Operation 972 'icmp' 'icmp_ln367_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln367)   --->   "%or_ln367_1 = or i1 %icmp_ln367_3, i1 %icmp_ln367_2" [../src/ban.cpp:367]   --->   Operation 973 'or' 'or_ln367_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 974 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln367 = and i1 %or_ln367, i1 %or_ln367_1" [../src/ban.cpp:367]   --->   Operation 974 'and' 'and_ln367' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 975 [1/2] (2.78ns)   --->   "%tmp_121 = fcmp_olt  i32 %bitcast_ln367, i32 %f_op_read" [../src/ban.cpp:367]   --->   Operation 975 'fcmp' 'tmp_121' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 976 [1/1] (0.28ns)   --->   "%and_ln367_1 = and i1 %and_ln367, i1 %tmp_121" [../src/ban.cpp:367]   --->   Operation 976 'and' 'and_ln367_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 977 [1/1] (0.57ns)   --->   "%br_ln367 = br i1 %and_ln367_1, void, void %_ZNK3BanltEf.exit" [../src/ban.cpp:367]   --->   Operation 977 'br' 'br_ln367' <Predicate = true> <Delay = 0.57>
ST_98 : Operation 978 [2/2] (2.78ns)   --->   "%tmp_181 = fcmp_ogt  i32 %bitcast_ln367, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 978 'fcmp' 'tmp_181' <Predicate = (!and_ln367_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 2> <Delay = 3.64>
ST_99 : Operation 979 [1/2] (2.78ns)   --->   "%tmp_181 = fcmp_ogt  i32 %bitcast_ln367, i32 %f_op_read" [../src/ban.cpp:369]   --->   Operation 979 'fcmp' 'tmp_181' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 980 [1/1] (0.28ns)   --->   "%and_ln369 = and i1 %and_ln367, i1 %tmp_181" [../src/ban.cpp:369]   --->   Operation 980 'and' 'and_ln369' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 981 [1/1] (0.57ns)   --->   "%br_ln369 = br i1 %and_ln369, void %.preheader9.preheader, void %_ZNK3BanltEf.exit" [../src/ban.cpp:369]   --->   Operation 981 'br' 'br_ln369' <Predicate = true> <Delay = 0.57>

State 100 <SV = 6> <Delay = 2.85>
ST_100 : Operation 982 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_1, i128 %b_op1_read, i1 %res_13_loc" [../src/ban_interface.cpp:9]   --->   Operation 982 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 7> <Delay = 0.00>
ST_101 : Operation 983 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_374_1, i128 %b_op1_read, i1 %res_13_loc" [../src/ban_interface.cpp:9]   --->   Operation 983 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 8> <Delay = 0.57>
ST_102 : Operation 984 [1/1] (0.00ns)   --->   "%res_13_loc_load = load i1 %res_13_loc"   --->   Operation 984 'load' 'res_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 985 [1/1] (0.57ns)   --->   "%br_ln0 = br void %_ZNK3BanltEf.exit"   --->   Operation 985 'br' 'br_ln0' <Predicate = true> <Delay = 0.57>

State 103 <SV = 1> <Delay = 3.64>
ST_103 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln356 = bitcast i32 %f_op_read" [../src/ban.cpp:356]   --->   Operation 986 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln356, i32 23, i32 30" [../src/ban.cpp:356]   --->   Operation 987 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln356 = trunc i32 %bitcast_ln356" [../src/ban.cpp:356]   --->   Operation 988 'trunc' 'trunc_ln356' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 989 [1/1] (0.84ns)   --->   "%icmp_ln356 = icmp_ne  i8 %tmp_117, i8 255" [../src/ban.cpp:356]   --->   Operation 989 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 990 [1/1] (1.05ns)   --->   "%icmp_ln356_1 = icmp_eq  i23 %trunc_ln356, i23 0" [../src/ban.cpp:356]   --->   Operation 990 'icmp' 'icmp_ln356_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 991 [1/1] (0.28ns)   --->   "%or_ln356 = or i1 %icmp_ln356_1, i1 %icmp_ln356" [../src/ban.cpp:356]   --->   Operation 991 'or' 'or_ln356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 992 [1/2] (2.78ns)   --->   "%tmp_118 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban.cpp:356]   --->   Operation 992 'fcmp' 'tmp_118' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 993 [1/1] (0.28ns)   --->   "%and_ln356 = and i1 %or_ln356, i1 %tmp_118" [../src/ban.cpp:356]   --->   Operation 993 'and' 'and_ln356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 994 [1/1] (0.57ns)   --->   "%br_ln356 = br i1 %and_ln356, void, void %_ZNK3BanltEf.exit" [../src/ban.cpp:356]   --->   Operation 994 'br' 'br_ln356' <Predicate = true> <Delay = 0.57>
ST_103 : Operation 995 [2/2] (2.78ns)   --->   "%tmp_180 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 995 'fcmp' 'tmp_180' <Predicate = (!and_ln356)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 2> <Delay = 3.64>
ST_104 : Operation 996 [1/2] (2.78ns)   --->   "%tmp_180 = fcmp_olt  i32 %f_op_read, i32 0" [../src/ban.cpp:358]   --->   Operation 996 'fcmp' 'tmp_180' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 997 [1/1] (0.28ns)   --->   "%and_ln358 = and i1 %or_ln356, i1 %tmp_180" [../src/ban.cpp:358]   --->   Operation 997 'and' 'and_ln358' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 998 [1/1] (0.57ns)   --->   "%br_ln358 = br i1 %and_ln358, void, void %_ZNK3BanltEf.exit" [../src/ban.cpp:358]   --->   Operation 998 'br' 'br_ln358' <Predicate = true> <Delay = 0.57>

State 105 <SV = 7> <Delay = 2.78>
ST_105 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:361]   --->   Operation 999 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1000 [1/1] (0.00ns)   --->   "%bitcast_ln361 = bitcast i32 %trunc_ln10" [../src/ban.cpp:361]   --->   Operation 1000 'bitcast' 'bitcast_ln361' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1001 [2/2] (2.78ns)   --->   "%tmp_205 = fcmp_olt  i32 %bitcast_ln361, i32 0" [../src/ban.cpp:361]   --->   Operation 1001 'fcmp' 'tmp_205' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 8> <Delay = 3.06>
ST_106 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:361]   --->   Operation 1002 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln361_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:361]   --->   Operation 1003 'partselect' 'trunc_ln361_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1004 [1/1] (0.84ns)   --->   "%icmp_ln361 = icmp_ne  i8 %tmp_204, i8 255" [../src/ban.cpp:361]   --->   Operation 1004 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1005 [1/1] (1.05ns)   --->   "%icmp_ln361_1 = icmp_eq  i23 %trunc_ln361_4, i23 0" [../src/ban.cpp:361]   --->   Operation 1005 'icmp' 'icmp_ln361_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln361)   --->   "%or_ln361 = or i1 %icmp_ln361_1, i1 %icmp_ln361" [../src/ban.cpp:361]   --->   Operation 1006 'or' 'or_ln361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1007 [1/2] (2.78ns)   --->   "%tmp_205 = fcmp_olt  i32 %bitcast_ln361, i32 0" [../src/ban.cpp:361]   --->   Operation 1007 'fcmp' 'tmp_205' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1008 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln361 = and i1 %or_ln361, i1 %tmp_205" [../src/ban.cpp:361]   --->   Operation 1008 'and' 'and_ln361' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1009 [1/1] (0.57ns)   --->   "%br_ln361 = br void %_ZNK3BanltEf.exit" [../src/ban.cpp:361]   --->   Operation 1009 'br' 'br_ln361' <Predicate = true> <Delay = 0.57>

State 107 <SV = 7> <Delay = 2.78>
ST_107 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:350]   --->   Operation 1010 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1011 [1/1] (0.00ns)   --->   "%bitcast_ln350 = bitcast i32 %trunc_ln5" [../src/ban.cpp:350]   --->   Operation 1011 'bitcast' 'bitcast_ln350' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1012 [2/2] (2.78ns)   --->   "%tmp_72 = fcmp_olt  i32 %bitcast_ln350, i32 0" [../src/ban.cpp:350]   --->   Operation 1012 'fcmp' 'tmp_72' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 8> <Delay = 3.06>
ST_108 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:350]   --->   Operation 1013 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln350_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:350]   --->   Operation 1014 'partselect' 'trunc_ln350_4' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1015 [1/1] (0.84ns)   --->   "%icmp_ln350 = icmp_ne  i8 %tmp_71, i8 255" [../src/ban.cpp:350]   --->   Operation 1015 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1016 [1/1] (1.05ns)   --->   "%icmp_ln350_1 = icmp_eq  i23 %trunc_ln350_4, i23 0" [../src/ban.cpp:350]   --->   Operation 1016 'icmp' 'icmp_ln350_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln350)   --->   "%or_ln350 = or i1 %icmp_ln350_1, i1 %icmp_ln350" [../src/ban.cpp:350]   --->   Operation 1017 'or' 'or_ln350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1018 [1/2] (2.78ns)   --->   "%tmp_72 = fcmp_olt  i32 %bitcast_ln350, i32 0" [../src/ban.cpp:350]   --->   Operation 1018 'fcmp' 'tmp_72' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1019 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln350 = and i1 %or_ln350, i1 %tmp_72" [../src/ban.cpp:350]   --->   Operation 1019 'and' 'and_ln350' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1020 [1/1] (0.57ns)   --->   "%br_ln350 = br void %_ZNK3BanltEf.exit" [../src/ban.cpp:350]   --->   Operation 1020 'br' 'br_ln350' <Predicate = true> <Delay = 0.57>

State 109 <SV = 9> <Delay = 0.79>
ST_109 : Operation 1021 [1/1] (0.00ns)   --->   "%out_75 = phi i1 %and_ln350, void, i1 %and_ln361, void, i1 %res_13_loc_load, void %.preheader9.preheader, i1 1, void, i1 0, void, i1 1, void, i1 0, void" [../src/ban.cpp:350]   --->   Operation 1021 'phi' 'out_75' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i1 %out_75" [../src/ban_interface.cpp:133]   --->   Operation 1022 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1023 [1/1] (0.79ns)   --->   "%br_ln134 = br void %._crit_edge" [../src/ban_interface.cpp:134]   --->   Operation 1023 'br' 'br_ln134' <Predicate = true> <Delay = 0.79>

State 110 <SV = 1> <Delay = 3.06>
ST_110 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 1024 'partselect' 'tmp_68' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_110 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln61_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 1025 'partselect' 'trunc_ln61_17' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_110 : Operation 1026 [1/1] (0.00ns)   --->   "%bitcast_ln61_9 = bitcast i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 1026 'bitcast' 'bitcast_ln61_9' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_110 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_9, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1027 'partselect' 'tmp_69' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_110 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln61_23 = trunc i32 %bitcast_ln61_9" [../src/ban.cpp:61]   --->   Operation 1028 'trunc' 'trunc_ln61_23' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_110 : Operation 1029 [1/1] (0.84ns)   --->   "%icmp_ln61_16 = icmp_ne  i8 %tmp_68, i8 255" [../src/ban.cpp:61]   --->   Operation 1029 'icmp' 'icmp_ln61_16' <Predicate = (icmp_ln61_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1030 [1/1] (1.05ns)   --->   "%icmp_ln61_17 = icmp_eq  i23 %trunc_ln61_17, i23 0" [../src/ban.cpp:61]   --->   Operation 1030 'icmp' 'icmp_ln61_17' <Predicate = (icmp_ln61_3)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_6)   --->   "%or_ln61_5 = or i1 %icmp_ln61_17, i1 %icmp_ln61_16" [../src/ban.cpp:61]   --->   Operation 1031 'or' 'or_ln61_5' <Predicate = (icmp_ln61_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1032 [1/1] (0.84ns)   --->   "%icmp_ln61_18 = icmp_ne  i8 %tmp_69, i8 255" [../src/ban.cpp:61]   --->   Operation 1032 'icmp' 'icmp_ln61_18' <Predicate = (icmp_ln61_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1033 [1/1] (1.05ns)   --->   "%icmp_ln61_19 = icmp_eq  i23 %trunc_ln61_23, i23 0" [../src/ban.cpp:61]   --->   Operation 1033 'icmp' 'icmp_ln61_19' <Predicate = (icmp_ln61_3)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_6)   --->   "%or_ln61_6 = or i1 %icmp_ln61_19, i1 %icmp_ln61_18" [../src/ban.cpp:61]   --->   Operation 1034 'or' 'or_ln61_6' <Predicate = (icmp_ln61_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_6)   --->   "%and_ln61_5 = and i1 %or_ln61_5, i1 %or_ln61_6" [../src/ban.cpp:61]   --->   Operation 1035 'and' 'and_ln61_5' <Predicate = (icmp_ln61_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1036 [1/2] (2.78ns)   --->   "%tmp_70 = fcmp_oeq  i32 %bitcast_ln61_3, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 1036 'fcmp' 'tmp_70' <Predicate = (icmp_ln61_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1037 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_6 = and i1 %and_ln61_5, i1 %tmp_70" [../src/ban.cpp:61]   --->   Operation 1037 'and' 'and_ln61_6' <Predicate = (icmp_ln61_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_6, void %._crit_edge82, void" [../src/ban.cpp:61]   --->   Operation 1038 'br' 'br_ln61' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_110 : Operation 1039 [1/1] (0.47ns)   --->   "%br_ln62 = br void %_ZNK3BanneEf.exit" [../src/ban.cpp:62]   --->   Operation 1039 'br' 'br_ln62' <Predicate = (!and_ln61_6) | (!icmp_ln61_3)> <Delay = 0.47>
ST_110 : Operation 1040 [2/2] (2.78ns)   --->   "%tmp_116 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 1040 'fcmp' 'tmp_116' <Predicate = (icmp_ln61_3 & and_ln61_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 2> <Delay = 3.25>
ST_111 : Operation 1041 [1/2] (2.78ns)   --->   "%tmp_116 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 1041 'fcmp' 'tmp_116' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1042 [1/1] (0.47ns)   --->   "%br_ln64 = br i1 %tmp_116, void %.preheader10.preheader, void %_ZNK3BanneEf.exit" [../src/ban.cpp:64]   --->   Operation 1042 'br' 'br_ln64' <Predicate = true> <Delay = 0.47>

State 112 <SV = 6> <Delay = 2.57>
ST_112 : Operation 1043 [2/2] (2.57ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_114, i128 %b_op1_read, i1 %res_10_loc" [../src/ban_interface.cpp:9]   --->   Operation 1043 'call' 'call_ln9' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 7> <Delay = 0.00>
ST_113 : Operation 1044 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_114, i128 %b_op1_read, i1 %res_10_loc" [../src/ban_interface.cpp:9]   --->   Operation 1044 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 8> <Delay = 0.47>
ST_114 : Operation 1045 [1/1] (0.00ns)   --->   "%res_10_loc_load = load i1 %res_10_loc"   --->   Operation 1045 'load' 'res_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1046 [1/1] (0.28ns)   --->   "%phitmp77 = xor i1 %res_10_loc_load, i1 1"   --->   Operation 1046 'xor' 'phitmp77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1047 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BanneEf.exit"   --->   Operation 1047 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 115 <SV = 9> <Delay = 0.79>
ST_115 : Operation 1048 [1/1] (0.00ns)   --->   "%out_90 = phi i1 1, void %._crit_edge82, i1 %phitmp77, void %.preheader10.preheader, i1 0, void" [../src/ban.h:116]   --->   Operation 1048 'phi' 'out_90' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i1 %out_90" [../src/ban_interface.cpp:129]   --->   Operation 1049 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1050 [1/1] (0.79ns)   --->   "%br_ln130 = br void %._crit_edge" [../src/ban_interface.cpp:130]   --->   Operation 1050 'br' 'br_ln130' <Predicate = true> <Delay = 0.79>

State 116 <SV = 1> <Delay = 3.06>
ST_116 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 1051 'partselect' 'tmp_65' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_116 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln61_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 1052 'partselect' 'trunc_ln61_11' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_116 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln61_8 = bitcast i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 1053 'bitcast' 'bitcast_ln61_8' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_116 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_8, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 1054 'partselect' 'tmp_66' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_116 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61_8" [../src/ban.cpp:61]   --->   Operation 1055 'trunc' 'trunc_ln61' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_116 : Operation 1056 [1/1] (0.84ns)   --->   "%icmp_ln61_12 = icmp_ne  i8 %tmp_65, i8 255" [../src/ban.cpp:61]   --->   Operation 1056 'icmp' 'icmp_ln61_12' <Predicate = (icmp_ln61_2)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1057 [1/1] (1.05ns)   --->   "%icmp_ln61_13 = icmp_eq  i23 %trunc_ln61_11, i23 0" [../src/ban.cpp:61]   --->   Operation 1057 'icmp' 'icmp_ln61_13' <Predicate = (icmp_ln61_2)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_4)   --->   "%or_ln61_3 = or i1 %icmp_ln61_13, i1 %icmp_ln61_12" [../src/ban.cpp:61]   --->   Operation 1058 'or' 'or_ln61_3' <Predicate = (icmp_ln61_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1059 [1/1] (0.84ns)   --->   "%icmp_ln61_14 = icmp_ne  i8 %tmp_66, i8 255" [../src/ban.cpp:61]   --->   Operation 1059 'icmp' 'icmp_ln61_14' <Predicate = (icmp_ln61_2)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1060 [1/1] (1.05ns)   --->   "%icmp_ln61_15 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 1060 'icmp' 'icmp_ln61_15' <Predicate = (icmp_ln61_2)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_4)   --->   "%or_ln61_4 = or i1 %icmp_ln61_15, i1 %icmp_ln61_14" [../src/ban.cpp:61]   --->   Operation 1061 'or' 'or_ln61_4' <Predicate = (icmp_ln61_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_4)   --->   "%and_ln61_3 = and i1 %or_ln61_3, i1 %or_ln61_4" [../src/ban.cpp:61]   --->   Operation 1062 'and' 'and_ln61_3' <Predicate = (icmp_ln61_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1063 [1/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln61_2, i32 %f_op_read" [../src/ban.cpp:61]   --->   Operation 1063 'fcmp' 'tmp_67' <Predicate = (icmp_ln61_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1064 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_4 = and i1 %and_ln61_3, i1 %tmp_67" [../src/ban.cpp:61]   --->   Operation 1064 'and' 'and_ln61_4' <Predicate = (icmp_ln61_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1065 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_4, void %._crit_edge79, void" [../src/ban.cpp:61]   --->   Operation 1065 'br' 'br_ln61' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_116 : Operation 1066 [1/1] (0.47ns)   --->   "%br_ln62 = br void %_ZNK3BaneqEf.exit" [../src/ban.cpp:62]   --->   Operation 1066 'br' 'br_ln62' <Predicate = (!and_ln61_4) | (!icmp_ln61_2)> <Delay = 0.47>
ST_116 : Operation 1067 [2/2] (2.78ns)   --->   "%tmp_114 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 1067 'fcmp' 'tmp_114' <Predicate = (icmp_ln61_2 & and_ln61_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 2> <Delay = 3.25>
ST_117 : Operation 1068 [1/2] (2.78ns)   --->   "%tmp_114 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban.cpp:64]   --->   Operation 1068 'fcmp' 'tmp_114' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1069 [1/1] (0.47ns)   --->   "%br_ln64 = br i1 %tmp_114, void %.preheader11.preheader, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:64]   --->   Operation 1069 'br' 'br_ln64' <Predicate = true> <Delay = 0.47>

State 118 <SV = 6> <Delay = 2.57>
ST_118 : Operation 1070 [2/2] (2.57ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_1, i128 %b_op1_read, i1 %res_9_loc" [../src/ban_interface.cpp:9]   --->   Operation 1070 'call' 'call_ln9' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 7> <Delay = 0.00>
ST_119 : Operation 1071 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_68_1, i128 %b_op1_read, i1 %res_9_loc" [../src/ban_interface.cpp:9]   --->   Operation 1071 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 8> <Delay = 0.47>
ST_120 : Operation 1072 [1/1] (0.00ns)   --->   "%res_9_loc_load = load i1 %res_9_loc"   --->   Operation 1072 'load' 'res_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1073 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit"   --->   Operation 1073 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 121 <SV = 9> <Delay = 0.79>
ST_121 : Operation 1074 [1/1] (0.00ns)   --->   "%out_71 = phi i1 0, void %._crit_edge79, i1 %res_9_loc_load, void %.preheader11.preheader, i1 1, void"   --->   Operation 1074 'phi' 'out_71' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i1 %out_71" [../src/ban_interface.cpp:125]   --->   Operation 1075 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1076 [1/1] (0.79ns)   --->   "%br_ln126 = br void %._crit_edge" [../src/ban_interface.cpp:126]   --->   Operation 1076 'br' 'br_ln126' <Predicate = true> <Delay = 0.79>

State 122 <SV = 8> <Delay = 2.78>
ST_122 : Operation 1077 [2/2] (2.78ns)   --->   "%call_ret4 = call i128 @operator/, i32 %f_op_read, i128 %b_op1_read" [../src/ban.h:113]   --->   Operation 1077 'call' 'call_ret4' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 9> <Delay = 0.79>
ST_123 : Operation 1078 [1/2] (0.52ns)   --->   "%call_ret4 = call i128 @operator/, i32 %f_op_read, i128 %b_op1_read" [../src/ban.h:113]   --->   Operation 1078 'call' 'call_ret4' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 1079 [1/1] (0.00ns)   --->   "%ref_tmp45_s = extractvalue i128 %call_ret4" [../src/ban.h:113]   --->   Operation 1079 'extractvalue' 'ref_tmp45_s' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1080 [1/1] (0.00ns)   --->   "%out_59 = extractvalue i128 %call_ret4" [../src/ban.h:113]   --->   Operation 1080 'extractvalue' 'out_59' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1081 [1/1] (0.00ns)   --->   "%out_26 = extractvalue i128 %call_ret4" [../src/ban.h:113]   --->   Operation 1081 'extractvalue' 'out_26' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1082 [1/1] (0.00ns)   --->   "%out_30 = extractvalue i128 %call_ret4" [../src/ban.h:113]   --->   Operation 1082 'extractvalue' 'out_30' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1083 [1/1] (0.00ns)   --->   "%out_57 = trunc i32 %ref_tmp45_s" [../src/ban_interface.cpp:121]   --->   Operation 1083 'trunc' 'out_57' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1084 [1/1] (0.00ns)   --->   "%out_58 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp45_s, i32 8, i32 31" [../src/ban_interface.cpp:121]   --->   Operation 1084 'partselect' 'out_58' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1085 [1/1] (0.79ns)   --->   "%br_ln122 = br void %._crit_edge" [../src/ban_interface.cpp:122]   --->   Operation 1085 'br' 'br_ln122' <Predicate = true> <Delay = 0.79>

State 124 <SV = 1> <Delay = 7.01>
ST_124 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln553_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban.cpp:553]   --->   Operation 1086 'partselect' 'trunc_ln553_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1087 [1/1] (0.00ns)   --->   "%bitcast_ln553_7 = bitcast i32 %trunc_ln553_8" [../src/ban.cpp:553]   --->   Operation 1087 'bitcast' 'bitcast_ln553_7' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln553_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban.cpp:553]   --->   Operation 1088 'partselect' 'trunc_ln553_9' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1089 [1/1] (0.00ns)   --->   "%bitcast_ln553_8 = bitcast i32 %trunc_ln553_9" [../src/ban.cpp:553]   --->   Operation 1089 'bitcast' 'bitcast_ln553_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1090 [2/3] (7.01ns)   --->   "%tmp_237 = fmul i32 %bitcast_ln553_6, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1090 'fmul' 'tmp_237' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1091 [3/3] (7.01ns)   --->   "%tmp_238 = fmul i32 %bitcast_ln553_7, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1091 'fmul' 'tmp_238' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1092 [3/3] (7.01ns)   --->   "%tmp_239 = fmul i32 %bitcast_ln553_8, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1092 'fmul' 'tmp_239' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 2> <Delay = 7.01>
ST_125 : Operation 1093 [1/3] (7.01ns)   --->   "%tmp_237 = fmul i32 %bitcast_ln553_6, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1093 'fmul' 'tmp_237' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1094 [2/3] (7.01ns)   --->   "%tmp_238 = fmul i32 %bitcast_ln553_7, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1094 'fmul' 'tmp_238' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1095 [2/3] (7.01ns)   --->   "%tmp_239 = fmul i32 %bitcast_ln553_8, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1095 'fmul' 'tmp_239' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 3> <Delay = 7.01>
ST_126 : Operation 1096 [1/3] (7.01ns)   --->   "%tmp_238 = fmul i32 %bitcast_ln553_7, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1096 'fmul' 'tmp_238' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1097 [1/3] (7.01ns)   --->   "%tmp_239 = fmul i32 %bitcast_ln553_8, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1097 'fmul' 'tmp_239' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1098 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_oeq  i32 %tmp_237, i32 0" [../src/ban.cpp:77]   --->   Operation 1098 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 4> <Delay = 3.54>
ST_127 : Operation 1099 [1/1] (0.00ns)   --->   "%res_p_4 = trunc i128 %b_op1_read" [../src/ban.cpp:553]   --->   Operation 1099 'trunc' 'res_p_4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1100 [1/1] (0.00ns)   --->   "%bitcast_ln77_2 = bitcast i32 %tmp_237" [../src/ban.cpp:77]   --->   Operation 1100 'bitcast' 'bitcast_ln77_2' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_2, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1101 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = trunc i32 %bitcast_ln77_2" [../src/ban.cpp:77]   --->   Operation 1102 'trunc' 'trunc_ln77_2' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1103 [1/1] (0.84ns)   --->   "%icmp_ln77_4 = icmp_ne  i8 %tmp_48, i8 255" [../src/ban.cpp:77]   --->   Operation 1103 'icmp' 'icmp_ln77_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1104 [1/1] (1.05ns)   --->   "%icmp_ln77_5 = icmp_eq  i23 %trunc_ln77_2, i23 0" [../src/ban.cpp:77]   --->   Operation 1104 'icmp' 'icmp_ln77_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77_2 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4" [../src/ban.cpp:77]   --->   Operation 1105 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1106 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_oeq  i32 %tmp_237, i32 0" [../src/ban.cpp:77]   --->   Operation 1106 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1107 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_2 = and i1 %or_ln77_2, i1 %tmp_49" [../src/ban.cpp:77]   --->   Operation 1107 'and' 'and_ln77_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1108 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77_2, void %_ZmlfRK3Ban.exit, void %.preheader12.preheader" [../src/ban.cpp:77]   --->   Operation 1108 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_127 : Operation 1109 [2/2] (0.00ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_111, i32 %tmp_237, i32 %tmp_238, i32 %tmp_239, i32 %idx_tmp_loc" [../src/ban.cpp:557]   --->   Operation 1109 'call' 'call_ln557' <Predicate = (and_ln77_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 5> <Delay = 0.44>
ST_128 : Operation 1110 [1/2] (0.44ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_111, i32 %tmp_237, i32 %tmp_238, i32 %tmp_239, i32 %idx_tmp_loc" [../src/ban.cpp:557]   --->   Operation 1110 'call' 'call_ln557' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 6> <Delay = 1.41>
ST_129 : Operation 1111 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 1111 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1112 [1/1] (0.00ns)   --->   "%empty_74 = trunc i32 %idx_tmp_loc_load"   --->   Operation 1112 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1113 [1/1] (0.99ns)   --->   "%icmp_ln92_2 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1113 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1114 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92_2, void %.lr.ph.i.i.i518, void %.lr.ph7.i.i.i501" [../src/ban.cpp:92]   --->   Operation 1114 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_129 : Operation 1115 [1/1] (0.28ns)   --->   "%xor_ln92_2 = xor i2 %empty_74, i2 3" [../src/ban.cpp:92]   --->   Operation 1115 'xor' 'xor_ln92_2' <Predicate = (icmp_ln92_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1116 [2/2] (0.42ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_212, i32 %tmp_239, i32 %tmp_238, i32 %tmp_237, i2 %empty_74, i2 %xor_ln92_2, i32 %out_92476_loc, i32 %out_91470_loc, i32 %out_90464_loc" [../src/ban.cpp:557]   --->   Operation 1116 'call' 'call_ln557' <Predicate = (icmp_ln92_2)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 7> <Delay = 0.44>
ST_130 : Operation 1117 [1/2] (0.44ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_212, i32 %tmp_239, i32 %tmp_238, i32 %tmp_237, i2 %empty_74, i2 %xor_ln92_2, i32 %out_92476_loc, i32 %out_91470_loc, i32 %out_90464_loc" [../src/ban.cpp:557]   --->   Operation 1117 'call' 'call_ln557' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 8> <Delay = 3.20>
ST_131 : Operation 1118 [1/1] (0.00ns)   --->   "%out_92476_loc_load = load i32 %out_92476_loc"   --->   Operation 1118 'load' 'out_92476_loc_load' <Predicate = (icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1119 [1/1] (0.00ns)   --->   "%out_91470_loc_load = load i32 %out_91470_loc"   --->   Operation 1119 'load' 'out_91470_loc_load' <Predicate = (icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1120 [1/1] (0.00ns)   --->   "%out_90464_loc_load = load i32 %out_90464_loc"   --->   Operation 1120 'load' 'out_90464_loc_load' <Predicate = (icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1121 [1/1] (0.54ns)   --->   "%sub_ln92_2 = sub i2 2, i2 %empty_74" [../src/ban.cpp:92]   --->   Operation 1121 'sub' 'sub_ln92_2' <Predicate = (icmp_ln92_2)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1122 [1/1] (0.54ns)   --->   "%base_17 = add i2 %sub_ln92_2, i2 1" [../src/ban.cpp:97]   --->   Operation 1122 'add' 'base_17' <Predicate = (icmp_ln92_2)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%xor_ln100_2 = xor i2 %sub_ln92_2, i2 2" [../src/ban.cpp:100]   --->   Operation 1123 'xor' 'xor_ln100_2' <Predicate = (icmp_ln92_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node tmp_240)   --->   "%sext_ln100_2 = sext i2 %xor_ln100_2" [../src/ban.cpp:100]   --->   Operation 1124 'sext' 'sext_ln100_2' <Predicate = (icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1125 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_240 = add i32 %sext_ln100_2, i32 %res_p_4" [../src/ban.cpp:100]   --->   Operation 1125 'add' 'tmp_240' <Predicate = (icmp_ln92_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1126 [1/1] (0.44ns)   --->   "%icmp_ln104_2 = icmp_eq  i2 %base_17, i2 3" [../src/ban.cpp:104]   --->   Operation 1126 'icmp' 'icmp_ln104_2' <Predicate = (icmp_ln92_2)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1127 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104_2, void %.lr.ph.i.i.i518, void %_ZmlfRK3Ban.exit" [../src/ban.cpp:104]   --->   Operation 1127 'br' 'br_ln104' <Predicate = (icmp_ln92_2)> <Delay = 0.47>
ST_131 : Operation 1128 [1/1] (0.00ns)   --->   "%out_92474 = phi i32 %tmp_239, void %.preheader12.preheader, i32 %out_92476_loc_load, void %.lr.ph7.i.i.i501"   --->   Operation 1128 'phi' 'out_92474' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1129 [1/1] (0.00ns)   --->   "%out_91468 = phi i32 %tmp_238, void %.preheader12.preheader, i32 %out_91470_loc_load, void %.lr.ph7.i.i.i501"   --->   Operation 1129 'phi' 'out_91468' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1130 [1/1] (0.00ns)   --->   "%out_90462 = phi i32 %tmp_237, void %.preheader12.preheader, i32 %out_90464_loc_load, void %.lr.ph7.i.i.i501"   --->   Operation 1130 'phi' 'out_90462' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1131 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i_i512176180 = phi i2 0, void %.preheader12.preheader, i2 %base_17, void %.lr.ph7.i.i.i501"   --->   Operation 1131 'phi' 'base_0_lcssa_i_i_i512176180' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i2 %base_0_lcssa_i_i_i512176180" [../src/ban.cpp:104]   --->   Operation 1132 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.00>
ST_131 : Operation 1133 [1/1] (0.44ns)   --->   "%icmp_ln104_5 = icmp_ne  i2 %base_0_lcssa_i_i_i512176180, i2 3" [../src/ban.cpp:104]   --->   Operation 1133 'icmp' 'icmp_ln104_5' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1134 [1/1] (0.54ns)   --->   "%add_ln104_2 = add i3 %zext_ln104_2, i3 1" [../src/ban.cpp:104]   --->   Operation 1134 'add' 'add_ln104_2' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1135 [1/1] (0.20ns)   --->   "%select_ln104_2 = select i1 %icmp_ln104_5, i3 3, i3 %add_ln104_2" [../src/ban.cpp:104]   --->   Operation 1135 'select' 'select_ln104_2' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 1136 [2/2] (0.42ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_313, i32 %out_92474, i32 %out_91468, i32 %out_90462, i2 %base_0_lcssa_i_i_i512176180, i3 %select_ln104_2, i32 %out_92473_loc, i32 %out_91467_loc, i32 %out_90461_loc" [../src/ban.cpp:557]   --->   Operation 1136 'call' 'call_ln557' <Predicate = (!icmp_ln104_2) | (!icmp_ln92_2)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 9> <Delay = 1.13>
ST_132 : Operation 1137 [1/2] (1.13ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_313, i32 %out_92474, i32 %out_91468, i32 %out_90462, i2 %base_0_lcssa_i_i_i512176180, i3 %select_ln104_2, i32 %out_92473_loc, i32 %out_91467_loc, i32 %out_90461_loc" [../src/ban.cpp:557]   --->   Operation 1137 'call' 'call_ln557' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 10> <Delay = 1.27>
ST_133 : Operation 1138 [1/1] (0.00ns)   --->   "%empty_75 = phi i32 0, void %.preheader12.preheader, i32 %tmp_240, void %.lr.ph7.i.i.i501"   --->   Operation 1138 'phi' 'empty_75' <Predicate = (op_read == 27 & and_ln77_2 & !icmp_ln104_2) | (op_read == 27 & and_ln77_2 & !icmp_ln92_2)> <Delay = 0.00>
ST_133 : Operation 1139 [1/1] (0.00ns)   --->   "%out_92473_loc_load = load i32 %out_92473_loc"   --->   Operation 1139 'load' 'out_92473_loc_load' <Predicate = (op_read == 27 & and_ln77_2 & !icmp_ln104_2) | (op_read == 27 & and_ln77_2 & !icmp_ln92_2)> <Delay = 0.00>
ST_133 : Operation 1140 [1/1] (0.00ns)   --->   "%out_91467_loc_load = load i32 %out_91467_loc"   --->   Operation 1140 'load' 'out_91467_loc_load' <Predicate = (op_read == 27 & and_ln77_2 & !icmp_ln104_2) | (op_read == 27 & and_ln77_2 & !icmp_ln92_2)> <Delay = 0.00>
ST_133 : Operation 1141 [1/1] (0.00ns)   --->   "%out_90461_loc_load = load i32 %out_90461_loc"   --->   Operation 1141 'load' 'out_90461_loc_load' <Predicate = (op_read == 27 & and_ln77_2 & !icmp_ln104_2) | (op_read == 27 & and_ln77_2 & !icmp_ln92_2)> <Delay = 0.00>
ST_133 : Operation 1142 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZmlfRK3Ban.exit"   --->   Operation 1142 'br' 'br_ln0' <Predicate = (op_read == 27 & and_ln77_2 & !icmp_ln104_2) | (op_read == 27 & and_ln77_2 & !icmp_ln92_2)> <Delay = 0.47>
ST_133 : Operation 1143 [1/1] (0.00ns)   --->   "%out_89 = phi i32 %out_92473_loc_load, void %.lr.ph.i.i.i518, i32 %tmp_239, void, i32 %out_92476_loc_load, void %.lr.ph7.i.i.i501"   --->   Operation 1143 'phi' 'out_89' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_133 : Operation 1144 [1/1] (0.00ns)   --->   "%out_88 = phi i32 %out_91467_loc_load, void %.lr.ph.i.i.i518, i32 %tmp_238, void, i32 %out_91470_loc_load, void %.lr.ph7.i.i.i501"   --->   Operation 1144 'phi' 'out_88' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_133 : Operation 1145 [1/1] (0.00ns)   --->   "%out_87 = phi i32 %out_90461_loc_load, void %.lr.ph.i.i.i518, i32 %tmp_237, void, i32 %out_90464_loc_load, void %.lr.ph7.i.i.i501"   --->   Operation 1145 'phi' 'out_87' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_133 : Operation 1146 [1/1] (0.00ns)   --->   "%res_p_8 = phi i32 %empty_75, void %.lr.ph.i.i.i518, i32 %res_p_4, void, i32 %tmp_240, void %.lr.ph7.i.i.i501"   --->   Operation 1146 'phi' 'res_p_8' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_133 : Operation 1147 [1/1] (0.00ns)   --->   "%out_85 = trunc i32 %res_p_8" [../src/ban_interface.cpp:117]   --->   Operation 1147 'trunc' 'out_85' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_133 : Operation 1148 [1/1] (0.00ns)   --->   "%out_86 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_8, i32 8, i32 31" [../src/ban_interface.cpp:117]   --->   Operation 1148 'partselect' 'out_86' <Predicate = (op_read == 27)> <Delay = 0.00>
ST_133 : Operation 1149 [1/1] (0.79ns)   --->   "%br_ln118 = br void %._crit_edge" [../src/ban_interface.cpp:118]   --->   Operation 1149 'br' 'br_ln118' <Predicate = (op_read == 27)> <Delay = 0.79>
ST_133 : Operation 1150 [1/1] (0.00ns)   --->   "%empty_73 = phi i32 0, void %.preheader13.preheader, i32 %tmp_233, void %.lr.ph7.i.i.i"   --->   Operation 1150 'phi' 'empty_73' <Predicate = (op_read == 23 & and_ln77_1 & !icmp_ln104_1) | (op_read == 23 & and_ln77_1 & !icmp_ln92_1)> <Delay = 0.00>
ST_133 : Operation 1151 [1/1] (0.00ns)   --->   "%res_num_load_13 = load i32 %res_num_load_2455_loc"   --->   Operation 1151 'load' 'res_num_load_13' <Predicate = (op_read == 23 & and_ln77_1 & !icmp_ln104_1) | (op_read == 23 & and_ln77_1 & !icmp_ln92_1)> <Delay = 0.00>
ST_133 : Operation 1152 [1/1] (0.00ns)   --->   "%res_num_load_14 = load i32 %res_num_load_1449_loc"   --->   Operation 1152 'load' 'res_num_load_14' <Predicate = (op_read == 23 & and_ln77_1 & !icmp_ln104_1) | (op_read == 23 & and_ln77_1 & !icmp_ln92_1)> <Delay = 0.00>
ST_133 : Operation 1153 [1/1] (0.00ns)   --->   "%res_num_load_15 = load i32 %res_num_load443_loc"   --->   Operation 1153 'load' 'res_num_load_15' <Predicate = (op_read == 23 & and_ln77_1 & !icmp_ln104_1) | (op_read == 23 & and_ln77_1 & !icmp_ln92_1)> <Delay = 0.00>
ST_133 : Operation 1154 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3BanmLEf.exit"   --->   Operation 1154 'br' 'br_ln0' <Predicate = (op_read == 23 & and_ln77_1 & !icmp_ln104_1) | (op_read == 23 & and_ln77_1 & !icmp_ln92_1)> <Delay = 0.47>
ST_133 : Operation 1155 [1/1] (0.00ns)   --->   "%res_num_load_2 = phi i32 %res_num_load_13, void %.lr.ph.i.i.i, i32 %tmp_232, void, i32 %res_num_load_10, void %.lr.ph7.i.i.i"   --->   Operation 1155 'phi' 'res_num_load_2' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1156 [1/1] (0.00ns)   --->   "%res_num_load_1 = phi i32 %res_num_load_14, void %.lr.ph.i.i.i, i32 %tmp_231, void, i32 %res_num_load_11, void %.lr.ph7.i.i.i"   --->   Operation 1156 'phi' 'res_num_load_1' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1157 [1/1] (0.00ns)   --->   "%res_num_load = phi i32 %res_num_load_15, void %.lr.ph.i.i.i, i32 %tmp_230, void, i32 %res_num_load_12, void %.lr.ph7.i.i.i"   --->   Operation 1157 'phi' 'res_num_load' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1158 [1/1] (0.00ns)   --->   "%res_p_7 = phi i32 %empty_73, void %.lr.ph.i.i.i, i32 %res_p_3, void, i32 %tmp_233, void %.lr.ph7.i.i.i"   --->   Operation 1158 'phi' 'res_p_7' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %res_num_load" [../src/ban.h:107]   --->   Operation 1159 'bitcast' 'bitcast_ln107' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1160 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %res_num_load_1" [../src/ban.h:107]   --->   Operation 1160 'bitcast' 'bitcast_ln107_1' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1161 [1/1] (0.00ns)   --->   "%bitcast_ln107_2 = bitcast i32 %res_num_load_2" [../src/ban.h:107]   --->   Operation 1161 'bitcast' 'bitcast_ln107_2' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1162 [1/1] (0.00ns)   --->   "%or_ln107_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln107_2, i32 %bitcast_ln107_1, i32 %bitcast_ln107, i32 %res_p_7" [../src/ban.h:107]   --->   Operation 1162 'bitconcatenate' 'or_ln107_2' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1163 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln107_2" [../src/ban.h:107]   --->   Operation 1163 'write' 'write_ln107' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_133 : Operation 1164 [1/1] (0.79ns)   --->   "%br_ln102 = br void %._crit_edge" [../src/ban_interface.cpp:102]   --->   Operation 1164 'br' 'br_ln102' <Predicate = (op_read == 23)> <Delay = 0.79>
ST_133 : Operation 1165 [1/1] (0.00ns)   --->   "%empty_71 = phi i32 0, void %.preheader14.preheader, i32 %tmp_229, void %.lr.ph7.i.i"   --->   Operation 1165 'phi' 'empty_71' <Predicate = (op_read == 19 & and_ln77 & !icmp_ln104) | (op_read == 19 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_133 : Operation 1166 [1/1] (0.00ns)   --->   "%out_87437_loc_load = load i32 %out_87437_loc"   --->   Operation 1166 'load' 'out_87437_loc_load' <Predicate = (op_read == 19 & and_ln77 & !icmp_ln104) | (op_read == 19 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_133 : Operation 1167 [1/1] (0.00ns)   --->   "%out_86431_loc_load = load i32 %out_86431_loc"   --->   Operation 1167 'load' 'out_86431_loc_load' <Predicate = (op_read == 19 & and_ln77 & !icmp_ln104) | (op_read == 19 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_133 : Operation 1168 [1/1] (0.00ns)   --->   "%out_85425_loc_load = load i32 %out_85425_loc"   --->   Operation 1168 'load' 'out_85425_loc_load' <Predicate = (op_read == 19 & and_ln77 & !icmp_ln104) | (op_read == 19 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_133 : Operation 1169 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BanmlEf.exit"   --->   Operation 1169 'br' 'br_ln0' <Predicate = (op_read == 19 & and_ln77 & !icmp_ln104) | (op_read == 19 & and_ln77 & !icmp_ln92)> <Delay = 0.47>
ST_133 : Operation 1170 [1/1] (0.00ns)   --->   "%out_84 = phi i32 %out_87437_loc_load, void %.lr.ph.i.i, i32 %tmp_228, void, i32 %out_87440_loc_load, void %.lr.ph7.i.i"   --->   Operation 1170 'phi' 'out_84' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_133 : Operation 1171 [1/1] (0.00ns)   --->   "%out_83 = phi i32 %out_86431_loc_load, void %.lr.ph.i.i, i32 %tmp_227, void, i32 %out_86434_loc_load, void %.lr.ph7.i.i"   --->   Operation 1171 'phi' 'out_83' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_133 : Operation 1172 [1/1] (0.00ns)   --->   "%out_74 = phi i32 %out_85425_loc_load, void %.lr.ph.i.i, i32 %tmp_226, void, i32 %out_85428_loc_load, void %.lr.ph7.i.i"   --->   Operation 1172 'phi' 'out_74' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_133 : Operation 1173 [1/1] (0.00ns)   --->   "%res_p_6 = phi i32 %empty_71, void %.lr.ph.i.i, i32 %res_p, void, i32 %tmp_229, void %.lr.ph7.i.i"   --->   Operation 1173 'phi' 'res_p_6' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_133 : Operation 1174 [1/1] (0.00ns)   --->   "%out_70 = trunc i32 %res_p_6" [../src/ban_interface.cpp:85]   --->   Operation 1174 'trunc' 'out_70' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_133 : Operation 1175 [1/1] (0.00ns)   --->   "%out_72 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_6, i32 8, i32 31" [../src/ban_interface.cpp:85]   --->   Operation 1175 'partselect' 'out_72' <Predicate = (op_read == 19)> <Delay = 0.00>
ST_133 : Operation 1176 [1/1] (0.79ns)   --->   "%br_ln86 = br void %._crit_edge" [../src/ban_interface.cpp:86]   --->   Operation 1176 'br' 'br_ln86' <Predicate = (op_read == 19)> <Delay = 0.79>
ST_133 : Operation 1177 [1/1] (0.00ns)   --->   "%empty_76 = phi i8 %zext_ln169, void %_ZgefRK3Ban.exit768, i8 %zext_ln165, void %_ZlefRK3Ban.exit740, i8 %zext_ln161, void %_ZgefRK3Ban.exit, i8 %zext_ln157, void %_ZlefRK3Ban.exit, i8 %zext_ln153, void %_ZnefRK3Ban.exit, i8 %zext_ln149, void %_ZeqfRK3Ban.exit, i8 %zext_ln145, void %_ZNK3BangeEf.exit, i8 %zext_ln141, void %_ZNK3BanleEf.exit, i8 %zext_ln137, void %_ZNK3BangtEf.exit, i8 %zext_ln133, void %_ZNK3BanltEf.exit, i8 %zext_ln129, void %_ZNK3BanneEf.exit, i8 %zext_ln125, void %_ZNK3BaneqEf.exit, i8 %out_57, void %_ZdvfRK3Ban.exit, i8 %out_85, void %_ZmlfRK3Ban.exit, i8 %out_54, void, i8 %out_49, void, i8 0, void, i8 0, void %_ZN3BanmLEf.exit, i8 0, void, i8 0, void, i8 %out_44, void, i8 %out_70, void %_ZNK3BanmlEf.exit, i8 %out_41, void, i8 %out_36, void, i8 %zext_ln73, void %_ZNK3BangeERKS_.exit, i8 %zext_ln69_6, void %_ZNK3BanleERKS_.exit, i8 %zext_ln65, void %_ZNK3BangtERKS_.exit, i8 %zext_ln61, void %_ZNK3BanltERKS_.exit, i8 %zext_ln57, void %_ZNK3BanneERKS_.exit, i8 %zext_ln53, void %_ZNK3BaneqERKS_.exit, i8 %out_31, void, i8 %out_20, void %_ifconv189, i8 0, void, i8 0, void %_ZN3BanmLERKS_.exit, i8 0, void, i8 0, void, i8 %out_18, void, i8 %out_66, void %_ZNK3BanmlERKS_.exit, i8 %out_13, void, i8 %out_5, void, i8 %out, void, i8 0, void"   --->   Operation 1177 'phi' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1178 [1/1] (0.00ns)   --->   "%out_96 = phi i24 0, void %_ZgefRK3Ban.exit768, i24 0, void %_ZlefRK3Ban.exit740, i24 0, void %_ZgefRK3Ban.exit, i24 0, void %_ZlefRK3Ban.exit, i24 0, void %_ZnefRK3Ban.exit, i24 0, void %_ZeqfRK3Ban.exit, i24 0, void %_ZNK3BangeEf.exit, i24 0, void %_ZNK3BanleEf.exit, i24 0, void %_ZNK3BangtEf.exit, i24 0, void %_ZNK3BanltEf.exit, i24 0, void %_ZNK3BanneEf.exit, i24 0, void %_ZNK3BaneqEf.exit, i24 %out_58, void %_ZdvfRK3Ban.exit, i24 %out_86, void %_ZmlfRK3Ban.exit, i24 %out_55, void, i24 %out_50, void, i24 0, void, i24 0, void %_ZN3BanmLEf.exit, i24 0, void, i24 0, void, i24 %out_45, void, i24 %out_72, void %_ZNK3BanmlEf.exit, i24 %out_42, void, i24 %out_37, void, i24 0, void %_ZNK3BangeERKS_.exit, i24 0, void %_ZNK3BanleERKS_.exit, i24 0, void %_ZNK3BangtERKS_.exit, i24 0, void %_ZNK3BanltERKS_.exit, i24 0, void %_ZNK3BanneERKS_.exit, i24 0, void %_ZNK3BaneqERKS_.exit, i24 %out_32, void, i24 %out_21, void %_ifconv189, i24 0, void, i24 0, void %_ZN3BanmLERKS_.exit, i24 0, void, i24 0, void, i24 %out_16, void, i24 %out_69, void %_ZNK3BanmlERKS_.exit, i24 %out_11, void, i24 %out_6, void, i24 %out_1, void, i24 0, void"   --->   Operation 1178 'phi' 'out_96' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1179 [1/1] (0.00ns)   --->   "%out_95 = phi i32 <undef>, void %_ZgefRK3Ban.exit768, i32 <undef>, void %_ZlefRK3Ban.exit740, i32 <undef>, void %_ZgefRK3Ban.exit, i32 <undef>, void %_ZlefRK3Ban.exit, i32 <undef>, void %_ZnefRK3Ban.exit, i32 <undef>, void %_ZeqfRK3Ban.exit, i32 <undef>, void %_ZNK3BangeEf.exit, i32 <undef>, void %_ZNK3BanleEf.exit, i32 <undef>, void %_ZNK3BangtEf.exit, i32 <undef>, void %_ZNK3BanltEf.exit, i32 <undef>, void %_ZNK3BanneEf.exit, i32 <undef>, void %_ZNK3BaneqEf.exit, i32 %out_30, void %_ZdvfRK3Ban.exit, i32 %out_89, void %_ZmlfRK3Ban.exit, i32 %out_53, void, i32 %out_48, void, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLEf.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_25, void, i32 %out_84, void %_ZNK3BanmlEf.exit, i32 %out_40, void, i32 %out_35, void, i32 <undef>, void %_ZNK3BangeERKS_.exit, i32 <undef>, void %_ZNK3BanleERKS_.exit, i32 <undef>, void %_ZNK3BangtERKS_.exit, i32 <undef>, void %_ZNK3BanltERKS_.exit, i32 <undef>, void %_ZNK3BanneERKS_.exit, i32 <undef>, void %_ZNK3BaneqERKS_.exit, i32 %out_23, void, i32 %tmp_225, void %_ifconv189, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLERKS_.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_17, void, i32 %out_64, void %_ZNK3BanmlERKS_.exit, i32 %out_12, void, i32 %tmp_165, void, i32 %out_4, void, i32 <undef>, void"   --->   Operation 1179 'phi' 'out_95' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1180 [1/1] (0.00ns)   --->   "%out_94 = phi i32 <undef>, void %_ZgefRK3Ban.exit768, i32 <undef>, void %_ZlefRK3Ban.exit740, i32 <undef>, void %_ZgefRK3Ban.exit, i32 <undef>, void %_ZlefRK3Ban.exit, i32 <undef>, void %_ZnefRK3Ban.exit, i32 <undef>, void %_ZeqfRK3Ban.exit, i32 <undef>, void %_ZNK3BangeEf.exit, i32 <undef>, void %_ZNK3BanleEf.exit, i32 <undef>, void %_ZNK3BangtEf.exit, i32 <undef>, void %_ZNK3BanltEf.exit, i32 <undef>, void %_ZNK3BanneEf.exit, i32 <undef>, void %_ZNK3BaneqEf.exit, i32 %out_26, void %_ZdvfRK3Ban.exit, i32 %out_88, void %_ZmlfRK3Ban.exit, i32 %out_52, void, i32 %out_47, void, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLEf.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_24, void, i32 %out_83, void %_ZNK3BanmlEf.exit, i32 %out_39, void, i32 %out_34, void, i32 <undef>, void %_ZNK3BangeERKS_.exit, i32 <undef>, void %_ZNK3BanleERKS_.exit, i32 <undef>, void %_ZNK3BangtERKS_.exit, i32 <undef>, void %_ZNK3BanltERKS_.exit, i32 <undef>, void %_ZNK3BanneERKS_.exit, i32 <undef>, void %_ZNK3BaneqERKS_.exit, i32 %out_22, void, i32 %b_num, void %_ifconv189, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLERKS_.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_15, void, i32 %out_63, void %_ZNK3BanmlERKS_.exit, i32 %out_10, void, i32 %tmp_164, void, i32 %out_3, void, i32 <undef>, void"   --->   Operation 1180 'phi' 'out_94' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1181 [1/1] (0.00ns)   --->   "%out_93 = phi i32 <undef>, void %_ZgefRK3Ban.exit768, i32 <undef>, void %_ZlefRK3Ban.exit740, i32 <undef>, void %_ZgefRK3Ban.exit, i32 <undef>, void %_ZlefRK3Ban.exit, i32 <undef>, void %_ZnefRK3Ban.exit, i32 <undef>, void %_ZeqfRK3Ban.exit, i32 <undef>, void %_ZNK3BangeEf.exit, i32 <undef>, void %_ZNK3BanleEf.exit, i32 <undef>, void %_ZNK3BangtEf.exit, i32 <undef>, void %_ZNK3BanltEf.exit, i32 <undef>, void %_ZNK3BanneEf.exit, i32 <undef>, void %_ZNK3BaneqEf.exit, i32 %out_59, void %_ZdvfRK3Ban.exit, i32 %out_87, void %_ZmlfRK3Ban.exit, i32 %out_56, void, i32 %out_51, void, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLEf.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_46, void, i32 %out_74, void %_ZNK3BanmlEf.exit, i32 %out_43, void, i32 %out_38, void, i32 <undef>, void %_ZNK3BangeERKS_.exit, i32 <undef>, void %_ZNK3BanleERKS_.exit, i32 <undef>, void %_ZNK3BangtERKS_.exit, i32 <undef>, void %_ZNK3BanltERKS_.exit, i32 <undef>, void %_ZNK3BanneERKS_.exit, i32 <undef>, void %_ZNK3BaneqERKS_.exit, i32 %out_33, void, i32 %out_27, void %_ifconv189, i32 <undef>, void, i32 <undef>, void %_ZN3BanmLERKS_.exit, i32 <undef>, void, i32 <undef>, void, i32 %out_19, void, i32 %out_62, void %_ZNK3BanmlERKS_.exit, i32 %out_14, void, i32 %tmp_163, void, i32 %out_2, void, i32 <undef>, void"   --->   Operation 1181 'phi' 'out_93' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1182 [1/1] (0.00ns)   --->   "%bitcast_ln176 = bitcast i32 %out_93" [../src/ban_interface.cpp:176]   --->   Operation 1182 'bitcast' 'bitcast_ln176' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1183 [1/1] (0.00ns)   --->   "%bitcast_ln176_1 = bitcast i32 %out_94" [../src/ban_interface.cpp:176]   --->   Operation 1183 'bitcast' 'bitcast_ln176_1' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1184 [1/1] (0.00ns)   --->   "%bitcast_ln176_2 = bitcast i32 %out_95" [../src/ban_interface.cpp:176]   --->   Operation 1184 'bitcast' 'bitcast_ln176_2' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i24.i8, i32 %bitcast_ln176_2, i32 %bitcast_ln176_1, i32 %bitcast_ln176, i24 %out_96, i8 %empty_76" [../src/ban_interface.cpp:176]   --->   Operation 1185 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1186 [1/1] (0.00ns)   --->   "%ret_ln176 = ret i128 %tmp_s" [../src/ban_interface.cpp:176]   --->   Operation 1186 'ret' 'ret_ln176' <Predicate = true> <Delay = 0.00>

State 134 <SV = 8> <Delay = 7.30>
ST_134 : Operation 1187 [1/1] (0.00ns)   --->   "%b_p_2 = trunc i128 %b_op1_read" [../src/ban.cpp:155]   --->   Operation 1187 'trunc' 'b_p_2' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_134 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln155_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:155]   --->   Operation 1188 'partselect' 'trunc_ln155_11' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_134 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln155_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban.cpp:155]   --->   Operation 1189 'partselect' 'trunc_ln155_12' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_134 : Operation 1190 [1/1] (0.00ns)   --->   "%trunc_ln155_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban.cpp:155]   --->   Operation 1190 'partselect' 'trunc_ln155_13' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_134 : Operation 1191 [1/1] (0.35ns)   --->   "%xor_ln159_9 = xor i32 %trunc_ln155_11, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1191 'xor' 'xor_ln159_9' <Predicate = (op_read == 26)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_234 = bitcast i32 %xor_ln159_9" [../src/ban.cpp:159]   --->   Operation 1192 'bitcast' 'tmp_234' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_134 : Operation 1193 [1/1] (0.35ns)   --->   "%xor_ln159_10 = xor i32 %trunc_ln155_12, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1193 'xor' 'xor_ln159_10' <Predicate = (op_read == 26)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_235 = bitcast i32 %xor_ln159_10" [../src/ban.cpp:159]   --->   Operation 1194 'bitcast' 'tmp_235' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_134 : Operation 1195 [1/1] (0.35ns)   --->   "%xor_ln159_11 = xor i32 %trunc_ln155_13, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1195 'xor' 'xor_ln159_11' <Predicate = (op_read == 26)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_236 = bitcast i32 %xor_ln159_11" [../src/ban.cpp:159]   --->   Operation 1196 'bitcast' 'tmp_236' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_134 : Operation 1197 [2/2] (6.91ns)   --->   "%call_ret16 = call i128 @operator+, i32 %b_p_2, i32 %tmp_234, i32 %tmp_235, i32 %tmp_236, i32 %f_op_read" [../src/ban.h:111]   --->   Operation 1197 'call' 'call_ret16' <Predicate = (op_read == 26)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1198 [2/2] (7.30ns)   --->   "%call_ret15 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban.h:110]   --->   Operation 1198 'call' 'call_ret15' <Predicate = (op_read == 25)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 9> <Delay = 0.79>
ST_135 : Operation 1199 [1/2] (0.57ns)   --->   "%call_ret16 = call i128 @operator+, i32 %b_p_2, i32 %tmp_234, i32 %tmp_235, i32 %tmp_236, i32 %f_op_read" [../src/ban.h:111]   --->   Operation 1199 'call' 'call_ret16' <Predicate = (op_read == 26)> <Delay = 0.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1200 [1/1] (0.00ns)   --->   "%ref_tmp41_059_s = extractvalue i128 %call_ret16" [../src/ban.h:111]   --->   Operation 1200 'extractvalue' 'ref_tmp41_059_s' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_135 : Operation 1201 [1/1] (0.00ns)   --->   "%out_56 = extractvalue i128 %call_ret16" [../src/ban.h:111]   --->   Operation 1201 'extractvalue' 'out_56' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_135 : Operation 1202 [1/1] (0.00ns)   --->   "%out_52 = extractvalue i128 %call_ret16" [../src/ban.h:111]   --->   Operation 1202 'extractvalue' 'out_52' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_135 : Operation 1203 [1/1] (0.00ns)   --->   "%out_53 = extractvalue i128 %call_ret16" [../src/ban.h:111]   --->   Operation 1203 'extractvalue' 'out_53' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_135 : Operation 1204 [1/1] (0.00ns)   --->   "%out_54 = trunc i32 %ref_tmp41_059_s" [../src/ban_interface.cpp:113]   --->   Operation 1204 'trunc' 'out_54' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_135 : Operation 1205 [1/1] (0.00ns)   --->   "%out_55 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp41_059_s, i32 8, i32 31" [../src/ban_interface.cpp:113]   --->   Operation 1205 'partselect' 'out_55' <Predicate = (op_read == 26)> <Delay = 0.00>
ST_135 : Operation 1206 [1/1] (0.79ns)   --->   "%br_ln114 = br void %._crit_edge" [../src/ban_interface.cpp:114]   --->   Operation 1206 'br' 'br_ln114' <Predicate = (op_read == 26)> <Delay = 0.79>
ST_135 : Operation 1207 [1/2] (0.62ns)   --->   "%call_ret15 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban.h:110]   --->   Operation 1207 'call' 'call_ret15' <Predicate = (op_read == 25)> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1208 [1/1] (0.00ns)   --->   "%ref_tmp39_060_s = extractvalue i128 %call_ret15" [../src/ban.h:110]   --->   Operation 1208 'extractvalue' 'ref_tmp39_060_s' <Predicate = (op_read == 25)> <Delay = 0.00>
ST_135 : Operation 1209 [1/1] (0.00ns)   --->   "%out_51 = extractvalue i128 %call_ret15" [../src/ban.h:110]   --->   Operation 1209 'extractvalue' 'out_51' <Predicate = (op_read == 25)> <Delay = 0.00>
ST_135 : Operation 1210 [1/1] (0.00ns)   --->   "%out_47 = extractvalue i128 %call_ret15" [../src/ban.h:110]   --->   Operation 1210 'extractvalue' 'out_47' <Predicate = (op_read == 25)> <Delay = 0.00>
ST_135 : Operation 1211 [1/1] (0.00ns)   --->   "%out_48 = extractvalue i128 %call_ret15" [../src/ban.h:110]   --->   Operation 1211 'extractvalue' 'out_48' <Predicate = (op_read == 25)> <Delay = 0.00>
ST_135 : Operation 1212 [1/1] (0.00ns)   --->   "%out_49 = trunc i32 %ref_tmp39_060_s" [../src/ban_interface.cpp:109]   --->   Operation 1212 'trunc' 'out_49' <Predicate = (op_read == 25)> <Delay = 0.00>
ST_135 : Operation 1213 [1/1] (0.00ns)   --->   "%out_50 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp39_060_s, i32 8, i32 31" [../src/ban_interface.cpp:109]   --->   Operation 1213 'partselect' 'out_50' <Predicate = (op_read == 25)> <Delay = 0.00>
ST_135 : Operation 1214 [1/1] (0.79ns)   --->   "%br_ln110 = br void %._crit_edge" [../src/ban_interface.cpp:110]   --->   Operation 1214 'br' 'br_ln110' <Predicate = (op_read == 25)> <Delay = 0.79>

State 136 <SV = 1> <Delay = 0.79>
ST_136 : Operation 1215 [1/2] (0.52ns)   --->   "%call_ret3 = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban.h:108]   --->   Operation 1215 'call' 'call_ret3' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 1216 [1/1] (0.00ns)   --->   "%ref_tmp_01_i1 = extractvalue i128 %call_ret3" [../src/ban.h:108]   --->   Operation 1216 'extractvalue' 'ref_tmp_01_i1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1217 [1/1] (0.00ns)   --->   "%ref_tmp_1_i1 = extractvalue i128 %call_ret3" [../src/ban.h:108]   --->   Operation 1217 'extractvalue' 'ref_tmp_1_i1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1218 [1/1] (0.00ns)   --->   "%ref_tmp_1_i448_1 = extractvalue i128 %call_ret3" [../src/ban.h:108]   --->   Operation 1218 'extractvalue' 'ref_tmp_1_i448_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1219 [1/1] (0.00ns)   --->   "%ref_tmp_1_i448_2 = extractvalue i128 %call_ret3" [../src/ban.h:108]   --->   Operation 1219 'extractvalue' 'ref_tmp_1_i448_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1220 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast i32 %ref_tmp_1_i1" [../src/ban.h:108]   --->   Operation 1220 'bitcast' 'bitcast_ln108' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1221 [1/1] (0.00ns)   --->   "%bitcast_ln108_1 = bitcast i32 %ref_tmp_1_i448_1" [../src/ban.h:108]   --->   Operation 1221 'bitcast' 'bitcast_ln108_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1222 [1/1] (0.00ns)   --->   "%bitcast_ln108_2 = bitcast i32 %ref_tmp_1_i448_2" [../src/ban.h:108]   --->   Operation 1222 'bitcast' 'bitcast_ln108_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1223 [1/1] (0.00ns)   --->   "%or_ln108_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln108_2, i32 %bitcast_ln108_1, i32 %bitcast_ln108, i32 %ref_tmp_01_i1" [../src/ban.h:108]   --->   Operation 1223 'bitconcatenate' 'or_ln108_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1224 [1/1] (0.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln108_2" [../src/ban.h:108]   --->   Operation 1224 'write' 'write_ln108' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1225 [1/1] (0.79ns)   --->   "%br_ln106 = br void %._crit_edge" [../src/ban_interface.cpp:106]   --->   Operation 1225 'br' 'br_ln106' <Predicate = true> <Delay = 0.79>

State 137 <SV = 1> <Delay = 7.01>
ST_137 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln553_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban.cpp:553]   --->   Operation 1226 'partselect' 'trunc_ln553_5' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1227 [1/1] (0.00ns)   --->   "%bitcast_ln553_4 = bitcast i32 %trunc_ln553_5" [../src/ban.cpp:553]   --->   Operation 1227 'bitcast' 'bitcast_ln553_4' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln553_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban.cpp:553]   --->   Operation 1228 'partselect' 'trunc_ln553_6' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1229 [1/1] (0.00ns)   --->   "%bitcast_ln553_5 = bitcast i32 %trunc_ln553_6" [../src/ban.cpp:553]   --->   Operation 1229 'bitcast' 'bitcast_ln553_5' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1230 [2/3] (7.01ns)   --->   "%tmp_230 = fmul i32 %bitcast_ln553_3, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1230 'fmul' 'tmp_230' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1231 [3/3] (7.01ns)   --->   "%tmp_231 = fmul i32 %bitcast_ln553_4, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1231 'fmul' 'tmp_231' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1232 [3/3] (7.01ns)   --->   "%tmp_232 = fmul i32 %bitcast_ln553_5, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1232 'fmul' 'tmp_232' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 2> <Delay = 7.01>
ST_138 : Operation 1233 [1/3] (7.01ns)   --->   "%tmp_230 = fmul i32 %bitcast_ln553_3, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1233 'fmul' 'tmp_230' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1234 [2/3] (7.01ns)   --->   "%tmp_231 = fmul i32 %bitcast_ln553_4, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1234 'fmul' 'tmp_231' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1235 [2/3] (7.01ns)   --->   "%tmp_232 = fmul i32 %bitcast_ln553_5, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1235 'fmul' 'tmp_232' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 3> <Delay = 7.01>
ST_139 : Operation 1236 [1/3] (7.01ns)   --->   "%tmp_231 = fmul i32 %bitcast_ln553_4, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1236 'fmul' 'tmp_231' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1237 [1/3] (7.01ns)   --->   "%tmp_232 = fmul i32 %bitcast_ln553_5, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1237 'fmul' 'tmp_232' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1238 [2/2] (2.78ns)   --->   "%tmp_44 = fcmp_oeq  i32 %tmp_230, i32 0" [../src/ban.cpp:77]   --->   Operation 1238 'fcmp' 'tmp_44' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 4> <Delay = 3.54>
ST_140 : Operation 1239 [1/1] (0.00ns)   --->   "%res_p_3 = trunc i128 %b_op1_read" [../src/ban.cpp:553]   --->   Operation 1239 'trunc' 'res_p_3' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1240 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %tmp_230" [../src/ban.cpp:77]   --->   Operation 1240 'bitcast' 'bitcast_ln77_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_1, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1241 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %bitcast_ln77_1" [../src/ban.cpp:77]   --->   Operation 1242 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1243 [1/1] (0.84ns)   --->   "%icmp_ln77_2 = icmp_ne  i8 %tmp_43, i8 255" [../src/ban.cpp:77]   --->   Operation 1243 'icmp' 'icmp_ln77_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1244 [1/1] (1.05ns)   --->   "%icmp_ln77_3 = icmp_eq  i23 %trunc_ln77_1, i23 0" [../src/ban.cpp:77]   --->   Operation 1244 'icmp' 'icmp_ln77_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_1)   --->   "%or_ln77_1 = or i1 %icmp_ln77_3, i1 %icmp_ln77_2" [../src/ban.cpp:77]   --->   Operation 1245 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1246 [1/2] (2.78ns)   --->   "%tmp_44 = fcmp_oeq  i32 %tmp_230, i32 0" [../src/ban.cpp:77]   --->   Operation 1246 'fcmp' 'tmp_44' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1247 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_1 = and i1 %or_ln77_1, i1 %tmp_44" [../src/ban.cpp:77]   --->   Operation 1247 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1248 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77_1, void %_ZN3BanmLEf.exit, void %.preheader13.preheader" [../src/ban.cpp:77]   --->   Operation 1248 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_140 : Operation 1249 [2/2] (0.00ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_18, i32 %tmp_230, i32 %tmp_231, i32 %tmp_232, i32 %idx_tmp_18_loc" [../src/ban.cpp:557]   --->   Operation 1249 'call' 'call_ln557' <Predicate = (and_ln77_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 5> <Delay = 0.44>
ST_141 : Operation 1250 [1/2] (0.44ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_18, i32 %tmp_230, i32 %tmp_231, i32 %tmp_232, i32 %idx_tmp_18_loc" [../src/ban.cpp:557]   --->   Operation 1250 'call' 'call_ln557' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 142 <SV = 6> <Delay = 1.41>
ST_142 : Operation 1251 [1/1] (0.00ns)   --->   "%idx_tmp_18_loc_load = load i32 %idx_tmp_18_loc"   --->   Operation 1251 'load' 'idx_tmp_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1252 [1/1] (0.00ns)   --->   "%empty_72 = trunc i32 %idx_tmp_18_loc_load"   --->   Operation 1252 'trunc' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1253 [1/1] (0.99ns)   --->   "%icmp_ln92_1 = icmp_ult  i32 %idx_tmp_18_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1253 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1254 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92_1, void %.lr.ph.i.i.i, void %.lr.ph7.i.i.i" [../src/ban.cpp:92]   --->   Operation 1254 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_142 : Operation 1255 [1/1] (0.28ns)   --->   "%xor_ln92_1 = xor i2 %empty_72, i2 3" [../src/ban.cpp:92]   --->   Operation 1255 'xor' 'xor_ln92_1' <Predicate = (icmp_ln92_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1256 [2/2] (0.42ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_29, i32 %tmp_232, i32 %tmp_231, i32 %tmp_230, i2 %empty_72, i2 %xor_ln92_1, i32 %res_num_load_2458_loc, i32 %res_num_load_1452_loc, i32 %res_num_load446_loc" [../src/ban.cpp:557]   --->   Operation 1256 'call' 'call_ln557' <Predicate = (icmp_ln92_1)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 7> <Delay = 0.44>
ST_143 : Operation 1257 [1/2] (0.44ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_29, i32 %tmp_232, i32 %tmp_231, i32 %tmp_230, i2 %empty_72, i2 %xor_ln92_1, i32 %res_num_load_2458_loc, i32 %res_num_load_1452_loc, i32 %res_num_load446_loc" [../src/ban.cpp:557]   --->   Operation 1257 'call' 'call_ln557' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 144 <SV = 8> <Delay = 3.20>
ST_144 : Operation 1258 [1/1] (0.00ns)   --->   "%res_num_load_10 = load i32 %res_num_load_2458_loc"   --->   Operation 1258 'load' 'res_num_load_10' <Predicate = (icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1259 [1/1] (0.00ns)   --->   "%res_num_load_11 = load i32 %res_num_load_1452_loc"   --->   Operation 1259 'load' 'res_num_load_11' <Predicate = (icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1260 [1/1] (0.00ns)   --->   "%res_num_load_12 = load i32 %res_num_load446_loc"   --->   Operation 1260 'load' 'res_num_load_12' <Predicate = (icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1261 [1/1] (0.54ns)   --->   "%sub_ln92_1 = sub i2 2, i2 %empty_72" [../src/ban.cpp:92]   --->   Operation 1261 'sub' 'sub_ln92_1' <Predicate = (icmp_ln92_1)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1262 [1/1] (0.54ns)   --->   "%base_16 = add i2 %sub_ln92_1, i2 1" [../src/ban.cpp:97]   --->   Operation 1262 'add' 'base_16' <Predicate = (icmp_ln92_1)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node tmp_233)   --->   "%xor_ln100_1 = xor i2 %sub_ln92_1, i2 2" [../src/ban.cpp:100]   --->   Operation 1263 'xor' 'xor_ln100_1' <Predicate = (icmp_ln92_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node tmp_233)   --->   "%sext_ln100_1 = sext i2 %xor_ln100_1" [../src/ban.cpp:100]   --->   Operation 1264 'sext' 'sext_ln100_1' <Predicate = (icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1265 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_233 = add i32 %sext_ln100_1, i32 %res_p_3" [../src/ban.cpp:100]   --->   Operation 1265 'add' 'tmp_233' <Predicate = (icmp_ln92_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1266 [1/1] (0.44ns)   --->   "%icmp_ln104_1 = icmp_eq  i2 %base_16, i2 3" [../src/ban.cpp:104]   --->   Operation 1266 'icmp' 'icmp_ln104_1' <Predicate = (icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1267 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104_1, void %.lr.ph.i.i.i, void %_ZN3BanmLEf.exit" [../src/ban.cpp:104]   --->   Operation 1267 'br' 'br_ln104' <Predicate = (icmp_ln92_1)> <Delay = 0.47>
ST_144 : Operation 1268 [1/1] (0.00ns)   --->   "%res_num_load_2456 = phi i32 %tmp_232, void %.preheader13.preheader, i32 %res_num_load_10, void %.lr.ph7.i.i.i"   --->   Operation 1268 'phi' 'res_num_load_2456' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1269 [1/1] (0.00ns)   --->   "%res_num_load_1450 = phi i32 %tmp_231, void %.preheader13.preheader, i32 %res_num_load_11, void %.lr.ph7.i.i.i"   --->   Operation 1269 'phi' 'res_num_load_1450' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1270 [1/1] (0.00ns)   --->   "%res_num_load444 = phi i32 %tmp_230, void %.preheader13.preheader, i32 %res_num_load_12, void %.lr.ph7.i.i.i"   --->   Operation 1270 'phi' 'res_num_load444' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1271 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i_i168172 = phi i2 0, void %.preheader13.preheader, i2 %base_16, void %.lr.ph7.i.i.i"   --->   Operation 1271 'phi' 'base_0_lcssa_i_i_i168172' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i2 %base_0_lcssa_i_i_i168172" [../src/ban.cpp:104]   --->   Operation 1272 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.00>
ST_144 : Operation 1273 [1/1] (0.44ns)   --->   "%icmp_ln104_4 = icmp_ne  i2 %base_0_lcssa_i_i_i168172, i2 3" [../src/ban.cpp:104]   --->   Operation 1273 'icmp' 'icmp_ln104_4' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1274 [1/1] (0.54ns)   --->   "%add_ln104_1 = add i3 %zext_ln104_1, i3 1" [../src/ban.cpp:104]   --->   Operation 1274 'add' 'add_ln104_1' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1275 [1/1] (0.20ns)   --->   "%select_ln104_1 = select i1 %icmp_ln104_4, i3 3, i3 %add_ln104_1" [../src/ban.cpp:104]   --->   Operation 1275 'select' 'select_ln104_1' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_144 : Operation 1276 [2/2] (0.42ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_310, i32 %res_num_load_2456, i32 %res_num_load_1450, i32 %res_num_load444, i2 %base_0_lcssa_i_i_i168172, i3 %select_ln104_1, i32 %res_num_load_2455_loc, i32 %res_num_load_1449_loc, i32 %res_num_load443_loc" [../src/ban.cpp:557]   --->   Operation 1276 'call' 'call_ln557' <Predicate = (!icmp_ln104_1) | (!icmp_ln92_1)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 145 <SV = 9> <Delay = 1.13>
ST_145 : Operation 1277 [1/2] (1.13ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_310, i32 %res_num_load_2456, i32 %res_num_load_1450, i32 %res_num_load444, i2 %base_0_lcssa_i_i_i168172, i3 %select_ln104_1, i32 %res_num_load_2455_loc, i32 %res_num_load_1449_loc, i32 %res_num_load443_loc" [../src/ban.cpp:557]   --->   Operation 1277 'call' 'call_ln557' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 1> <Delay = 7.30>
ST_146 : Operation 1278 [1/1] (0.00ns)   --->   "%bitcast_ln106_4 = bitcast i32 %xor_ln106" [../src/ban.h:106]   --->   Operation 1278 'bitcast' 'bitcast_ln106_4' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1279 [2/2] (7.30ns)   --->   "%call_ret14 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln106_4" [../src/ban.h:106]   --->   Operation 1279 'call' 'call_ret14' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 2> <Delay = 0.79>
ST_147 : Operation 1280 [1/2] (0.62ns)   --->   "%call_ret14 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln106_4" [../src/ban.h:106]   --->   Operation 1280 'call' 'call_ret14' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_147 : Operation 1281 [1/1] (0.00ns)   --->   "%ref_tmp_01_i403_s = extractvalue i128 %call_ret14" [../src/ban.h:106]   --->   Operation 1281 'extractvalue' 'ref_tmp_01_i403_s' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1282 [1/1] (0.00ns)   --->   "%ref_tmp_1_i4 = extractvalue i128 %call_ret14" [../src/ban.h:106]   --->   Operation 1282 'extractvalue' 'ref_tmp_1_i4' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1283 [1/1] (0.00ns)   --->   "%ref_tmp_1_i404_1 = extractvalue i128 %call_ret14" [../src/ban.h:106]   --->   Operation 1283 'extractvalue' 'ref_tmp_1_i404_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1284 [1/1] (0.00ns)   --->   "%ref_tmp_1_i404_2 = extractvalue i128 %call_ret14" [../src/ban.h:106]   --->   Operation 1284 'extractvalue' 'ref_tmp_1_i404_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1285 [1/1] (0.00ns)   --->   "%bitcast_ln106 = bitcast i32 %ref_tmp_1_i4" [../src/ban.h:106]   --->   Operation 1285 'bitcast' 'bitcast_ln106' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1286 [1/1] (0.00ns)   --->   "%bitcast_ln106_1 = bitcast i32 %ref_tmp_1_i404_1" [../src/ban.h:106]   --->   Operation 1286 'bitcast' 'bitcast_ln106_1' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1287 [1/1] (0.00ns)   --->   "%bitcast_ln106_2 = bitcast i32 %ref_tmp_1_i404_2" [../src/ban.h:106]   --->   Operation 1287 'bitcast' 'bitcast_ln106_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1288 [1/1] (0.00ns)   --->   "%or_ln106_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln106_2, i32 %bitcast_ln106_1, i32 %bitcast_ln106, i32 %ref_tmp_01_i403_s" [../src/ban.h:106]   --->   Operation 1288 'bitconcatenate' 'or_ln106_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1289 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln106_2" [../src/ban.h:106]   --->   Operation 1289 'write' 'write_ln106' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1290 [1/1] (0.79ns)   --->   "%br_ln98 = br void %._crit_edge" [../src/ban_interface.cpp:98]   --->   Operation 1290 'br' 'br_ln98' <Predicate = true> <Delay = 0.79>

State 148 <SV = 1> <Delay = 0.79>
ST_148 : Operation 1291 [1/2] (0.62ns)   --->   "%call_ret13 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban.h:105]   --->   Operation 1291 'call' 'call_ret13' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 1292 [1/1] (0.00ns)   --->   "%ref_tmp_01_i390_s = extractvalue i128 %call_ret13" [../src/ban.h:105]   --->   Operation 1292 'extractvalue' 'ref_tmp_01_i390_s' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1293 [1/1] (0.00ns)   --->   "%ref_tmp_1_i3 = extractvalue i128 %call_ret13" [../src/ban.h:105]   --->   Operation 1293 'extractvalue' 'ref_tmp_1_i3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1294 [1/1] (0.00ns)   --->   "%ref_tmp_1_i391_1 = extractvalue i128 %call_ret13" [../src/ban.h:105]   --->   Operation 1294 'extractvalue' 'ref_tmp_1_i391_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1295 [1/1] (0.00ns)   --->   "%ref_tmp_1_i391_2 = extractvalue i128 %call_ret13" [../src/ban.h:105]   --->   Operation 1295 'extractvalue' 'ref_tmp_1_i391_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1296 [1/1] (0.00ns)   --->   "%bitcast_ln105 = bitcast i32 %ref_tmp_1_i3" [../src/ban.h:105]   --->   Operation 1296 'bitcast' 'bitcast_ln105' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1297 [1/1] (0.00ns)   --->   "%bitcast_ln105_1 = bitcast i32 %ref_tmp_1_i391_1" [../src/ban.h:105]   --->   Operation 1297 'bitcast' 'bitcast_ln105_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln105_2 = bitcast i32 %ref_tmp_1_i391_2" [../src/ban.h:105]   --->   Operation 1298 'bitcast' 'bitcast_ln105_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1299 [1/1] (0.00ns)   --->   "%or_ln105_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln105_2, i32 %bitcast_ln105_1, i32 %bitcast_ln105, i32 %ref_tmp_01_i390_s" [../src/ban.h:105]   --->   Operation 1299 'bitconcatenate' 'or_ln105_2' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1300 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln105_2" [../src/ban.h:105]   --->   Operation 1300 'write' 'write_ln105' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1301 [1/1] (0.79ns)   --->   "%br_ln94 = br void %._crit_edge" [../src/ban_interface.cpp:94]   --->   Operation 1301 'br' 'br_ln94' <Predicate = true> <Delay = 0.79>

State 149 <SV = 8> <Delay = 7.30>
ST_149 : Operation 1302 [2/2] (7.30ns)   --->   "%call_ret = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:89]   --->   Operation 1302 'call' 'call_ret' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 9> <Delay = 0.79>
ST_150 : Operation 1303 [1/2] (0.52ns)   --->   "%call_ret = call i128 @operator/.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:89]   --->   Operation 1303 'call' 'call_ret' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 1304 [1/1] (0.00ns)   --->   "%ref_tmp33_s = extractvalue i128 %call_ret" [../src/ban_interface.cpp:89]   --->   Operation 1304 'extractvalue' 'ref_tmp33_s' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1305 [1/1] (0.00ns)   --->   "%out_46 = extractvalue i128 %call_ret" [../src/ban_interface.cpp:89]   --->   Operation 1305 'extractvalue' 'out_46' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1306 [1/1] (0.00ns)   --->   "%out_24 = extractvalue i128 %call_ret" [../src/ban_interface.cpp:89]   --->   Operation 1306 'extractvalue' 'out_24' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1307 [1/1] (0.00ns)   --->   "%out_25 = extractvalue i128 %call_ret" [../src/ban_interface.cpp:89]   --->   Operation 1307 'extractvalue' 'out_25' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1308 [1/1] (0.00ns)   --->   "%out_44 = trunc i32 %ref_tmp33_s" [../src/ban_interface.cpp:89]   --->   Operation 1308 'trunc' 'out_44' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1309 [1/1] (0.00ns)   --->   "%out_45 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp33_s, i32 8, i32 31" [../src/ban_interface.cpp:89]   --->   Operation 1309 'partselect' 'out_45' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1310 [1/1] (0.79ns)   --->   "%br_ln90 = br void %._crit_edge" [../src/ban_interface.cpp:90]   --->   Operation 1310 'br' 'br_ln90' <Predicate = true> <Delay = 0.79>

State 151 <SV = 1> <Delay = 7.01>
ST_151 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln553_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban.cpp:553]   --->   Operation 1311 'partselect' 'trunc_ln553_2' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1312 [1/1] (0.00ns)   --->   "%bitcast_ln553_1 = bitcast i32 %trunc_ln553_2" [../src/ban.cpp:553]   --->   Operation 1312 'bitcast' 'bitcast_ln553_1' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln553_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban.cpp:553]   --->   Operation 1313 'partselect' 'trunc_ln553_3' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1314 [1/1] (0.00ns)   --->   "%bitcast_ln553_2 = bitcast i32 %trunc_ln553_3" [../src/ban.cpp:553]   --->   Operation 1314 'bitcast' 'bitcast_ln553_2' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1315 [2/3] (7.01ns)   --->   "%tmp_226 = fmul i32 %bitcast_ln553, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1315 'fmul' 'tmp_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1316 [3/3] (7.01ns)   --->   "%tmp_227 = fmul i32 %bitcast_ln553_1, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1316 'fmul' 'tmp_227' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1317 [3/3] (7.01ns)   --->   "%tmp_228 = fmul i32 %bitcast_ln553_2, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1317 'fmul' 'tmp_228' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 2> <Delay = 7.01>
ST_152 : Operation 1318 [1/3] (7.01ns)   --->   "%tmp_226 = fmul i32 %bitcast_ln553, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1318 'fmul' 'tmp_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1319 [2/3] (7.01ns)   --->   "%tmp_227 = fmul i32 %bitcast_ln553_1, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1319 'fmul' 'tmp_227' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1320 [2/3] (7.01ns)   --->   "%tmp_228 = fmul i32 %bitcast_ln553_2, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1320 'fmul' 'tmp_228' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 3> <Delay = 7.01>
ST_153 : Operation 1321 [1/3] (7.01ns)   --->   "%tmp_227 = fmul i32 %bitcast_ln553_1, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1321 'fmul' 'tmp_227' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1322 [1/3] (7.01ns)   --->   "%tmp_228 = fmul i32 %bitcast_ln553_2, i32 %f_op_read" [../src/ban.cpp:557]   --->   Operation 1322 'fmul' 'tmp_228' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1323 [2/2] (2.78ns)   --->   "%tmp_42 = fcmp_oeq  i32 %tmp_226, i32 0" [../src/ban.cpp:77]   --->   Operation 1323 'fcmp' 'tmp_42' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 4> <Delay = 3.54>
ST_154 : Operation 1324 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %b_op1_read" [../src/ban.cpp:553]   --->   Operation 1324 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1325 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_226" [../src/ban.cpp:77]   --->   Operation 1325 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 1326 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 1327 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1328 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_41, i8 255" [../src/ban.cpp:77]   --->   Operation 1328 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1329 [1/1] (1.05ns)   --->   "%icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 1329 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 1330 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1331 [1/2] (2.78ns)   --->   "%tmp_42 = fcmp_oeq  i32 %tmp_226, i32 0" [../src/ban.cpp:77]   --->   Operation 1331 'fcmp' 'tmp_42' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1332 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_42" [../src/ban.cpp:77]   --->   Operation 1332 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1333 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZNK3BanmlEf.exit, void %.preheader14.preheader" [../src/ban.cpp:77]   --->   Operation 1333 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_154 : Operation 1334 [2/2] (0.00ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_1, i32 %tmp_226, i32 %tmp_227, i32 %tmp_228, i32 %idx_tmp_15_loc" [../src/ban.cpp:557]   --->   Operation 1334 'call' 'call_ln557' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 5> <Delay = 0.44>
ST_155 : Operation 1335 [1/2] (0.44ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_84_1, i32 %tmp_226, i32 %tmp_227, i32 %tmp_228, i32 %idx_tmp_15_loc" [../src/ban.cpp:557]   --->   Operation 1335 'call' 'call_ln557' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 6> <Delay = 1.41>
ST_156 : Operation 1336 [1/1] (0.00ns)   --->   "%idx_tmp_15_loc_load = load i32 %idx_tmp_15_loc"   --->   Operation 1336 'load' 'idx_tmp_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1337 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_15_loc_load"   --->   Operation 1337 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1338 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_15_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 1338 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1339 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i, void %.lr.ph7.i.i" [../src/ban.cpp:92]   --->   Operation 1339 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_156 : Operation 1340 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 1340 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1341 [2/2] (0.42ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_2, i32 %tmp_228, i32 %tmp_227, i32 %tmp_226, i2 %empty, i2 %xor_ln92, i32 %out_87440_loc, i32 %out_86434_loc, i32 %out_85428_loc" [../src/ban.cpp:557]   --->   Operation 1341 'call' 'call_ln557' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 7> <Delay = 0.44>
ST_157 : Operation 1342 [1/2] (0.44ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_92_2, i32 %tmp_228, i32 %tmp_227, i32 %tmp_226, i2 %empty, i2 %xor_ln92, i32 %out_87440_loc, i32 %out_86434_loc, i32 %out_85428_loc" [../src/ban.cpp:557]   --->   Operation 1342 'call' 'call_ln557' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 8> <Delay = 3.20>
ST_158 : Operation 1343 [1/1] (0.00ns)   --->   "%out_87440_loc_load = load i32 %out_87440_loc"   --->   Operation 1343 'load' 'out_87440_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1344 [1/1] (0.00ns)   --->   "%out_86434_loc_load = load i32 %out_86434_loc"   --->   Operation 1344 'load' 'out_86434_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1345 [1/1] (0.00ns)   --->   "%out_85428_loc_load = load i32 %out_85428_loc"   --->   Operation 1345 'load' 'out_85428_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1346 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 1346 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1347 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 1347 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node tmp_229)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 1348 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node tmp_229)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 1349 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1350 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_229 = add i32 %sext_ln100, i32 %res_p" [../src/ban.cpp:100]   --->   Operation 1350 'add' 'tmp_229' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1351 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 1351 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1352 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i, void %_ZNK3BanmlEf.exit" [../src/ban.cpp:104]   --->   Operation 1352 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_158 : Operation 1353 [1/1] (0.00ns)   --->   "%out_87438 = phi i32 %tmp_228, void %.preheader14.preheader, i32 %out_87440_loc_load, void %.lr.ph7.i.i"   --->   Operation 1353 'phi' 'out_87438' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1354 [1/1] (0.00ns)   --->   "%out_86432 = phi i32 %tmp_227, void %.preheader14.preheader, i32 %out_86434_loc_load, void %.lr.ph7.i.i"   --->   Operation 1354 'phi' 'out_86432' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1355 [1/1] (0.00ns)   --->   "%out_85426 = phi i32 %tmp_226, void %.preheader14.preheader, i32 %out_85428_loc_load, void %.lr.ph7.i.i"   --->   Operation 1355 'phi' 'out_85426' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1356 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i160164 = phi i2 0, void %.preheader14.preheader, i2 %base, void %.lr.ph7.i.i"   --->   Operation 1356 'phi' 'base_0_lcssa_i_i160164' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i_i160164" [../src/ban.cpp:104]   --->   Operation 1357 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_158 : Operation 1358 [1/1] (0.44ns)   --->   "%icmp_ln104_3 = icmp_ne  i2 %base_0_lcssa_i_i160164, i2 3" [../src/ban.cpp:104]   --->   Operation 1358 'icmp' 'icmp_ln104_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1359 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 1359 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1360 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_3, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 1360 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1361 [2/2] (0.42ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_3, i32 %out_87438, i32 %out_86432, i32 %out_85426, i2 %base_0_lcssa_i_i160164, i3 %select_ln104, i32 %out_87437_loc, i32 %out_86431_loc, i32 %out_85425_loc" [../src/ban.cpp:557]   --->   Operation 1361 'call' 'call_ln557' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 9> <Delay = 1.13>
ST_159 : Operation 1362 [1/2] (1.13ns)   --->   "%call_ln557 = call void @ban_interface_Pipeline_VITIS_LOOP_104_3, i32 %out_87438, i32 %out_86432, i32 %out_85426, i2 %base_0_lcssa_i_i160164, i3 %select_ln104, i32 %out_87437_loc, i32 %out_86431_loc, i32 %out_85425_loc" [../src/ban.cpp:557]   --->   Operation 1362 'call' 'call_ln557' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 7> <Delay = 0.35>
ST_160 : Operation 1363 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i32 %f_op_read" [../src/ban.h:102]   --->   Operation 1363 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1364 [1/1] (0.35ns)   --->   "%xor_ln102 = xor i32 %bitcast_ln102, i32 2147483648" [../src/ban.h:102]   --->   Operation 1364 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 8> <Delay = 7.30>
ST_161 : Operation 1365 [1/1] (0.00ns)   --->   "%bitcast_ln102_1 = bitcast i32 %xor_ln102" [../src/ban.h:102]   --->   Operation 1365 'bitcast' 'bitcast_ln102_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1366 [2/2] (7.30ns)   --->   "%call_ret12 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln102_1" [../src/ban.h:102]   --->   Operation 1366 'call' 'call_ret12' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 9> <Delay = 0.79>
ST_162 : Operation 1367 [1/2] (0.62ns)   --->   "%call_ret12 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln102_1" [../src/ban.h:102]   --->   Operation 1367 'call' 'call_ret12' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 1368 [1/1] (0.00ns)   --->   "%ref_tmp29_063_s = extractvalue i128 %call_ret12" [../src/ban.h:102]   --->   Operation 1368 'extractvalue' 'ref_tmp29_063_s' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1369 [1/1] (0.00ns)   --->   "%out_43 = extractvalue i128 %call_ret12" [../src/ban.h:102]   --->   Operation 1369 'extractvalue' 'out_43' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1370 [1/1] (0.00ns)   --->   "%out_39 = extractvalue i128 %call_ret12" [../src/ban.h:102]   --->   Operation 1370 'extractvalue' 'out_39' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1371 [1/1] (0.00ns)   --->   "%out_40 = extractvalue i128 %call_ret12" [../src/ban.h:102]   --->   Operation 1371 'extractvalue' 'out_40' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1372 [1/1] (0.00ns)   --->   "%out_41 = trunc i32 %ref_tmp29_063_s" [../src/ban_interface.cpp:81]   --->   Operation 1372 'trunc' 'out_41' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1373 [1/1] (0.00ns)   --->   "%out_42 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp29_063_s, i32 8, i32 31" [../src/ban_interface.cpp:81]   --->   Operation 1373 'partselect' 'out_42' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1374 [1/1] (0.79ns)   --->   "%br_ln82 = br void %._crit_edge" [../src/ban_interface.cpp:82]   --->   Operation 1374 'br' 'br_ln82' <Predicate = true> <Delay = 0.79>

State 163 <SV = 8> <Delay = 7.30>
ST_163 : Operation 1375 [2/2] (7.30ns)   --->   "%call_ret11 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:77]   --->   Operation 1375 'call' 'call_ret11' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 9> <Delay = 0.79>
ST_164 : Operation 1376 [1/2] (0.62ns)   --->   "%call_ret11 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:77]   --->   Operation 1376 'call' 'call_ret11' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_164 : Operation 1377 [1/1] (0.00ns)   --->   "%ref_tmp27_064_s = extractvalue i128 %call_ret11" [../src/ban_interface.cpp:77]   --->   Operation 1377 'extractvalue' 'ref_tmp27_064_s' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1378 [1/1] (0.00ns)   --->   "%out_38 = extractvalue i128 %call_ret11" [../src/ban_interface.cpp:77]   --->   Operation 1378 'extractvalue' 'out_38' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1379 [1/1] (0.00ns)   --->   "%out_34 = extractvalue i128 %call_ret11" [../src/ban_interface.cpp:77]   --->   Operation 1379 'extractvalue' 'out_34' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1380 [1/1] (0.00ns)   --->   "%out_35 = extractvalue i128 %call_ret11" [../src/ban_interface.cpp:77]   --->   Operation 1380 'extractvalue' 'out_35' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1381 [1/1] (0.00ns)   --->   "%out_36 = trunc i32 %ref_tmp27_064_s" [../src/ban_interface.cpp:77]   --->   Operation 1381 'trunc' 'out_36' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1382 [1/1] (0.00ns)   --->   "%out_37 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp27_064_s, i32 8, i32 31" [../src/ban_interface.cpp:77]   --->   Operation 1382 'partselect' 'out_37' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1383 [1/1] (0.79ns)   --->   "%br_ln78 = br void %._crit_edge" [../src/ban_interface.cpp:78]   --->   Operation 1383 'br' 'br_ln78' <Predicate = true> <Delay = 0.79>

State 165 <SV = 6> <Delay = 2.85>
ST_165 : Operation 1384 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_17, i128 %b_op1_read, i128 %b_op2_read, i1 %res_6_loc" [../src/ban_interface.cpp:9]   --->   Operation 1384 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 7> <Delay = 0.00>
ST_166 : Operation 1385 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_17, i128 %b_op1_read, i128 %b_op2_read, i1 %res_6_loc" [../src/ban_interface.cpp:9]   --->   Operation 1385 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 8> <Delay = 0.47>
ST_167 : Operation 1386 [1/1] (0.00ns)   --->   "%res_6_loc_load = load i1 %res_6_loc"   --->   Operation 1386 'load' 'res_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1387 [1/1] (0.28ns)   --->   "%phitmp78 = xor i1 %res_6_loc_load, i1 1"   --->   Operation 1387 'xor' 'phitmp78' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1388 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BangeERKS_.exit"   --->   Operation 1388 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 168 <SV = 1> <Delay = 3.06>
ST_168 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1389 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln328_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1390 'partselect' 'trunc_ln328_10' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1391 [1/1] (0.84ns)   --->   "%icmp_ln328_6 = icmp_ne  i8 %tmp_111, i8 255" [../src/ban.cpp:328]   --->   Operation 1391 'icmp' 'icmp_ln328_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1392 [1/1] (1.05ns)   --->   "%icmp_ln328_7 = icmp_eq  i23 %trunc_ln328_10, i23 0" [../src/ban.cpp:328]   --->   Operation 1392 'icmp' 'icmp_ln328_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1393 [1/1] (0.28ns)   --->   "%or_ln328_3 = or i1 %icmp_ln328_7, i1 %icmp_ln328_6" [../src/ban.cpp:328]   --->   Operation 1393 'or' 'or_ln328_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1394 [1/2] (2.78ns)   --->   "%tmp_112 = fcmp_olt  i32 %bitcast_ln328_3, i32 0" [../src/ban.cpp:328]   --->   Operation 1394 'fcmp' 'tmp_112' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1395 [1/1] (0.28ns)   --->   "%and_ln328_3 = and i1 %or_ln328_3, i1 %tmp_112" [../src/ban.cpp:328]   --->   Operation 1395 'and' 'and_ln328_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1396 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_3, void, void %._crit_edge62" [../src/ban.cpp:328]   --->   Operation 1396 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1397 [2/2] (2.78ns)   --->   "%tmp_179 = fcmp_oeq  i32 %bitcast_ln328_3, i32 0" [../src/ban.cpp:328]   --->   Operation 1397 'fcmp' 'tmp_179' <Predicate = (!and_ln328_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 2> <Delay = 3.06>
ST_169 : Operation 1398 [1/2] (2.78ns)   --->   "%tmp_179 = fcmp_oeq  i32 %bitcast_ln328_3, i32 0" [../src/ban.cpp:328]   --->   Operation 1398 'fcmp' 'tmp_179' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1399 [1/1] (0.28ns)   --->   "%and_ln328_7 = and i1 %or_ln328_3, i1 %tmp_179" [../src/ban.cpp:328]   --->   Operation 1399 'and' 'and_ln328_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1400 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_7, void %._crit_edge63, void" [../src/ban.cpp:328]   --->   Operation 1400 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln328_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 1401 'partselect' 'trunc_ln328_7' <Predicate = (and_ln328_7)> <Delay = 0.00>
ST_169 : Operation 1402 [1/1] (0.00ns)   --->   "%bitcast_ln328_7 = bitcast i32 %trunc_ln328_7" [../src/ban.cpp:328]   --->   Operation 1402 'bitcast' 'bitcast_ln328_7' <Predicate = (and_ln328_7)> <Delay = 0.00>
ST_169 : Operation 1403 [2/2] (2.78ns)   --->   "%tmp_203 = fcmp_ogt  i32 %bitcast_ln328_7, i32 0" [../src/ban.cpp:328]   --->   Operation 1403 'fcmp' 'tmp_203' <Predicate = (and_ln328_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 3> <Delay = 3.06>
ST_170 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1404 'partselect' 'tmp_202' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 0.00>
ST_170 : Operation 1405 [1/1] (0.00ns)   --->   "%trunc_ln328_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1405 'partselect' 'trunc_ln328_14' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 0.00>
ST_170 : Operation 1406 [1/1] (0.84ns)   --->   "%icmp_ln328_14 = icmp_ne  i8 %tmp_202, i8 255" [../src/ban.cpp:328]   --->   Operation 1406 'icmp' 'icmp_ln328_14' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1407 [1/1] (1.05ns)   --->   "%icmp_ln328_15 = icmp_eq  i23 %trunc_ln328_14, i23 0" [../src/ban.cpp:328]   --->   Operation 1407 'icmp' 'icmp_ln328_15' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln328_11)   --->   "%or_ln328_7 = or i1 %icmp_ln328_15, i1 %icmp_ln328_14" [../src/ban.cpp:328]   --->   Operation 1408 'or' 'or_ln328_7' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1409 [1/2] (2.78ns)   --->   "%tmp_203 = fcmp_ogt  i32 %bitcast_ln328_7, i32 0" [../src/ban.cpp:328]   --->   Operation 1409 'fcmp' 'tmp_203' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1410 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln328_11 = and i1 %or_ln328_7, i1 %tmp_203" [../src/ban.cpp:328]   --->   Operation 1410 'and' 'and_ln328_11' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1411 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_11, void %._crit_edge63, void %._crit_edge62" [../src/ban.cpp:328]   --->   Operation 1411 'br' 'br_ln328' <Predicate = (!and_ln328_3 & and_ln328_7)> <Delay = 0.00>
ST_170 : Operation 1412 [1/1] (0.47ns)   --->   "%br_ln331 = br void %_ZNK3BangeERKS_.exit" [../src/ban.cpp:331]   --->   Operation 1412 'br' 'br_ln331' <Predicate = (!and_ln328_3 & !and_ln328_11) | (!and_ln328_3 & !and_ln328_7)> <Delay = 0.47>
ST_170 : Operation 1413 [1/1] (0.47ns)   --->   "%br_ln329 = br void %_ZNK3BangeERKS_.exit" [../src/ban.cpp:329]   --->   Operation 1413 'br' 'br_ln329' <Predicate = (and_ln328_7 & and_ln328_11) | (and_ln328_3)> <Delay = 0.47>

State 171 <SV = 1> <Delay = 3.06>
ST_171 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1414 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln321_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1415 'partselect' 'trunc_ln321_10' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1416 [1/1] (0.84ns)   --->   "%icmp_ln321_6 = icmp_ne  i8 %tmp_62, i8 255" [../src/ban.cpp:321]   --->   Operation 1416 'icmp' 'icmp_ln321_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1417 [1/1] (1.05ns)   --->   "%icmp_ln321_7 = icmp_eq  i23 %trunc_ln321_10, i23 0" [../src/ban.cpp:321]   --->   Operation 1417 'icmp' 'icmp_ln321_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1418 [1/1] (0.28ns)   --->   "%or_ln321_3 = or i1 %icmp_ln321_7, i1 %icmp_ln321_6" [../src/ban.cpp:321]   --->   Operation 1418 'or' 'or_ln321_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1419 [1/2] (2.78ns)   --->   "%tmp_63 = fcmp_ogt  i32 %bitcast_ln321_3, i32 0" [../src/ban.cpp:321]   --->   Operation 1419 'fcmp' 'tmp_63' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1420 [1/1] (0.28ns)   --->   "%and_ln321_3 = and i1 %or_ln321_3, i1 %tmp_63" [../src/ban.cpp:321]   --->   Operation 1420 'and' 'and_ln321_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_3, void, void %._crit_edge58" [../src/ban.cpp:321]   --->   Operation 1421 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1422 [2/2] (2.78ns)   --->   "%tmp_110 = fcmp_oeq  i32 %bitcast_ln321_3, i32 0" [../src/ban.cpp:321]   --->   Operation 1422 'fcmp' 'tmp_110' <Predicate = (!and_ln321_3)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 2> <Delay = 3.06>
ST_172 : Operation 1423 [1/2] (2.78ns)   --->   "%tmp_110 = fcmp_oeq  i32 %bitcast_ln321_3, i32 0" [../src/ban.cpp:321]   --->   Operation 1423 'fcmp' 'tmp_110' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1424 [1/1] (0.28ns)   --->   "%and_ln321_7 = and i1 %or_ln321_3, i1 %tmp_110" [../src/ban.cpp:321]   --->   Operation 1424 'and' 'and_ln321_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1425 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_7, void %._crit_edge59, void" [../src/ban.cpp:321]   --->   Operation 1425 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln321_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 1426 'partselect' 'trunc_ln321_7' <Predicate = (and_ln321_7)> <Delay = 0.00>
ST_172 : Operation 1427 [1/1] (0.00ns)   --->   "%bitcast_ln321_7 = bitcast i32 %trunc_ln321_7" [../src/ban.cpp:321]   --->   Operation 1427 'bitcast' 'bitcast_ln321_7' <Predicate = (and_ln321_7)> <Delay = 0.00>
ST_172 : Operation 1428 [2/2] (2.78ns)   --->   "%tmp_178 = fcmp_olt  i32 %bitcast_ln321_7, i32 0" [../src/ban.cpp:321]   --->   Operation 1428 'fcmp' 'tmp_178' <Predicate = (and_ln321_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 3> <Delay = 3.06>
ST_173 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1429 'partselect' 'tmp_177' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 0.00>
ST_173 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln321_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1430 'partselect' 'trunc_ln321_14' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 0.00>
ST_173 : Operation 1431 [1/1] (0.84ns)   --->   "%icmp_ln321_14 = icmp_ne  i8 %tmp_177, i8 255" [../src/ban.cpp:321]   --->   Operation 1431 'icmp' 'icmp_ln321_14' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1432 [1/1] (1.05ns)   --->   "%icmp_ln321_15 = icmp_eq  i23 %trunc_ln321_14, i23 0" [../src/ban.cpp:321]   --->   Operation 1432 'icmp' 'icmp_ln321_15' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln321_11)   --->   "%or_ln321_7 = or i1 %icmp_ln321_15, i1 %icmp_ln321_14" [../src/ban.cpp:321]   --->   Operation 1433 'or' 'or_ln321_7' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1434 [1/2] (2.78ns)   --->   "%tmp_178 = fcmp_olt  i32 %bitcast_ln321_7, i32 0" [../src/ban.cpp:321]   --->   Operation 1434 'fcmp' 'tmp_178' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1435 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln321_11 = and i1 %or_ln321_7, i1 %tmp_178" [../src/ban.cpp:321]   --->   Operation 1435 'and' 'and_ln321_11' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1436 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_11, void %._crit_edge59, void %._crit_edge58" [../src/ban.cpp:321]   --->   Operation 1436 'br' 'br_ln321' <Predicate = (!and_ln321_3 & and_ln321_7)> <Delay = 0.00>
ST_173 : Operation 1437 [1/1] (0.47ns)   --->   "%br_ln324 = br void %_ZNK3BangeERKS_.exit" [../src/ban.cpp:324]   --->   Operation 1437 'br' 'br_ln324' <Predicate = (!and_ln321_3 & !and_ln321_11) | (!and_ln321_3 & !and_ln321_7)> <Delay = 0.47>
ST_173 : Operation 1438 [1/1] (0.47ns)   --->   "%br_ln322 = br void %_ZNK3BangeERKS_.exit" [../src/ban.cpp:322]   --->   Operation 1438 'br' 'br_ln322' <Predicate = (and_ln321_7 & and_ln321_11) | (and_ln321_3)> <Delay = 0.47>

State 174 <SV = 9> <Delay = 0.79>
ST_174 : Operation 1439 [1/1] (0.00ns)   --->   "%out_97 = phi i1 0, void %._crit_edge58, i1 1, void %._crit_edge59, i1 0, void %._crit_edge62, i1 1, void %._crit_edge63, i1 %phitmp78, void %.preheader15.preheader" [../src/ban.h:98]   --->   Operation 1439 'phi' 'out_97' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i1 %out_97" [../src/ban_interface.cpp:73]   --->   Operation 1440 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1441 [1/1] (0.79ns)   --->   "%br_ln74 = br void %._crit_edge" [../src/ban_interface.cpp:74]   --->   Operation 1441 'br' 'br_ln74' <Predicate = true> <Delay = 0.79>

State 175 <SV = 6> <Delay = 2.85>
ST_175 : Operation 1442 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_16, i128 %b_op2_read, i128 %b_op1_read, i1 %res_5_loc" [../src/ban_interface.cpp:9]   --->   Operation 1442 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 176 <SV = 7> <Delay = 0.00>
ST_176 : Operation 1443 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_16, i128 %b_op2_read, i128 %b_op1_read, i1 %res_5_loc" [../src/ban_interface.cpp:9]   --->   Operation 1443 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 177 <SV = 8> <Delay = 0.47>
ST_177 : Operation 1444 [1/1] (0.00ns)   --->   "%res_5_loc_load = load i1 %res_5_loc"   --->   Operation 1444 'load' 'res_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1445 [1/1] (0.28ns)   --->   "%phitmp79 = xor i1 %res_5_loc_load, i1 1"   --->   Operation 1445 'xor' 'phitmp79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1446 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BanleERKS_.exit"   --->   Operation 1446 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 178 <SV = 1> <Delay = 3.06>
ST_178 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1447 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln328_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1448 'partselect' 'trunc_ln328_s' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1449 [1/1] (0.84ns)   --->   "%icmp_ln328_4 = icmp_ne  i8 %tmp_107, i8 255" [../src/ban.cpp:328]   --->   Operation 1449 'icmp' 'icmp_ln328_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1450 [1/1] (1.05ns)   --->   "%icmp_ln328_5 = icmp_eq  i23 %trunc_ln328_s, i23 0" [../src/ban.cpp:328]   --->   Operation 1450 'icmp' 'icmp_ln328_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1451 [1/1] (0.28ns)   --->   "%or_ln328_2 = or i1 %icmp_ln328_5, i1 %icmp_ln328_4" [../src/ban.cpp:328]   --->   Operation 1451 'or' 'or_ln328_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1452 [1/2] (2.78ns)   --->   "%tmp_108 = fcmp_olt  i32 %bitcast_ln328_2, i32 0" [../src/ban.cpp:328]   --->   Operation 1452 'fcmp' 'tmp_108' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1453 [1/1] (0.28ns)   --->   "%and_ln328_2 = and i1 %or_ln328_2, i1 %tmp_108" [../src/ban.cpp:328]   --->   Operation 1453 'and' 'and_ln328_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1454 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_2, void, void %._crit_edge53" [../src/ban.cpp:328]   --->   Operation 1454 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1455 [2/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %bitcast_ln328_2, i32 0" [../src/ban.cpp:328]   --->   Operation 1455 'fcmp' 'tmp_176' <Predicate = (!and_ln328_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 2> <Delay = 3.06>
ST_179 : Operation 1456 [1/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %bitcast_ln328_2, i32 0" [../src/ban.cpp:328]   --->   Operation 1456 'fcmp' 'tmp_176' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1457 [1/1] (0.28ns)   --->   "%and_ln328_6 = and i1 %or_ln328_2, i1 %tmp_176" [../src/ban.cpp:328]   --->   Operation 1457 'and' 'and_ln328_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1458 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_6, void %._crit_edge54, void" [../src/ban.cpp:328]   --->   Operation 1458 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1459 [1/1] (0.00ns)   --->   "%trunc_ln328_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 1459 'partselect' 'trunc_ln328_6' <Predicate = (and_ln328_6)> <Delay = 0.00>
ST_179 : Operation 1460 [1/1] (0.00ns)   --->   "%bitcast_ln328_6 = bitcast i32 %trunc_ln328_6" [../src/ban.cpp:328]   --->   Operation 1460 'bitcast' 'bitcast_ln328_6' <Predicate = (and_ln328_6)> <Delay = 0.00>
ST_179 : Operation 1461 [2/2] (2.78ns)   --->   "%tmp_201 = fcmp_ogt  i32 %bitcast_ln328_6, i32 0" [../src/ban.cpp:328]   --->   Operation 1461 'fcmp' 'tmp_201' <Predicate = (and_ln328_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 3> <Delay = 3.06>
ST_180 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1462 'partselect' 'tmp_200' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 0.00>
ST_180 : Operation 1463 [1/1] (0.00ns)   --->   "%trunc_ln328_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1463 'partselect' 'trunc_ln328_13' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 0.00>
ST_180 : Operation 1464 [1/1] (0.84ns)   --->   "%icmp_ln328_12 = icmp_ne  i8 %tmp_200, i8 255" [../src/ban.cpp:328]   --->   Operation 1464 'icmp' 'icmp_ln328_12' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1465 [1/1] (1.05ns)   --->   "%icmp_ln328_13 = icmp_eq  i23 %trunc_ln328_13, i23 0" [../src/ban.cpp:328]   --->   Operation 1465 'icmp' 'icmp_ln328_13' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln328_10)   --->   "%or_ln328_6 = or i1 %icmp_ln328_13, i1 %icmp_ln328_12" [../src/ban.cpp:328]   --->   Operation 1466 'or' 'or_ln328_6' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1467 [1/2] (2.78ns)   --->   "%tmp_201 = fcmp_ogt  i32 %bitcast_ln328_6, i32 0" [../src/ban.cpp:328]   --->   Operation 1467 'fcmp' 'tmp_201' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1468 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln328_10 = and i1 %or_ln328_6, i1 %tmp_201" [../src/ban.cpp:328]   --->   Operation 1468 'and' 'and_ln328_10' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1469 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_10, void %._crit_edge54, void %._crit_edge53" [../src/ban.cpp:328]   --->   Operation 1469 'br' 'br_ln328' <Predicate = (!and_ln328_2 & and_ln328_6)> <Delay = 0.00>
ST_180 : Operation 1470 [1/1] (0.47ns)   --->   "%br_ln331 = br void %_ZNK3BanleERKS_.exit" [../src/ban.cpp:331]   --->   Operation 1470 'br' 'br_ln331' <Predicate = (!and_ln328_2 & !and_ln328_10) | (!and_ln328_2 & !and_ln328_6)> <Delay = 0.47>
ST_180 : Operation 1471 [1/1] (0.47ns)   --->   "%br_ln329 = br void %_ZNK3BanleERKS_.exit" [../src/ban.cpp:329]   --->   Operation 1471 'br' 'br_ln329' <Predicate = (and_ln328_6 & and_ln328_10) | (and_ln328_2)> <Delay = 0.47>

State 181 <SV = 1> <Delay = 3.06>
ST_181 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1472 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln321_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1473 'partselect' 'trunc_ln321_s' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1474 [1/1] (0.84ns)   --->   "%icmp_ln321_4 = icmp_ne  i8 %tmp_60, i8 255" [../src/ban.cpp:321]   --->   Operation 1474 'icmp' 'icmp_ln321_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1475 [1/1] (1.05ns)   --->   "%icmp_ln321_5 = icmp_eq  i23 %trunc_ln321_s, i23 0" [../src/ban.cpp:321]   --->   Operation 1475 'icmp' 'icmp_ln321_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1476 [1/1] (0.28ns)   --->   "%or_ln321_2 = or i1 %icmp_ln321_5, i1 %icmp_ln321_4" [../src/ban.cpp:321]   --->   Operation 1476 'or' 'or_ln321_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1477 [1/2] (2.78ns)   --->   "%tmp_61 = fcmp_ogt  i32 %bitcast_ln321_2, i32 0" [../src/ban.cpp:321]   --->   Operation 1477 'fcmp' 'tmp_61' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1478 [1/1] (0.28ns)   --->   "%and_ln321_2 = and i1 %or_ln321_2, i1 %tmp_61" [../src/ban.cpp:321]   --->   Operation 1478 'and' 'and_ln321_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1479 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_2, void, void %._crit_edge49" [../src/ban.cpp:321]   --->   Operation 1479 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1480 [2/2] (2.78ns)   --->   "%tmp_106 = fcmp_oeq  i32 %bitcast_ln321_2, i32 0" [../src/ban.cpp:321]   --->   Operation 1480 'fcmp' 'tmp_106' <Predicate = (!and_ln321_2)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 2> <Delay = 3.06>
ST_182 : Operation 1481 [1/2] (2.78ns)   --->   "%tmp_106 = fcmp_oeq  i32 %bitcast_ln321_2, i32 0" [../src/ban.cpp:321]   --->   Operation 1481 'fcmp' 'tmp_106' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1482 [1/1] (0.28ns)   --->   "%and_ln321_6 = and i1 %or_ln321_2, i1 %tmp_106" [../src/ban.cpp:321]   --->   Operation 1482 'and' 'and_ln321_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1483 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_6, void %._crit_edge50, void" [../src/ban.cpp:321]   --->   Operation 1483 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln321_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 1484 'partselect' 'trunc_ln321_6' <Predicate = (and_ln321_6)> <Delay = 0.00>
ST_182 : Operation 1485 [1/1] (0.00ns)   --->   "%bitcast_ln321_6 = bitcast i32 %trunc_ln321_6" [../src/ban.cpp:321]   --->   Operation 1485 'bitcast' 'bitcast_ln321_6' <Predicate = (and_ln321_6)> <Delay = 0.00>
ST_182 : Operation 1486 [2/2] (2.78ns)   --->   "%tmp_175 = fcmp_olt  i32 %bitcast_ln321_6, i32 0" [../src/ban.cpp:321]   --->   Operation 1486 'fcmp' 'tmp_175' <Predicate = (and_ln321_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 3> <Delay = 3.06>
ST_183 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1487 'partselect' 'tmp_174' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 0.00>
ST_183 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln321_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1488 'partselect' 'trunc_ln321_13' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 0.00>
ST_183 : Operation 1489 [1/1] (0.84ns)   --->   "%icmp_ln321_12 = icmp_ne  i8 %tmp_174, i8 255" [../src/ban.cpp:321]   --->   Operation 1489 'icmp' 'icmp_ln321_12' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1490 [1/1] (1.05ns)   --->   "%icmp_ln321_13 = icmp_eq  i23 %trunc_ln321_13, i23 0" [../src/ban.cpp:321]   --->   Operation 1490 'icmp' 'icmp_ln321_13' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln321_10)   --->   "%or_ln321_6 = or i1 %icmp_ln321_13, i1 %icmp_ln321_12" [../src/ban.cpp:321]   --->   Operation 1491 'or' 'or_ln321_6' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1492 [1/2] (2.78ns)   --->   "%tmp_175 = fcmp_olt  i32 %bitcast_ln321_6, i32 0" [../src/ban.cpp:321]   --->   Operation 1492 'fcmp' 'tmp_175' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1493 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln321_10 = and i1 %or_ln321_6, i1 %tmp_175" [../src/ban.cpp:321]   --->   Operation 1493 'and' 'and_ln321_10' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1494 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_10, void %._crit_edge50, void %._crit_edge49" [../src/ban.cpp:321]   --->   Operation 1494 'br' 'br_ln321' <Predicate = (!and_ln321_2 & and_ln321_6)> <Delay = 0.00>
ST_183 : Operation 1495 [1/1] (0.47ns)   --->   "%br_ln324 = br void %_ZNK3BanleERKS_.exit" [../src/ban.cpp:324]   --->   Operation 1495 'br' 'br_ln324' <Predicate = (!and_ln321_2 & !and_ln321_10) | (!and_ln321_2 & !and_ln321_6)> <Delay = 0.47>
ST_183 : Operation 1496 [1/1] (0.47ns)   --->   "%br_ln322 = br void %_ZNK3BanleERKS_.exit" [../src/ban.cpp:322]   --->   Operation 1496 'br' 'br_ln322' <Predicate = (and_ln321_6 & and_ln321_10) | (and_ln321_2)> <Delay = 0.47>

State 184 <SV = 9> <Delay = 0.79>
ST_184 : Operation 1497 [1/1] (0.00ns)   --->   "%out_92 = phi i1 0, void %._crit_edge49, i1 1, void %._crit_edge50, i1 0, void %._crit_edge53, i1 1, void %._crit_edge54, i1 %phitmp79, void %.preheader16.preheader" [../src/ban.h:97]   --->   Operation 1497 'phi' 'out_92' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln69_6 = zext i1 %out_92" [../src/ban_interface.cpp:69]   --->   Operation 1498 'zext' 'zext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1499 [1/1] (0.79ns)   --->   "%br_ln70 = br void %._crit_edge" [../src/ban_interface.cpp:70]   --->   Operation 1499 'br' 'br_ln70' <Predicate = true> <Delay = 0.79>

State 185 <SV = 6> <Delay = 2.85>
ST_185 : Operation 1500 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_15, i128 %b_op2_read, i128 %b_op1_read, i1 %res_4_loc" [../src/ban_interface.cpp:9]   --->   Operation 1500 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 7> <Delay = 0.00>
ST_186 : Operation 1501 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_15, i128 %b_op2_read, i128 %b_op1_read, i1 %res_4_loc" [../src/ban_interface.cpp:9]   --->   Operation 1501 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 8> <Delay = 0.47>
ST_187 : Operation 1502 [1/1] (0.00ns)   --->   "%res_4_loc_load = load i1 %res_4_loc"   --->   Operation 1502 'load' 'res_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1503 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BangtERKS_.exit"   --->   Operation 1503 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 188 <SV = 1> <Delay = 3.06>
ST_188 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1504 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln328_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1505 'partselect' 'trunc_ln328_9' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1506 [1/1] (0.84ns)   --->   "%icmp_ln328_2 = icmp_ne  i8 %tmp_103, i8 255" [../src/ban.cpp:328]   --->   Operation 1506 'icmp' 'icmp_ln328_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1507 [1/1] (1.05ns)   --->   "%icmp_ln328_3 = icmp_eq  i23 %trunc_ln328_9, i23 0" [../src/ban.cpp:328]   --->   Operation 1507 'icmp' 'icmp_ln328_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1508 [1/1] (0.28ns)   --->   "%or_ln328_1 = or i1 %icmp_ln328_3, i1 %icmp_ln328_2" [../src/ban.cpp:328]   --->   Operation 1508 'or' 'or_ln328_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1509 [1/2] (2.78ns)   --->   "%tmp_104 = fcmp_olt  i32 %bitcast_ln328_1, i32 0" [../src/ban.cpp:328]   --->   Operation 1509 'fcmp' 'tmp_104' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1510 [1/1] (0.28ns)   --->   "%and_ln328_1 = and i1 %or_ln328_1, i1 %tmp_104" [../src/ban.cpp:328]   --->   Operation 1510 'and' 'and_ln328_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1511 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_1, void, void %._crit_edge44" [../src/ban.cpp:328]   --->   Operation 1511 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1512 [2/2] (2.78ns)   --->   "%tmp_173 = fcmp_oeq  i32 %bitcast_ln328_1, i32 0" [../src/ban.cpp:328]   --->   Operation 1512 'fcmp' 'tmp_173' <Predicate = (!and_ln328_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 2> <Delay = 3.06>
ST_189 : Operation 1513 [1/2] (2.78ns)   --->   "%tmp_173 = fcmp_oeq  i32 %bitcast_ln328_1, i32 0" [../src/ban.cpp:328]   --->   Operation 1513 'fcmp' 'tmp_173' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1514 [1/1] (0.28ns)   --->   "%and_ln328_5 = and i1 %or_ln328_1, i1 %tmp_173" [../src/ban.cpp:328]   --->   Operation 1514 'and' 'and_ln328_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1515 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_5, void %._crit_edge45, void" [../src/ban.cpp:328]   --->   Operation 1515 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln328_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 1516 'partselect' 'trunc_ln328_5' <Predicate = (and_ln328_5)> <Delay = 0.00>
ST_189 : Operation 1517 [1/1] (0.00ns)   --->   "%bitcast_ln328_5 = bitcast i32 %trunc_ln328_5" [../src/ban.cpp:328]   --->   Operation 1517 'bitcast' 'bitcast_ln328_5' <Predicate = (and_ln328_5)> <Delay = 0.00>
ST_189 : Operation 1518 [2/2] (2.78ns)   --->   "%tmp_199 = fcmp_ogt  i32 %bitcast_ln328_5, i32 0" [../src/ban.cpp:328]   --->   Operation 1518 'fcmp' 'tmp_199' <Predicate = (and_ln328_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 3> <Delay = 3.06>
ST_190 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1519 'partselect' 'tmp_198' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 0.00>
ST_190 : Operation 1520 [1/1] (0.00ns)   --->   "%trunc_ln328_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1520 'partselect' 'trunc_ln328_12' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 0.00>
ST_190 : Operation 1521 [1/1] (0.84ns)   --->   "%icmp_ln328_10 = icmp_ne  i8 %tmp_198, i8 255" [../src/ban.cpp:328]   --->   Operation 1521 'icmp' 'icmp_ln328_10' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1522 [1/1] (1.05ns)   --->   "%icmp_ln328_11 = icmp_eq  i23 %trunc_ln328_12, i23 0" [../src/ban.cpp:328]   --->   Operation 1522 'icmp' 'icmp_ln328_11' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node and_ln328_9)   --->   "%or_ln328_5 = or i1 %icmp_ln328_11, i1 %icmp_ln328_10" [../src/ban.cpp:328]   --->   Operation 1523 'or' 'or_ln328_5' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1524 [1/2] (2.78ns)   --->   "%tmp_199 = fcmp_ogt  i32 %bitcast_ln328_5, i32 0" [../src/ban.cpp:328]   --->   Operation 1524 'fcmp' 'tmp_199' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1525 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln328_9 = and i1 %or_ln328_5, i1 %tmp_199" [../src/ban.cpp:328]   --->   Operation 1525 'and' 'and_ln328_9' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1526 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_9, void %._crit_edge45, void %._crit_edge44" [../src/ban.cpp:328]   --->   Operation 1526 'br' 'br_ln328' <Predicate = (!and_ln328_1 & and_ln328_5)> <Delay = 0.00>
ST_190 : Operation 1527 [1/1] (0.47ns)   --->   "%br_ln331 = br void %_ZNK3BangtERKS_.exit" [../src/ban.cpp:331]   --->   Operation 1527 'br' 'br_ln331' <Predicate = (!and_ln328_1 & !and_ln328_9) | (!and_ln328_1 & !and_ln328_5)> <Delay = 0.47>
ST_190 : Operation 1528 [1/1] (0.47ns)   --->   "%br_ln329 = br void %_ZNK3BangtERKS_.exit" [../src/ban.cpp:329]   --->   Operation 1528 'br' 'br_ln329' <Predicate = (and_ln328_5 & and_ln328_9) | (and_ln328_1)> <Delay = 0.47>

State 191 <SV = 1> <Delay = 3.06>
ST_191 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1529 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln321_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1530 'partselect' 'trunc_ln321_9' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1531 [1/1] (0.84ns)   --->   "%icmp_ln321_2 = icmp_ne  i8 %tmp_58, i8 255" [../src/ban.cpp:321]   --->   Operation 1531 'icmp' 'icmp_ln321_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1532 [1/1] (1.05ns)   --->   "%icmp_ln321_3 = icmp_eq  i23 %trunc_ln321_9, i23 0" [../src/ban.cpp:321]   --->   Operation 1532 'icmp' 'icmp_ln321_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1533 [1/1] (0.28ns)   --->   "%or_ln321_1 = or i1 %icmp_ln321_3, i1 %icmp_ln321_2" [../src/ban.cpp:321]   --->   Operation 1533 'or' 'or_ln321_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1534 [1/2] (2.78ns)   --->   "%tmp_59 = fcmp_ogt  i32 %bitcast_ln321_1, i32 0" [../src/ban.cpp:321]   --->   Operation 1534 'fcmp' 'tmp_59' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1535 [1/1] (0.28ns)   --->   "%and_ln321_1 = and i1 %or_ln321_1, i1 %tmp_59" [../src/ban.cpp:321]   --->   Operation 1535 'and' 'and_ln321_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1536 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_1, void, void %._crit_edge40" [../src/ban.cpp:321]   --->   Operation 1536 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1537 [2/2] (2.78ns)   --->   "%tmp_102 = fcmp_oeq  i32 %bitcast_ln321_1, i32 0" [../src/ban.cpp:321]   --->   Operation 1537 'fcmp' 'tmp_102' <Predicate = (!and_ln321_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 2> <Delay = 3.06>
ST_192 : Operation 1538 [1/2] (2.78ns)   --->   "%tmp_102 = fcmp_oeq  i32 %bitcast_ln321_1, i32 0" [../src/ban.cpp:321]   --->   Operation 1538 'fcmp' 'tmp_102' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1539 [1/1] (0.28ns)   --->   "%and_ln321_5 = and i1 %or_ln321_1, i1 %tmp_102" [../src/ban.cpp:321]   --->   Operation 1539 'and' 'and_ln321_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1540 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_5, void %._crit_edge41, void" [../src/ban.cpp:321]   --->   Operation 1540 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln321_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 1541 'partselect' 'trunc_ln321_5' <Predicate = (and_ln321_5)> <Delay = 0.00>
ST_192 : Operation 1542 [1/1] (0.00ns)   --->   "%bitcast_ln321_5 = bitcast i32 %trunc_ln321_5" [../src/ban.cpp:321]   --->   Operation 1542 'bitcast' 'bitcast_ln321_5' <Predicate = (and_ln321_5)> <Delay = 0.00>
ST_192 : Operation 1543 [2/2] (2.78ns)   --->   "%tmp_172 = fcmp_olt  i32 %bitcast_ln321_5, i32 0" [../src/ban.cpp:321]   --->   Operation 1543 'fcmp' 'tmp_172' <Predicate = (and_ln321_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 3> <Delay = 3.06>
ST_193 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1544 'partselect' 'tmp_171' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 0.00>
ST_193 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln321_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1545 'partselect' 'trunc_ln321_12' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 0.00>
ST_193 : Operation 1546 [1/1] (0.84ns)   --->   "%icmp_ln321_10 = icmp_ne  i8 %tmp_171, i8 255" [../src/ban.cpp:321]   --->   Operation 1546 'icmp' 'icmp_ln321_10' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1547 [1/1] (1.05ns)   --->   "%icmp_ln321_11 = icmp_eq  i23 %trunc_ln321_12, i23 0" [../src/ban.cpp:321]   --->   Operation 1547 'icmp' 'icmp_ln321_11' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node and_ln321_9)   --->   "%or_ln321_5 = or i1 %icmp_ln321_11, i1 %icmp_ln321_10" [../src/ban.cpp:321]   --->   Operation 1548 'or' 'or_ln321_5' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1549 [1/2] (2.78ns)   --->   "%tmp_172 = fcmp_olt  i32 %bitcast_ln321_5, i32 0" [../src/ban.cpp:321]   --->   Operation 1549 'fcmp' 'tmp_172' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1550 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln321_9 = and i1 %or_ln321_5, i1 %tmp_172" [../src/ban.cpp:321]   --->   Operation 1550 'and' 'and_ln321_9' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1551 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_9, void %._crit_edge41, void %._crit_edge40" [../src/ban.cpp:321]   --->   Operation 1551 'br' 'br_ln321' <Predicate = (!and_ln321_1 & and_ln321_5)> <Delay = 0.00>
ST_193 : Operation 1552 [1/1] (0.47ns)   --->   "%br_ln324 = br void %_ZNK3BangtERKS_.exit" [../src/ban.cpp:324]   --->   Operation 1552 'br' 'br_ln324' <Predicate = (!and_ln321_1 & !and_ln321_9) | (!and_ln321_1 & !and_ln321_5)> <Delay = 0.47>
ST_193 : Operation 1553 [1/1] (0.47ns)   --->   "%br_ln322 = br void %_ZNK3BangtERKS_.exit" [../src/ban.cpp:322]   --->   Operation 1553 'br' 'br_ln322' <Predicate = (and_ln321_5 & and_ln321_9) | (and_ln321_1)> <Delay = 0.47>

State 194 <SV = 9> <Delay = 0.79>
ST_194 : Operation 1554 [1/1] (0.00ns)   --->   "%out_68 = phi i1 1, void %._crit_edge40, i1 0, void %._crit_edge41, i1 1, void %._crit_edge44, i1 0, void %._crit_edge45, i1 %res_4_loc_load, void %.preheader17.preheader"   --->   Operation 1554 'phi' 'out_68' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i1 %out_68" [../src/ban_interface.cpp:65]   --->   Operation 1555 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1556 [1/1] (0.79ns)   --->   "%br_ln66 = br void %._crit_edge" [../src/ban_interface.cpp:66]   --->   Operation 1556 'br' 'br_ln66' <Predicate = true> <Delay = 0.79>

State 195 <SV = 6> <Delay = 2.85>
ST_195 : Operation 1557 [2/2] (2.85ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_3_loc" [../src/ban_interface.cpp:9]   --->   Operation 1557 'call' 'call_ln9' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 7> <Delay = 0.00>
ST_196 : Operation 1558 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_335_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_3_loc" [../src/ban_interface.cpp:9]   --->   Operation 1558 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 8> <Delay = 0.47>
ST_197 : Operation 1559 [1/1] (0.00ns)   --->   "%res_3_loc_load = load i1 %res_3_loc"   --->   Operation 1559 'load' 'res_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1560 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZNK3BanltERKS_.exit"   --->   Operation 1560 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 198 <SV = 1> <Delay = 3.06>
ST_198 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1561 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln328_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1562 'partselect' 'trunc_ln328_8' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1563 [1/1] (0.84ns)   --->   "%icmp_ln328 = icmp_ne  i8 %tmp_99, i8 255" [../src/ban.cpp:328]   --->   Operation 1563 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1564 [1/1] (1.05ns)   --->   "%icmp_ln328_1 = icmp_eq  i23 %trunc_ln328_8, i23 0" [../src/ban.cpp:328]   --->   Operation 1564 'icmp' 'icmp_ln328_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1565 [1/1] (0.28ns)   --->   "%or_ln328 = or i1 %icmp_ln328_1, i1 %icmp_ln328" [../src/ban.cpp:328]   --->   Operation 1565 'or' 'or_ln328' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1566 [1/2] (2.78ns)   --->   "%tmp_100 = fcmp_olt  i32 %bitcast_ln328, i32 0" [../src/ban.cpp:328]   --->   Operation 1566 'fcmp' 'tmp_100' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1567 [1/1] (0.28ns)   --->   "%and_ln328 = and i1 %or_ln328, i1 %tmp_100" [../src/ban.cpp:328]   --->   Operation 1567 'and' 'and_ln328' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1568 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328, void, void %._crit_edge35" [../src/ban.cpp:328]   --->   Operation 1568 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1569 [2/2] (2.78ns)   --->   "%tmp_170 = fcmp_oeq  i32 %bitcast_ln328, i32 0" [../src/ban.cpp:328]   --->   Operation 1569 'fcmp' 'tmp_170' <Predicate = (!and_ln328)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 2> <Delay = 3.06>
ST_199 : Operation 1570 [1/2] (2.78ns)   --->   "%tmp_170 = fcmp_oeq  i32 %bitcast_ln328, i32 0" [../src/ban.cpp:328]   --->   Operation 1570 'fcmp' 'tmp_170' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1571 [1/1] (0.28ns)   --->   "%and_ln328_4 = and i1 %or_ln328, i1 %tmp_170" [../src/ban.cpp:328]   --->   Operation 1571 'and' 'and_ln328_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1572 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_4, void %._crit_edge36, void" [../src/ban.cpp:328]   --->   Operation 1572 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln328_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:328]   --->   Operation 1573 'partselect' 'trunc_ln328_4' <Predicate = (and_ln328_4)> <Delay = 0.00>
ST_199 : Operation 1574 [1/1] (0.00ns)   --->   "%bitcast_ln328_4 = bitcast i32 %trunc_ln328_4" [../src/ban.cpp:328]   --->   Operation 1574 'bitcast' 'bitcast_ln328_4' <Predicate = (and_ln328_4)> <Delay = 0.00>
ST_199 : Operation 1575 [2/2] (2.78ns)   --->   "%tmp_197 = fcmp_ogt  i32 %bitcast_ln328_4, i32 0" [../src/ban.cpp:328]   --->   Operation 1575 'fcmp' 'tmp_197' <Predicate = (and_ln328_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 3> <Delay = 3.06>
ST_200 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:328]   --->   Operation 1576 'partselect' 'tmp_196' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 0.00>
ST_200 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln328_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:328]   --->   Operation 1577 'partselect' 'trunc_ln328_11' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 0.00>
ST_200 : Operation 1578 [1/1] (0.84ns)   --->   "%icmp_ln328_8 = icmp_ne  i8 %tmp_196, i8 255" [../src/ban.cpp:328]   --->   Operation 1578 'icmp' 'icmp_ln328_8' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1579 [1/1] (1.05ns)   --->   "%icmp_ln328_9 = icmp_eq  i23 %trunc_ln328_11, i23 0" [../src/ban.cpp:328]   --->   Operation 1579 'icmp' 'icmp_ln328_9' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node and_ln328_8)   --->   "%or_ln328_4 = or i1 %icmp_ln328_9, i1 %icmp_ln328_8" [../src/ban.cpp:328]   --->   Operation 1580 'or' 'or_ln328_4' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1581 [1/2] (2.78ns)   --->   "%tmp_197 = fcmp_ogt  i32 %bitcast_ln328_4, i32 0" [../src/ban.cpp:328]   --->   Operation 1581 'fcmp' 'tmp_197' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1582 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln328_8 = and i1 %or_ln328_4, i1 %tmp_197" [../src/ban.cpp:328]   --->   Operation 1582 'and' 'and_ln328_8' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1583 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %and_ln328_8, void %._crit_edge36, void %._crit_edge35" [../src/ban.cpp:328]   --->   Operation 1583 'br' 'br_ln328' <Predicate = (!and_ln328 & and_ln328_4)> <Delay = 0.00>
ST_200 : Operation 1584 [1/1] (0.47ns)   --->   "%br_ln331 = br void %_ZNK3BanltERKS_.exit" [../src/ban.cpp:331]   --->   Operation 1584 'br' 'br_ln331' <Predicate = (!and_ln328 & !and_ln328_8) | (!and_ln328 & !and_ln328_4)> <Delay = 0.47>
ST_200 : Operation 1585 [1/1] (0.47ns)   --->   "%br_ln329 = br void %_ZNK3BanltERKS_.exit" [../src/ban.cpp:329]   --->   Operation 1585 'br' 'br_ln329' <Predicate = (and_ln328_4 & and_ln328_8) | (and_ln328)> <Delay = 0.47>

State 201 <SV = 1> <Delay = 3.06>
ST_201 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1586 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln321_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1587 'partselect' 'trunc_ln321_8' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1588 [1/1] (0.84ns)   --->   "%icmp_ln321 = icmp_ne  i8 %tmp_55, i8 255" [../src/ban.cpp:321]   --->   Operation 1588 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1589 [1/1] (1.05ns)   --->   "%icmp_ln321_1 = icmp_eq  i23 %trunc_ln321_8, i23 0" [../src/ban.cpp:321]   --->   Operation 1589 'icmp' 'icmp_ln321_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1590 [1/1] (0.28ns)   --->   "%or_ln321 = or i1 %icmp_ln321_1, i1 %icmp_ln321" [../src/ban.cpp:321]   --->   Operation 1590 'or' 'or_ln321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1591 [1/2] (2.78ns)   --->   "%tmp_56 = fcmp_ogt  i32 %bitcast_ln321, i32 0" [../src/ban.cpp:321]   --->   Operation 1591 'fcmp' 'tmp_56' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1592 [1/1] (0.28ns)   --->   "%and_ln321 = and i1 %or_ln321, i1 %tmp_56" [../src/ban.cpp:321]   --->   Operation 1592 'and' 'and_ln321' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1593 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321, void, void %._crit_edge31" [../src/ban.cpp:321]   --->   Operation 1593 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1594 [2/2] (2.78ns)   --->   "%tmp_98 = fcmp_oeq  i32 %bitcast_ln321, i32 0" [../src/ban.cpp:321]   --->   Operation 1594 'fcmp' 'tmp_98' <Predicate = (!and_ln321)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 2> <Delay = 3.06>
ST_202 : Operation 1595 [1/2] (2.78ns)   --->   "%tmp_98 = fcmp_oeq  i32 %bitcast_ln321, i32 0" [../src/ban.cpp:321]   --->   Operation 1595 'fcmp' 'tmp_98' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1596 [1/1] (0.28ns)   --->   "%and_ln321_4 = and i1 %or_ln321, i1 %tmp_98" [../src/ban.cpp:321]   --->   Operation 1596 'and' 'and_ln321_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1597 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_4, void %._crit_edge32, void" [../src/ban.cpp:321]   --->   Operation 1597 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln321_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:321]   --->   Operation 1598 'partselect' 'trunc_ln321_4' <Predicate = (and_ln321_4)> <Delay = 0.00>
ST_202 : Operation 1599 [1/1] (0.00ns)   --->   "%bitcast_ln321_4 = bitcast i32 %trunc_ln321_4" [../src/ban.cpp:321]   --->   Operation 1599 'bitcast' 'bitcast_ln321_4' <Predicate = (and_ln321_4)> <Delay = 0.00>
ST_202 : Operation 1600 [2/2] (2.78ns)   --->   "%tmp_168 = fcmp_olt  i32 %bitcast_ln321_4, i32 0" [../src/ban.cpp:321]   --->   Operation 1600 'fcmp' 'tmp_168' <Predicate = (and_ln321_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 3> <Delay = 3.06>
ST_203 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:321]   --->   Operation 1601 'partselect' 'tmp_167' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 0.00>
ST_203 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln321_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:321]   --->   Operation 1602 'partselect' 'trunc_ln321_11' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 0.00>
ST_203 : Operation 1603 [1/1] (0.84ns)   --->   "%icmp_ln321_8 = icmp_ne  i8 %tmp_167, i8 255" [../src/ban.cpp:321]   --->   Operation 1603 'icmp' 'icmp_ln321_8' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1604 [1/1] (1.05ns)   --->   "%icmp_ln321_9 = icmp_eq  i23 %trunc_ln321_11, i23 0" [../src/ban.cpp:321]   --->   Operation 1604 'icmp' 'icmp_ln321_9' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln321_8)   --->   "%or_ln321_4 = or i1 %icmp_ln321_9, i1 %icmp_ln321_8" [../src/ban.cpp:321]   --->   Operation 1605 'or' 'or_ln321_4' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1606 [1/2] (2.78ns)   --->   "%tmp_168 = fcmp_olt  i32 %bitcast_ln321_4, i32 0" [../src/ban.cpp:321]   --->   Operation 1606 'fcmp' 'tmp_168' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1607 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln321_8 = and i1 %or_ln321_4, i1 %tmp_168" [../src/ban.cpp:321]   --->   Operation 1607 'and' 'and_ln321_8' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1608 [1/1] (0.00ns)   --->   "%br_ln321 = br i1 %and_ln321_8, void %._crit_edge32, void %._crit_edge31" [../src/ban.cpp:321]   --->   Operation 1608 'br' 'br_ln321' <Predicate = (!and_ln321 & and_ln321_4)> <Delay = 0.00>
ST_203 : Operation 1609 [1/1] (0.47ns)   --->   "%br_ln324 = br void %_ZNK3BanltERKS_.exit" [../src/ban.cpp:324]   --->   Operation 1609 'br' 'br_ln324' <Predicate = (!and_ln321 & !and_ln321_8) | (!and_ln321 & !and_ln321_4)> <Delay = 0.47>
ST_203 : Operation 1610 [1/1] (0.47ns)   --->   "%br_ln322 = br void %_ZNK3BanltERKS_.exit" [../src/ban.cpp:322]   --->   Operation 1610 'br' 'br_ln322' <Predicate = (and_ln321_4 & and_ln321_8) | (and_ln321)> <Delay = 0.47>

State 204 <SV = 9> <Delay = 0.79>
ST_204 : Operation 1611 [1/1] (0.00ns)   --->   "%out_67 = phi i1 1, void %._crit_edge31, i1 0, void %._crit_edge32, i1 1, void %._crit_edge35, i1 0, void %._crit_edge36, i1 %res_3_loc_load, void %.preheader18.preheader"   --->   Operation 1611 'phi' 'out_67' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i1 %out_67" [../src/ban_interface.cpp:61]   --->   Operation 1612 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 1613 [1/1] (0.79ns)   --->   "%br_ln62 = br void %._crit_edge" [../src/ban_interface.cpp:62]   --->   Operation 1613 'br' 'br_ln62' <Predicate = true> <Delay = 0.79>

State 205 <SV = 6> <Delay = 2.57>
ST_205 : Operation 1614 [2/2] (2.57ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_14, i128 %b_op1_read, i128 %b_op2_read, i1 %res_2_loc" [../src/ban_interface.cpp:9]   --->   Operation 1614 'call' 'call_ln9' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 7> <Delay = 0.00>
ST_206 : Operation 1615 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_14, i128 %b_op1_read, i128 %b_op2_read, i1 %res_2_loc" [../src/ban_interface.cpp:9]   --->   Operation 1615 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 8> <Delay = 0.42>
ST_207 : Operation 1616 [1/1] (0.00ns)   --->   "%res_2_loc_load = load i1 %res_2_loc"   --->   Operation 1616 'load' 'res_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1617 [1/1] (0.28ns)   --->   "%phitmp80 = xor i1 %res_2_loc_load, i1 1"   --->   Operation 1617 'xor' 'phitmp80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1618 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_ZNK3BanneERKS_.exit"   --->   Operation 1618 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 208 <SV = 9> <Delay = 0.79>
ST_208 : Operation 1619 [1/1] (0.00ns)   --->   "%out_65 = phi i1 %phitmp80, void %.preheader19.preheader, i1 1, void" [../src/ban.h:94]   --->   Operation 1619 'phi' 'out_65' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i1 %out_65" [../src/ban_interface.cpp:57]   --->   Operation 1620 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1621 [1/1] (0.79ns)   --->   "%br_ln58 = br void %._crit_edge" [../src/ban_interface.cpp:58]   --->   Operation 1621 'br' 'br_ln58' <Predicate = true> <Delay = 0.79>

State 209 <SV = 6> <Delay = 2.57>
ST_209 : Operation 1622 [2/2] (2.57ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_loc" [../src/ban_interface.cpp:9]   --->   Operation 1622 'call' 'call_ln9' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 210 <SV = 7> <Delay = 0.00>
ST_210 : Operation 1623 [1/2] (0.00ns)   --->   "%call_ln9 = call void @ban_interface_Pipeline_VITIS_LOOP_53_1, i128 %b_op1_read, i128 %b_op2_read, i1 %res_loc" [../src/ban_interface.cpp:9]   --->   Operation 1623 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 211 <SV = 8> <Delay = 0.42>
ST_211 : Operation 1624 [1/1] (0.00ns)   --->   "%res_loc_load = load i1 %res_loc"   --->   Operation 1624 'load' 'res_loc_load' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1625 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_ZNK3BaneqERKS_.exit"   --->   Operation 1625 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 212 <SV = 9> <Delay = 0.79>
ST_212 : Operation 1626 [1/1] (0.00ns)   --->   "%out_60 = phi i1 %res_loc_load, void %.preheader20.preheader, i1 0, void"   --->   Operation 1626 'phi' 'out_60' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i1 %out_60" [../src/ban_interface.cpp:53]   --->   Operation 1627 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1628 [1/1] (0.79ns)   --->   "%br_ln54 = br void %._crit_edge" [../src/ban_interface.cpp:54]   --->   Operation 1628 'br' 'br_ln54' <Predicate = true> <Delay = 0.79>

State 213 <SV = 8> <Delay = 2.78>
ST_213 : Operation 1629 [2/2] (2.78ns)   --->   "%sqrt_ret = call i128 @sqrt, i128 %b_op1_read" [../src/ban_interface.cpp:49]   --->   Operation 1629 'call' 'sqrt_ret' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_213 : Operation 1630 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:421]   --->   Operation 1630 'partselect' 'trunc_ln' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_213 : Operation 1631 [1/1] (0.00ns)   --->   "%bitcast_ln421 = bitcast i32 %trunc_ln" [../src/ban.cpp:421]   --->   Operation 1631 'bitcast' 'bitcast_ln421' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_213 : Operation 1632 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_oge  i32 %bitcast_ln421, i32 0" [../src/ban.cpp:421]   --->   Operation 1632 'fcmp' 'tmp_38' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 9> <Delay = 3.51>
ST_214 : Operation 1633 [1/2] (0.42ns)   --->   "%sqrt_ret = call i128 @sqrt, i128 %b_op1_read" [../src/ban_interface.cpp:49]   --->   Operation 1633 'call' 'sqrt_ret' <Predicate = (op_read == 10)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_214 : Operation 1634 [1/1] (0.00ns)   --->   "%ref_tmp14_065_s = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:49]   --->   Operation 1634 'extractvalue' 'ref_tmp14_065_s' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_214 : Operation 1635 [1/1] (0.00ns)   --->   "%out_33 = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:49]   --->   Operation 1635 'extractvalue' 'out_33' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_214 : Operation 1636 [1/1] (0.00ns)   --->   "%out_22 = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:49]   --->   Operation 1636 'extractvalue' 'out_22' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_214 : Operation 1637 [1/1] (0.00ns)   --->   "%out_23 = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:49]   --->   Operation 1637 'extractvalue' 'out_23' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_214 : Operation 1638 [1/1] (0.00ns)   --->   "%out_31 = trunc i32 %ref_tmp14_065_s" [../src/ban_interface.cpp:49]   --->   Operation 1638 'trunc' 'out_31' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_214 : Operation 1639 [1/1] (0.00ns)   --->   "%out_32 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp14_065_s, i32 8, i32 31" [../src/ban_interface.cpp:49]   --->   Operation 1639 'partselect' 'out_32' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_214 : Operation 1640 [1/1] (0.79ns)   --->   "%br_ln50 = br void %._crit_edge" [../src/ban_interface.cpp:50]   --->   Operation 1640 'br' 'br_ln50' <Predicate = (op_read == 10)> <Delay = 0.79>
ST_214 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:421]   --->   Operation 1641 'partselect' 'tmp_37' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln421_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:421]   --->   Operation 1642 'partselect' 'trunc_ln421_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1643 [1/1] (0.84ns)   --->   "%icmp_ln421 = icmp_ne  i8 %tmp_37, i8 255" [../src/ban.cpp:421]   --->   Operation 1643 'icmp' 'icmp_ln421' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1644 [1/1] (1.05ns)   --->   "%icmp_ln421_1 = icmp_eq  i23 %trunc_ln421_1, i23 0" [../src/ban.cpp:421]   --->   Operation 1644 'icmp' 'icmp_ln421_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node and_ln421)   --->   "%or_ln421 = or i1 %icmp_ln421_1, i1 %icmp_ln421" [../src/ban.cpp:421]   --->   Operation 1645 'or' 'or_ln421' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1646 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_oge  i32 %bitcast_ln421, i32 0" [../src/ban.cpp:421]   --->   Operation 1646 'fcmp' 'tmp_38' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1647 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln421 = and i1 %or_ln421, i1 %tmp_38" [../src/ban.cpp:421]   --->   Operation 1647 'and' 'and_ln421' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln155_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban.cpp:155]   --->   Operation 1648 'partselect' 'trunc_ln155_s' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln155_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban.cpp:155]   --->   Operation 1649 'partselect' 'trunc_ln155_10' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node out_27)   --->   "%xor_ln159_12 = xor i32 %trunc_ln, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1650 'xor' 'xor_ln159_12' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node out_27)   --->   "%tmp_224 = bitcast i32 %xor_ln159_12" [../src/ban.cpp:159]   --->   Operation 1651 'bitcast' 'tmp_224' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node select_ln421_1)   --->   "%xor_ln159_13 = xor i32 %trunc_ln155_s, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1652 'xor' 'xor_ln159_13' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node select_ln421)   --->   "%xor_ln159_14 = xor i32 %trunc_ln155_10, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1653 'xor' 'xor_ln159_14' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1654 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln421 = select i1 %and_ln421, i32 %trunc_ln155_10, i32 %xor_ln159_14" [../src/ban.cpp:421]   --->   Operation 1654 'select' 'select_ln421' <Predicate = (op_read == 9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_214 : Operation 1655 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln421_1 = select i1 %and_ln421, i32 %trunc_ln155_s, i32 %xor_ln159_13" [../src/ban.cpp:421]   --->   Operation 1655 'select' 'select_ln421_1' <Predicate = (op_read == 9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_214 : Operation 1656 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_27 = select i1 %and_ln421, i32 %bitcast_ln421, i32 %tmp_224" [../src/ban.cpp:421]   --->   Operation 1656 'select' 'out_27' <Predicate = (op_read == 9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_214 : Operation 1657 [1/1] (0.00ns)   --->   "%b_num = bitcast i32 %select_ln421_1" [../src/ban.cpp:155]   --->   Operation 1657 'bitcast' 'b_num' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_225 = bitcast i32 %select_ln421" [../src/ban.cpp:156]   --->   Operation 1658 'bitcast' 'tmp_225' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1659 [1/1] (0.00ns)   --->   "%out_20 = trunc i128 %b_op1_read" [../src/ban_interface.cpp:45]   --->   Operation 1659 'trunc' 'out_20' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1660 [1/1] (0.00ns)   --->   "%out_21 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31" [../src/ban_interface.cpp:45]   --->   Operation 1660 'partselect' 'out_21' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_214 : Operation 1661 [1/1] (0.79ns)   --->   "%br_ln46 = br void %._crit_edge" [../src/ban_interface.cpp:46]   --->   Operation 1661 'br' 'br_ln46' <Predicate = (op_read == 9)> <Delay = 0.79>

State 215 <SV = 1> <Delay = 0.79>
ST_215 : Operation 1662 [1/2] (0.52ns)   --->   "%call_ret2 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.h:81]   --->   Operation 1662 'call' 'call_ret2' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_215 : Operation 1663 [1/1] (0.00ns)   --->   "%ref_tmp_01_i = extractvalue i128 %call_ret2" [../src/ban.h:81]   --->   Operation 1663 'extractvalue' 'ref_tmp_01_i' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1664 [1/1] (0.00ns)   --->   "%ref_tmp_1_i = extractvalue i128 %call_ret2" [../src/ban.h:81]   --->   Operation 1664 'extractvalue' 'ref_tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1665 [1/1] (0.00ns)   --->   "%ref_tmp_1_i247_1 = extractvalue i128 %call_ret2" [../src/ban.h:81]   --->   Operation 1665 'extractvalue' 'ref_tmp_1_i247_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1666 [1/1] (0.00ns)   --->   "%ref_tmp_1_i247_2 = extractvalue i128 %call_ret2" [../src/ban.h:81]   --->   Operation 1666 'extractvalue' 'ref_tmp_1_i247_2' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1667 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %ref_tmp_1_i" [../src/ban.h:81]   --->   Operation 1667 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1668 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %ref_tmp_1_i247_1" [../src/ban.h:81]   --->   Operation 1668 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1669 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %ref_tmp_1_i247_2" [../src/ban.h:81]   --->   Operation 1669 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1670 [1/1] (0.00ns)   --->   "%or_ln81_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln81_2, i32 %bitcast_ln81_1, i32 %bitcast_ln81, i32 %ref_tmp_01_i" [../src/ban.h:81]   --->   Operation 1670 'bitconcatenate' 'or_ln81_2' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1671 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln81_2" [../src/ban.h:81]   --->   Operation 1671 'write' 'write_ln81' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1672 [1/1] (0.79ns)   --->   "%br_ln42 = br void %._crit_edge" [../src/ban_interface.cpp:42]   --->   Operation 1672 'br' 'br_ln42' <Predicate = true> <Delay = 0.79>

State 216 <SV = 1> <Delay = 3.06>
ST_216 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 1673 'partselect' 'tmp_52' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_216 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 1674 'partselect' 'trunc_ln61_1' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_216 : Operation 1675 [1/1] (0.84ns)   --->   "%icmp_ln61_10 = icmp_ne  i8 %tmp_52, i8 255" [../src/ban.cpp:61]   --->   Operation 1675 'icmp' 'icmp_ln61_10' <Predicate = (icmp_ln61_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1676 [1/1] (1.05ns)   --->   "%icmp_ln61_11 = icmp_eq  i23 %trunc_ln61_1, i23 0" [../src/ban.cpp:61]   --->   Operation 1676 'icmp' 'icmp_ln61_11' <Predicate = (icmp_ln61_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_2)   --->   "%or_ln61_2 = or i1 %icmp_ln61_11, i1 %icmp_ln61_10" [../src/ban.cpp:61]   --->   Operation 1677 'or' 'or_ln61_2' <Predicate = (icmp_ln61_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1678 [1/2] (2.78ns)   --->   "%tmp_54 = fcmp_oeq  i32 %bitcast_ln61_1, i32 0" [../src/ban.cpp:61]   --->   Operation 1678 'fcmp' 'tmp_54' <Predicate = (icmp_ln61_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1679 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_2 = and i1 %or_ln61_2, i1 %tmp_54" [../src/ban.cpp:61]   --->   Operation 1679 'and' 'and_ln61_2' <Predicate = (icmp_ln61_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1680 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_2, void %._crit_edge25, void %_ZNK3BaneqEf.exit7.i.i" [../src/ban.cpp:61]   --->   Operation 1680 'br' 'br_ln61' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_216 : Operation 1681 [1/1] (0.00ns)   --->   "%trunc_ln61_21 = trunc i128 %b_op2_read" [../src/ban.cpp:61]   --->   Operation 1681 'trunc' 'trunc_ln61_21' <Predicate = (!and_ln61_2) | (!icmp_ln61_1)> <Delay = 0.00>
ST_216 : Operation 1682 [1/1] (0.99ns)   --->   "%icmp_ln61_7 = icmp_eq  i32 %trunc_ln61_21, i32 0" [../src/ban.cpp:61]   --->   Operation 1682 'icmp' 'icmp_ln61_7' <Predicate = (!and_ln61_2) | (!icmp_ln61_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1683 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_7, void %.critedge772, void" [../src/ban.cpp:61]   --->   Operation 1683 'br' 'br_ln61' <Predicate = (!and_ln61_2) | (!icmp_ln61_1)> <Delay = 0.00>
ST_216 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln61_16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 1684 'partselect' 'trunc_ln61_16' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.00>
ST_216 : Operation 1685 [1/1] (0.00ns)   --->   "%bitcast_ln61_7 = bitcast i32 %trunc_ln61_16" [../src/ban.cpp:61]   --->   Operation 1685 'bitcast' 'bitcast_ln61_7' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.00>
ST_216 : Operation 1686 [2/2] (2.78ns)   --->   "%tmp_96 = fcmp_oeq  i32 %bitcast_ln61_7, i32 0" [../src/ban.cpp:61]   --->   Operation 1686 'fcmp' 'tmp_96' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 2> <Delay = 5.01>
ST_217 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 1687 'partselect' 'tmp_95' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.00>
ST_217 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln61_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 1688 'partselect' 'trunc_ln61_24' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.00>
ST_217 : Operation 1689 [1/1] (0.84ns)   --->   "%icmp_ln61_30 = icmp_ne  i8 %tmp_95, i8 255" [../src/ban.cpp:61]   --->   Operation 1689 'icmp' 'icmp_ln61_30' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1690 [1/1] (1.05ns)   --->   "%icmp_ln61_31 = icmp_eq  i23 %trunc_ln61_24, i23 0" [../src/ban.cpp:61]   --->   Operation 1690 'icmp' 'icmp_ln61_31' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_12)   --->   "%or_ln61_12 = or i1 %icmp_ln61_31, i1 %icmp_ln61_30" [../src/ban.cpp:61]   --->   Operation 1691 'or' 'or_ln61_12' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1692 [1/2] (2.78ns)   --->   "%tmp_96 = fcmp_oeq  i32 %bitcast_ln61_7, i32 0" [../src/ban.cpp:61]   --->   Operation 1692 'fcmp' 'tmp_96' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1693 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_12 = and i1 %or_ln61_12, i1 %tmp_96" [../src/ban.cpp:61]   --->   Operation 1693 'and' 'and_ln61_12' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1694 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_12, void %.critedge772, void %_ZNK3BaneqEf.exit7.i.i" [../src/ban.cpp:61]   --->   Operation 1694 'br' 'br_ln61' <Predicate = (!and_ln61_2 & icmp_ln61_7) | (!icmp_ln61_1 & icmp_ln61_7)> <Delay = 0.00>
ST_217 : Operation 1695 [2/2] (1.94ns)   --->   "%call_ret18 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.cpp:208]   --->   Operation 1695 'call' 'call_ret18' <Predicate = (!and_ln61_2 & !and_ln61_12) | (!and_ln61_2 & !icmp_ln61_7) | (!icmp_ln61_1 & !and_ln61_12) | (!icmp_ln61_1 & !icmp_ln61_7)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_217 : Operation 1696 [1/1] (0.42ns)   --->   "%br_ln206 = br void %_ZN3BanmLERKS_.exit" [../src/ban.cpp:206]   --->   Operation 1696 'br' 'br_ln206' <Predicate = (icmp_ln61_7 & and_ln61_12) | (icmp_ln61_1 & and_ln61_2)> <Delay = 0.42>

State 218 <SV = 3> <Delay = 0.47>
ST_218 : Operation 1697 [1/2] (0.47ns)   --->   "%call_ret18 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.cpp:208]   --->   Operation 1697 'call' 'call_ret18' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_218 : Operation 1698 [1/1] (0.00ns)   --->   "%call_ret6 = extractvalue i128 %call_ret18" [../src/ban.cpp:208]   --->   Operation 1698 'extractvalue' 'call_ret6' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1699 [1/1] (0.00ns)   --->   "%ref_tmp_1_i234_0_ret = extractvalue i128 %call_ret18" [../src/ban.cpp:208]   --->   Operation 1699 'extractvalue' 'ref_tmp_1_i234_0_ret' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1700 [1/1] (0.00ns)   --->   "%ref_tmp_1_i234_1_ret = extractvalue i128 %call_ret18" [../src/ban.cpp:208]   --->   Operation 1700 'extractvalue' 'ref_tmp_1_i234_1_ret' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1701 [1/1] (0.00ns)   --->   "%ref_tmp_1_i234_2_ret = extractvalue i128 %call_ret18" [../src/ban.cpp:208]   --->   Operation 1701 'extractvalue' 'ref_tmp_1_i234_2_ret' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1702 [1/1] (0.42ns)   --->   "%br_ln208 = br void %_ZN3BanmLERKS_.exit" [../src/ban.cpp:208]   --->   Operation 1702 'br' 'br_ln208' <Predicate = true> <Delay = 0.42>

State 219 <SV = 4> <Delay = 0.79>
ST_219 : Operation 1703 [1/1] (0.00ns)   --->   "%ref_tmp_1_i234_2_0 = phi i32 %ref_tmp_1_i234_2_ret, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i" [../src/ban.cpp:208]   --->   Operation 1703 'phi' 'ref_tmp_1_i234_2_0' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1704 [1/1] (0.00ns)   --->   "%ref_tmp_1_i234_1_0 = phi i32 %ref_tmp_1_i234_1_ret, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i" [../src/ban.cpp:208]   --->   Operation 1704 'phi' 'ref_tmp_1_i234_1_0' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1705 [1/1] (0.00ns)   --->   "%ref_tmp_1_i234_0_0 = phi i32 %ref_tmp_1_i234_0_ret, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i" [../src/ban.cpp:208]   --->   Operation 1705 'phi' 'ref_tmp_1_i234_0_0' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1706 [1/1] (0.00ns)   --->   "%ref_tmp_01_i233_0 = phi i32 %call_ret6, void %.critedge772, i32 0, void %_ZNK3BaneqEf.exit7.i.i" [../src/ban.cpp:208]   --->   Operation 1706 'phi' 'ref_tmp_01_i233_0' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1707 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %ref_tmp_1_i234_0_0" [../src/ban.h:80]   --->   Operation 1707 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1708 [1/1] (0.00ns)   --->   "%bitcast_ln80_1 = bitcast i32 %ref_tmp_1_i234_1_0" [../src/ban.h:80]   --->   Operation 1708 'bitcast' 'bitcast_ln80_1' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1709 [1/1] (0.00ns)   --->   "%bitcast_ln80_2 = bitcast i32 %ref_tmp_1_i234_2_0" [../src/ban.h:80]   --->   Operation 1709 'bitcast' 'bitcast_ln80_2' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1710 [1/1] (0.00ns)   --->   "%or_ln80_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln80_2, i32 %bitcast_ln80_1, i32 %bitcast_ln80, i32 %ref_tmp_01_i233_0" [../src/ban.h:80]   --->   Operation 1710 'bitconcatenate' 'or_ln80_2' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1711 [1/1] (0.00ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln80_2" [../src/ban.h:80]   --->   Operation 1711 'write' 'write_ln80' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1712 [1/1] (0.79ns)   --->   "%br_ln38 = br void %._crit_edge" [../src/ban_interface.cpp:38]   --->   Operation 1712 'br' 'br_ln38' <Predicate = true> <Delay = 0.79>

State 220 <SV = 1> <Delay = 1.09>
ST_220 : Operation 1713 [1/2] (0.67ns)   --->   "%call_ret10 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p_1, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223" [../src/ban.h:78]   --->   Operation 1713 'call' 'call_ret10' <Predicate = (op_read == 6)> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_220 : Operation 1714 [1/1] (0.00ns)   --->   "%ref_tmp_01_i_i_s = extractvalue i128 %call_ret10" [../src/ban.h:78]   --->   Operation 1714 'extractvalue' 'ref_tmp_01_i_i_s' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1715 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i = extractvalue i128 %call_ret10" [../src/ban.h:78]   --->   Operation 1715 'extractvalue' 'ref_tmp_1_i_i' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1716 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_1 = extractvalue i128 %call_ret10" [../src/ban.h:78]   --->   Operation 1716 'extractvalue' 'ref_tmp_1_i_i_1' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1717 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_2 = extractvalue i128 %call_ret10" [../src/ban.h:78]   --->   Operation 1717 'extractvalue' 'ref_tmp_1_i_i_2' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1718 [1/1] (0.00ns)   --->   "%bitcast_ln78_3 = bitcast i32 %ref_tmp_1_i_i" [../src/ban.h:78]   --->   Operation 1718 'bitcast' 'bitcast_ln78_3' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1719 [1/1] (0.00ns)   --->   "%bitcast_ln78_4 = bitcast i32 %ref_tmp_1_i_i_1" [../src/ban.h:78]   --->   Operation 1719 'bitcast' 'bitcast_ln78_4' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1720 [1/1] (0.00ns)   --->   "%bitcast_ln78_5 = bitcast i32 %ref_tmp_1_i_i_2" [../src/ban.h:78]   --->   Operation 1720 'bitcast' 'bitcast_ln78_5' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1721 [1/1] (0.00ns)   --->   "%or_ln78_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln78_5, i32 %bitcast_ln78_4, i32 %bitcast_ln78_3, i32 %ref_tmp_01_i_i_s" [../src/ban.h:78]   --->   Operation 1721 'bitconcatenate' 'or_ln78_5' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1722 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln78_5" [../src/ban.h:78]   --->   Operation 1722 'write' 'write_ln78' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_220 : Operation 1723 [1/1] (0.79ns)   --->   "%br_ln34 = br void %._crit_edge" [../src/ban_interface.cpp:34]   --->   Operation 1723 'br' 'br_ln34' <Predicate = (op_read == 6)> <Delay = 0.79>
ST_220 : Operation 1724 [1/2] (1.09ns)   --->   "%call_ret9 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.h:78]   --->   Operation 1724 'call' 'call_ret9' <Predicate = (op_read == 5)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_220 : Operation 1725 [1/1] (0.00ns)   --->   "%ref_tmp_01_i_s = extractvalue i128 %call_ret9" [../src/ban.h:78]   --->   Operation 1725 'extractvalue' 'ref_tmp_01_i_s' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1726 [1/1] (0.00ns)   --->   "%ref_tmp_1_i2 = extractvalue i128 %call_ret9" [../src/ban.h:78]   --->   Operation 1726 'extractvalue' 'ref_tmp_1_i2' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1727 [1/1] (0.00ns)   --->   "%ref_tmp_1_i208_1 = extractvalue i128 %call_ret9" [../src/ban.h:78]   --->   Operation 1727 'extractvalue' 'ref_tmp_1_i208_1' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1728 [1/1] (0.00ns)   --->   "%ref_tmp_1_i208_2 = extractvalue i128 %call_ret9" [../src/ban.h:78]   --->   Operation 1728 'extractvalue' 'ref_tmp_1_i208_2' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1729 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %ref_tmp_1_i2" [../src/ban.h:78]   --->   Operation 1729 'bitcast' 'bitcast_ln78' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1730 [1/1] (0.00ns)   --->   "%bitcast_ln78_1 = bitcast i32 %ref_tmp_1_i208_1" [../src/ban.h:78]   --->   Operation 1730 'bitcast' 'bitcast_ln78_1' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1731 [1/1] (0.00ns)   --->   "%bitcast_ln78_2 = bitcast i32 %ref_tmp_1_i208_2" [../src/ban.h:78]   --->   Operation 1731 'bitcast' 'bitcast_ln78_2' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1732 [1/1] (0.00ns)   --->   "%or_ln78_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln78_2, i32 %bitcast_ln78_1, i32 %bitcast_ln78, i32 %ref_tmp_01_i_s" [../src/ban.h:78]   --->   Operation 1732 'bitconcatenate' 'or_ln78_2' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1733 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln78_2" [../src/ban.h:78]   --->   Operation 1733 'write' 'write_ln78' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_220 : Operation 1734 [1/1] (0.79ns)   --->   "%br_ln30 = br void %._crit_edge" [../src/ban_interface.cpp:30]   --->   Operation 1734 'br' 'br_ln30' <Predicate = (op_read == 5)> <Delay = 0.79>

State 221 <SV = 8> <Delay = 3.20>
ST_221 : Operation 1735 [2/2] (3.20ns)   --->   "%call_ret1 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:25]   --->   Operation 1735 'call' 'call_ret1' <Predicate = true> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 222 <SV = 9> <Delay = 0.79>
ST_222 : Operation 1736 [1/2] (0.52ns)   --->   "%call_ret1 = call i128 @operator/.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:25]   --->   Operation 1736 'call' 'call_ret1' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_222 : Operation 1737 [1/1] (0.00ns)   --->   "%ref_tmp7_s = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:25]   --->   Operation 1737 'extractvalue' 'ref_tmp7_s' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1738 [1/1] (0.00ns)   --->   "%out_19 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:25]   --->   Operation 1738 'extractvalue' 'out_19' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1739 [1/1] (0.00ns)   --->   "%out_15 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:25]   --->   Operation 1739 'extractvalue' 'out_15' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1740 [1/1] (0.00ns)   --->   "%out_17 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:25]   --->   Operation 1740 'extractvalue' 'out_17' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1741 [1/1] (0.00ns)   --->   "%out_18 = trunc i32 %ref_tmp7_s" [../src/ban_interface.cpp:25]   --->   Operation 1741 'trunc' 'out_18' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1742 [1/1] (0.00ns)   --->   "%out_16 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp7_s, i32 8, i32 31" [../src/ban_interface.cpp:25]   --->   Operation 1742 'partselect' 'out_16' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1743 [1/1] (0.79ns)   --->   "%br_ln26 = br void %._crit_edge" [../src/ban_interface.cpp:26]   --->   Operation 1743 'br' 'br_ln26' <Predicate = true> <Delay = 0.79>

State 223 <SV = 1> <Delay = 3.06>
ST_223 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 1744 'partselect' 'tmp_50' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_223 : Operation 1745 [1/1] (0.00ns)   --->   "%trunc_ln61_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 1745 'partselect' 'trunc_ln61_s' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_223 : Operation 1746 [1/1] (0.84ns)   --->   "%icmp_ln61_8 = icmp_ne  i8 %tmp_50, i8 255" [../src/ban.cpp:61]   --->   Operation 1746 'icmp' 'icmp_ln61_8' <Predicate = (icmp_ln61)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1747 [1/1] (1.05ns)   --->   "%icmp_ln61_9 = icmp_eq  i23 %trunc_ln61_s, i23 0" [../src/ban.cpp:61]   --->   Operation 1747 'icmp' 'icmp_ln61_9' <Predicate = (icmp_ln61)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_9, i1 %icmp_ln61_8" [../src/ban.cpp:61]   --->   Operation 1748 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1749 [1/2] (2.78ns)   --->   "%tmp_51 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 1749 'fcmp' 'tmp_51' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1750 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_51" [../src/ban.cpp:61]   --->   Operation 1750 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1751 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61, void %._crit_edge21, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:61]   --->   Operation 1751 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_223 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln61_19 = trunc i128 %b_op2_read" [../src/ban.cpp:61]   --->   Operation 1752 'trunc' 'trunc_ln61_19' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_223 : Operation 1753 [1/1] (0.99ns)   --->   "%icmp_ln61_6 = icmp_eq  i32 %trunc_ln61_19, i32 0" [../src/ban.cpp:61]   --->   Operation 1753 'icmp' 'icmp_ln61_6' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1754 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_6, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 1754 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_223 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln61_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 1755 'partselect' 'trunc_ln61_15' <Predicate = (!and_ln61 & icmp_ln61_6) | (!icmp_ln61 & icmp_ln61_6)> <Delay = 0.00>
ST_223 : Operation 1756 [1/1] (0.00ns)   --->   "%bitcast_ln61_6 = bitcast i32 %trunc_ln61_15" [../src/ban.cpp:61]   --->   Operation 1756 'bitcast' 'bitcast_ln61_6' <Predicate = (!and_ln61 & icmp_ln61_6) | (!icmp_ln61 & icmp_ln61_6)> <Delay = 0.00>
ST_223 : Operation 1757 [2/2] (2.78ns)   --->   "%tmp_94 = fcmp_oeq  i32 %bitcast_ln61_6, i32 0" [../src/ban.cpp:61]   --->   Operation 1757 'fcmp' 'tmp_94' <Predicate = (!and_ln61 & icmp_ln61_6) | (!icmp_ln61 & icmp_ln61_6)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 2> <Delay = 3.06>
ST_224 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 1758 'partselect' 'tmp_93' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_224 : Operation 1759 [1/1] (0.00ns)   --->   "%trunc_ln61_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 1759 'partselect' 'trunc_ln61_22' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_224 : Operation 1760 [1/1] (0.84ns)   --->   "%icmp_ln61_28 = icmp_ne  i8 %tmp_93, i8 255" [../src/ban.cpp:61]   --->   Operation 1760 'icmp' 'icmp_ln61_28' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1761 [1/1] (1.05ns)   --->   "%icmp_ln61_29 = icmp_eq  i23 %trunc_ln61_22, i23 0" [../src/ban.cpp:61]   --->   Operation 1761 'icmp' 'icmp_ln61_29' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_11)   --->   "%or_ln61_11 = or i1 %icmp_ln61_29, i1 %icmp_ln61_28" [../src/ban.cpp:61]   --->   Operation 1762 'or' 'or_ln61_11' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1763 [1/2] (2.78ns)   --->   "%tmp_94 = fcmp_oeq  i32 %bitcast_ln61_6, i32 0" [../src/ban.cpp:61]   --->   Operation 1763 'fcmp' 'tmp_94' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1764 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_11 = and i1 %or_ln61_11, i1 %tmp_94" [../src/ban.cpp:61]   --->   Operation 1764 'and' 'and_ln61_11' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1765 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_11, void %.critedge, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:61]   --->   Operation 1765 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_224 : Operation 1766 [1/1] (0.42ns)   --->   "%br_ln206 = br void %_ZNK3BanmlERKS_.exit" [../src/ban.cpp:206]   --->   Operation 1766 'br' 'br_ln206' <Predicate = (and_ln61_11) | (icmp_ln61 & and_ln61)> <Delay = 0.42>

State 225 <SV = 7> <Delay = 1.94>
ST_225 : Operation 1767 [2/2] (1.94ns)   --->   "%call_ret17 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.cpp:208]   --->   Operation 1767 'call' 'call_ret17' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 226 <SV = 8> <Delay = 0.47>
ST_226 : Operation 1768 [1/2] (0.47ns)   --->   "%call_ret17 = call i128 @mul_body, i128 %b_op1_read, i128 %b_op2_read" [../src/ban.cpp:208]   --->   Operation 1768 'call' 'call_ret17' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_226 : Operation 1769 [1/1] (0.00ns)   --->   "%call_ret5 = extractvalue i128 %call_ret17" [../src/ban.cpp:208]   --->   Operation 1769 'extractvalue' 'call_ret5' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1770 [1/1] (0.00ns)   --->   "%ref_tmp5_1_0_ret = extractvalue i128 %call_ret17" [../src/ban.cpp:208]   --->   Operation 1770 'extractvalue' 'ref_tmp5_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1771 [1/1] (0.00ns)   --->   "%ref_tmp5_1_1_ret = extractvalue i128 %call_ret17" [../src/ban.cpp:208]   --->   Operation 1771 'extractvalue' 'ref_tmp5_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1772 [1/1] (0.00ns)   --->   "%ref_tmp5_1_2_ret = extractvalue i128 %call_ret17" [../src/ban.cpp:208]   --->   Operation 1772 'extractvalue' 'ref_tmp5_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1773 [1/1] (0.42ns)   --->   "%br_ln208 = br void %_ZNK3BanmlERKS_.exit" [../src/ban.cpp:208]   --->   Operation 1773 'br' 'br_ln208' <Predicate = true> <Delay = 0.42>

State 227 <SV = 9> <Delay = 0.79>
ST_227 : Operation 1774 [1/1] (0.00ns)   --->   "%out_64 = phi i32 %ref_tmp5_1_2_ret, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:208]   --->   Operation 1774 'phi' 'out_64' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1775 [1/1] (0.00ns)   --->   "%out_63 = phi i32 %ref_tmp5_1_1_ret, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:208]   --->   Operation 1775 'phi' 'out_63' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1776 [1/1] (0.00ns)   --->   "%out_62 = phi i32 %ref_tmp5_1_0_ret, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:208]   --->   Operation 1776 'phi' 'out_62' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1777 [1/1] (0.00ns)   --->   "%ref_tmp5_068_0 = phi i32 %call_ret5, void %.critedge, i32 0, void %_ZNK3BaneqEf.exit7.i" [../src/ban.cpp:208]   --->   Operation 1777 'phi' 'ref_tmp5_068_0' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1778 [1/1] (0.00ns)   --->   "%out_66 = trunc i32 %ref_tmp5_068_0" [../src/ban_interface.cpp:21]   --->   Operation 1778 'trunc' 'out_66' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1779 [1/1] (0.00ns)   --->   "%out_69 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp5_068_0, i32 8, i32 31" [../src/ban_interface.cpp:21]   --->   Operation 1779 'partselect' 'out_69' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1780 [1/1] (0.79ns)   --->   "%br_ln22 = br void %._crit_edge" [../src/ban_interface.cpp:22]   --->   Operation 1780 'br' 'br_ln22' <Predicate = true> <Delay = 0.79>

State 228 <SV = 8> <Delay = 3.56>
ST_228 : Operation 1781 [1/1] (0.00ns)   --->   "%b_p = trunc i128 %b_op2_read" [../src/ban.cpp:155]   --->   Operation 1781 'trunc' 'b_p' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1782 [1/1] (0.00ns)   --->   "%trunc_ln155_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban.cpp:155]   --->   Operation 1782 'partselect' 'trunc_ln155_4' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1783 [1/1] (0.00ns)   --->   "%trunc_ln155_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban.cpp:155]   --->   Operation 1783 'partselect' 'trunc_ln155_5' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln155_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban.cpp:155]   --->   Operation 1784 'partselect' 'trunc_ln155_6' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1785 [1/1] (0.35ns)   --->   "%xor_ln159_3 = xor i32 %trunc_ln155_4, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1785 'xor' 'xor_ln159_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_166 = bitcast i32 %xor_ln159_3" [../src/ban.cpp:159]   --->   Operation 1786 'bitcast' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1787 [1/1] (0.35ns)   --->   "%xor_ln159_4 = xor i32 %trunc_ln155_5, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1787 'xor' 'xor_ln159_4' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_169 = bitcast i32 %xor_ln159_4" [../src/ban.cpp:159]   --->   Operation 1788 'bitcast' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1789 [1/1] (0.35ns)   --->   "%xor_ln159_5 = xor i32 %trunc_ln155_6, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1789 'xor' 'xor_ln159_5' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_220 = bitcast i32 %xor_ln159_5" [../src/ban.cpp:159]   --->   Operation 1790 'bitcast' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1791 [2/2] (3.20ns)   --->   "%call_ret8 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p, i32 %tmp_166, i32 %tmp_169, i32 %tmp_220" [../src/ban.h:75]   --->   Operation 1791 'call' 'call_ret8' <Predicate = true> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 9> <Delay = 0.79>
ST_229 : Operation 1792 [1/2] (0.67ns)   --->   "%call_ret8 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p, i32 %tmp_166, i32 %tmp_169, i32 %tmp_220" [../src/ban.h:75]   --->   Operation 1792 'call' 'call_ret8' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_229 : Operation 1793 [1/1] (0.00ns)   --->   "%ref_tmp3_069_s = extractvalue i128 %call_ret8" [../src/ban.h:75]   --->   Operation 1793 'extractvalue' 'ref_tmp3_069_s' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1794 [1/1] (0.00ns)   --->   "%out_14 = extractvalue i128 %call_ret8" [../src/ban.h:75]   --->   Operation 1794 'extractvalue' 'out_14' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1795 [1/1] (0.00ns)   --->   "%out_10 = extractvalue i128 %call_ret8" [../src/ban.h:75]   --->   Operation 1795 'extractvalue' 'out_10' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1796 [1/1] (0.00ns)   --->   "%out_12 = extractvalue i128 %call_ret8" [../src/ban.h:75]   --->   Operation 1796 'extractvalue' 'out_12' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1797 [1/1] (0.00ns)   --->   "%out_13 = trunc i32 %ref_tmp3_069_s" [../src/ban_interface.cpp:17]   --->   Operation 1797 'trunc' 'out_13' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1798 [1/1] (0.00ns)   --->   "%out_11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp3_069_s, i32 8, i32 31" [../src/ban_interface.cpp:17]   --->   Operation 1798 'partselect' 'out_11' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1799 [1/1] (0.79ns)   --->   "%br_ln18 = br void %._crit_edge" [../src/ban_interface.cpp:18]   --->   Operation 1799 'br' 'br_ln18' <Predicate = true> <Delay = 0.79>

State 230 <SV = 9> <Delay = 0.79>
ST_230 : Operation 1800 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban.cpp:155]   --->   Operation 1800 'partselect' 'trunc_ln155_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1801 [1/1] (0.00ns)   --->   "%trunc_ln155_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban.cpp:155]   --->   Operation 1801 'partselect' 'trunc_ln155_2' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln155_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban.cpp:155]   --->   Operation 1802 'partselect' 'trunc_ln155_3' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1803 [1/1] (0.35ns)   --->   "%xor_ln159 = xor i32 %trunc_ln155_1, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1803 'xor' 'xor_ln159' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_163 = bitcast i32 %xor_ln159" [../src/ban.cpp:159]   --->   Operation 1804 'bitcast' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1805 [1/1] (0.35ns)   --->   "%xor_ln159_1 = xor i32 %trunc_ln155_2, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1805 'xor' 'xor_ln159_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_164 = bitcast i32 %xor_ln159_1" [../src/ban.cpp:159]   --->   Operation 1806 'bitcast' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1807 [1/1] (0.35ns)   --->   "%xor_ln159_2 = xor i32 %trunc_ln155_3, i32 2147483648" [../src/ban.cpp:159]   --->   Operation 1807 'xor' 'xor_ln159_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_165 = bitcast i32 %xor_ln159_2" [../src/ban.cpp:159]   --->   Operation 1808 'bitcast' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1809 [1/1] (0.00ns)   --->   "%out_5 = trunc i128 %b_op1_read" [../src/ban_interface.cpp:13]   --->   Operation 1809 'trunc' 'out_5' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1810 [1/1] (0.00ns)   --->   "%out_6 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31" [../src/ban_interface.cpp:13]   --->   Operation 1810 'partselect' 'out_6' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1811 [1/1] (0.79ns)   --->   "%br_ln14 = br void %._crit_edge" [../src/ban_interface.cpp:14]   --->   Operation 1811 'br' 'br_ln14' <Predicate = true> <Delay = 0.79>

State 231 <SV = 8> <Delay = 3.20>
ST_231 : Operation 1812 [2/2] (3.20ns)   --->   "%call_ret7 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:9]   --->   Operation 1812 'call' 'call_ret7' <Predicate = true> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 232 <SV = 9> <Delay = 1.09>
ST_232 : Operation 1813 [1/2] (1.09ns)   --->   "%call_ret7 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:9]   --->   Operation 1813 'call' 'call_ret7' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_232 : Operation 1814 [1/1] (0.00ns)   --->   "%ref_tmp_071_s = extractvalue i128 %call_ret7" [../src/ban_interface.cpp:9]   --->   Operation 1814 'extractvalue' 'ref_tmp_071_s' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1815 [1/1] (0.00ns)   --->   "%out_2 = extractvalue i128 %call_ret7" [../src/ban_interface.cpp:9]   --->   Operation 1815 'extractvalue' 'out_2' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1816 [1/1] (0.00ns)   --->   "%out_3 = extractvalue i128 %call_ret7" [../src/ban_interface.cpp:9]   --->   Operation 1816 'extractvalue' 'out_3' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1817 [1/1] (0.00ns)   --->   "%out_4 = extractvalue i128 %call_ret7" [../src/ban_interface.cpp:9]   --->   Operation 1817 'extractvalue' 'out_4' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1818 [1/1] (0.00ns)   --->   "%out = trunc i32 %ref_tmp_071_s" [../src/ban_interface.cpp:9]   --->   Operation 1818 'trunc' 'out' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1819 [1/1] (0.00ns)   --->   "%out_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp_071_s, i32 8, i32 31" [../src/ban_interface.cpp:9]   --->   Operation 1819 'partselect' 'out_1' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1820 [1/1] (0.79ns)   --->   "%br_ln10 = br void %._crit_edge" [../src/ban_interface.cpp:10]   --->   Operation 1820 'br' 'br_ln10' <Predicate = true> <Delay = 0.79>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('f_op_read') on port 'f_op' [6]  (0 ns)
	'call' operation ('call_ret3', ../src/ban.h:108) to 'operator/.2' [891]  (7.3 ns)

 <State 2>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_160', ../src/ban.cpp:403) [81]  (2.78 ns)
	'and' operation ('and_ln403_7', ../src/ban.cpp:403) [82]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i766', ../src/ban.cpp:386) with incoming values : ('res_20_loc_load') ('and_ln397_3', ../src/ban.cpp:397) ('and_ln386_3', ../src/ban.cpp:386) [129]  (0.574 ns)

 <State 3>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_195', ../src/ban.cpp:405) [85]  (2.78 ns)
	'and' operation ('and_ln405_3', ../src/ban.cpp:405) [86]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i766', ../src/ban.cpp:386) with incoming values : ('res_20_loc_load') ('and_ln397_3', ../src/ban.cpp:397) ('and_ln386_3', ../src/ban.cpp:386) [129]  (0.574 ns)

 <State 4>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_410_122' [89]  (2.86 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0_i_i766', ../src/ban.cpp:386) with incoming values : ('res_20_loc_load') ('and_ln397_3', ../src/ban.cpp:397) ('and_ln386_3', ../src/ban.cpp:386) [129]  (0.574 ns)

 <State 7>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_157', ../src/ban.cpp:392) [99]  (2.78 ns)
	'and' operation ('and_ln392_3', ../src/ban.cpp:392) [100]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i766', ../src/ban.cpp:386) with incoming values : ('res_20_loc_load') ('and_ln397_3', ../src/ban.cpp:397) ('and_ln386_3', ../src/ban.cpp:386) [129]  (0.574 ns)

 <State 8>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_194', ../src/ban.cpp:394) [103]  (2.78 ns)
	'and' operation ('and_ln394_3', ../src/ban.cpp:394) [104]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i766', ../src/ban.cpp:386) with incoming values : ('res_20_loc_load') ('and_ln397_3', ../src/ban.cpp:397) ('and_ln386_3', ../src/ban.cpp:386) [129]  (0.574 ns)

 <State 9>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_219', ../src/ban.cpp:397) [114]  (2.78 ns)

 <State 10>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_219', ../src/ban.cpp:397) [114]  (2.78 ns)
	'and' operation ('and_ln397_3', ../src/ban.cpp:397) [115]  (0.287 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_92', ../src/ban.cpp:386) [125]  (2.78 ns)

 <State 12>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_92', ../src/ban.cpp:386) [125]  (2.78 ns)
	'and' operation ('and_ln386_3', ../src/ban.cpp:386) [126]  (0.287 ns)

 <State 13>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 14>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_155', ../src/ban.cpp:367) [155]  (2.78 ns)
	'and' operation ('and_ln367_7', ../src/ban.cpp:367) [156]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i738', ../src/ban.cpp:350) with incoming values : ('res_19_loc_load') ('and_ln361_3', ../src/ban.cpp:361) ('and_ln350_3', ../src/ban.cpp:350) [203]  (0.574 ns)

 <State 15>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_193', ../src/ban.cpp:369) [159]  (2.78 ns)
	'and' operation ('and_ln369_3', ../src/ban.cpp:369) [160]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i738', ../src/ban.cpp:350) with incoming values : ('res_19_loc_load') ('and_ln361_3', ../src/ban.cpp:361) ('and_ln350_3', ../src/ban.cpp:350) [203]  (0.574 ns)

 <State 16>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_374_121' [163]  (2.86 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0_i_i738', ../src/ban.cpp:350) with incoming values : ('res_19_loc_load') ('and_ln361_3', ../src/ban.cpp:361) ('and_ln350_3', ../src/ban.cpp:350) [203]  (0.574 ns)

 <State 19>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_152', ../src/ban.cpp:356) [173]  (2.78 ns)
	'and' operation ('and_ln356_3', ../src/ban.cpp:356) [174]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i738', ../src/ban.cpp:350) with incoming values : ('res_19_loc_load') ('and_ln361_3', ../src/ban.cpp:361) ('and_ln350_3', ../src/ban.cpp:350) [203]  (0.574 ns)

 <State 20>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_192', ../src/ban.cpp:358) [177]  (2.78 ns)
	'and' operation ('and_ln358_3', ../src/ban.cpp:358) [178]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i738', ../src/ban.cpp:350) with incoming values : ('res_19_loc_load') ('and_ln361_3', ../src/ban.cpp:361) ('and_ln350_3', ../src/ban.cpp:350) [203]  (0.574 ns)

 <State 21>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_217', ../src/ban.cpp:361) [188]  (2.78 ns)

 <State 22>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_217', ../src/ban.cpp:361) [188]  (2.78 ns)
	'and' operation ('and_ln361_3', ../src/ban.cpp:361) [189]  (0.287 ns)

 <State 23>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_90', ../src/ban.cpp:350) [199]  (2.78 ns)

 <State 24>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_90', ../src/ban.cpp:350) [199]  (2.78 ns)
	'and' operation ('and_ln350_3', ../src/ban.cpp:350) [200]  (0.287 ns)

 <State 25>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 26>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', ../src/ban.cpp:403) [229]  (2.78 ns)
	'and' operation ('and_ln403_5', ../src/ban.cpp:403) [230]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i711', ../src/ban.cpp:386) with incoming values : ('res_18_loc_load') ('and_ln397_2', ../src/ban.cpp:397) ('and_ln386_2', ../src/ban.cpp:386) [277]  (0.574 ns)

 <State 27>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_191', ../src/ban.cpp:405) [233]  (2.78 ns)
	'and' operation ('and_ln405_2', ../src/ban.cpp:405) [234]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i711', ../src/ban.cpp:386) with incoming values : ('res_18_loc_load') ('and_ln397_2', ../src/ban.cpp:397) ('and_ln386_2', ../src/ban.cpp:386) [277]  (0.574 ns)

 <State 28>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_410_120' [237]  (2.86 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0_i_i711', ../src/ban.cpp:386) with incoming values : ('res_18_loc_load') ('and_ln397_2', ../src/ban.cpp:397) ('and_ln386_2', ../src/ban.cpp:386) [277]  (0.574 ns)

 <State 31>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_147', ../src/ban.cpp:392) [247]  (2.78 ns)
	'and' operation ('and_ln392_2', ../src/ban.cpp:392) [248]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i711', ../src/ban.cpp:386) with incoming values : ('res_18_loc_load') ('and_ln397_2', ../src/ban.cpp:397) ('and_ln386_2', ../src/ban.cpp:386) [277]  (0.574 ns)

 <State 32>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_190', ../src/ban.cpp:394) [251]  (2.78 ns)
	'and' operation ('and_ln394_2', ../src/ban.cpp:394) [252]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i711', ../src/ban.cpp:386) with incoming values : ('res_18_loc_load') ('and_ln397_2', ../src/ban.cpp:397) ('and_ln386_2', ../src/ban.cpp:386) [277]  (0.574 ns)

 <State 33>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_215', ../src/ban.cpp:397) [262]  (2.78 ns)

 <State 34>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_215', ../src/ban.cpp:397) [262]  (2.78 ns)
	'and' operation ('and_ln397_2', ../src/ban.cpp:397) [263]  (0.287 ns)

 <State 35>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', ../src/ban.cpp:386) [273]  (2.78 ns)

 <State 36>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', ../src/ban.cpp:386) [273]  (2.78 ns)
	'and' operation ('and_ln386_2', ../src/ban.cpp:386) [274]  (0.287 ns)

 <State 37>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 38>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_145', ../src/ban.cpp:367) [303]  (2.78 ns)
	'and' operation ('and_ln367_5', ../src/ban.cpp:367) [304]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i684', ../src/ban.cpp:350) with incoming values : ('res_17_loc_load') ('and_ln361_2', ../src/ban.cpp:361) ('and_ln350_2', ../src/ban.cpp:350) [351]  (0.574 ns)

 <State 39>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_189', ../src/ban.cpp:369) [307]  (2.78 ns)
	'and' operation ('and_ln369_2', ../src/ban.cpp:369) [308]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i684', ../src/ban.cpp:350) with incoming values : ('res_17_loc_load') ('and_ln361_2', ../src/ban.cpp:361) ('and_ln350_2', ../src/ban.cpp:350) [351]  (0.574 ns)

 <State 40>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_374_119' [311]  (2.86 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0_i_i684', ../src/ban.cpp:350) with incoming values : ('res_17_loc_load') ('and_ln361_2', ../src/ban.cpp:361) ('and_ln350_2', ../src/ban.cpp:350) [351]  (0.574 ns)

 <State 43>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_142', ../src/ban.cpp:356) [321]  (2.78 ns)
	'and' operation ('and_ln356_2', ../src/ban.cpp:356) [322]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i684', ../src/ban.cpp:350) with incoming values : ('res_17_loc_load') ('and_ln361_2', ../src/ban.cpp:361) ('and_ln350_2', ../src/ban.cpp:350) [351]  (0.574 ns)

 <State 44>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_188', ../src/ban.cpp:358) [325]  (2.78 ns)
	'and' operation ('and_ln358_2', ../src/ban.cpp:358) [326]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i684', ../src/ban.cpp:350) with incoming values : ('res_17_loc_load') ('and_ln361_2', ../src/ban.cpp:361) ('and_ln350_2', ../src/ban.cpp:350) [351]  (0.574 ns)

 <State 45>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_213', ../src/ban.cpp:361) [336]  (2.78 ns)

 <State 46>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_213', ../src/ban.cpp:361) [336]  (2.78 ns)
	'and' operation ('and_ln361_2', ../src/ban.cpp:361) [337]  (0.287 ns)

 <State 47>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_86', ../src/ban.cpp:350) [347]  (2.78 ns)

 <State 48>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_86', ../src/ban.cpp:350) [347]  (2.78 ns)
	'and' operation ('and_ln350_2', ../src/ban.cpp:350) [348]  (0.287 ns)

 <State 49>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 50>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_84', ../src/ban.cpp:61) [374]  (2.78 ns)
	'and' operation ('and_ln61_10', ../src/ban.cpp:61) [375]  (0.287 ns)

 <State 51>: 3.26ns
The critical path consists of the following:
	'fcmp' operation ('tmp_140', ../src/ban.cpp:64) [380]  (2.78 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.h:123) with incoming values : ('phitmp') [388]  (0.476 ns)

 <State 52>: 2.57ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_68_118' [383]  (2.57 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out', ../src/ban.h:123) with incoming values : ('phitmp') [388]  (0.476 ns)

 <State 55>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 56>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_81', ../src/ban.cpp:61) [410]  (2.78 ns)
	'and' operation ('and_ln61_8', ../src/ban.cpp:61) [411]  (0.287 ns)

 <State 57>: 3.26ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', ../src/ban.cpp:64) [416]  (2.78 ns)
	multiplexor before 'phi' operation ('out') with incoming values : ('res_11_loc_load') [423]  (0.476 ns)

 <State 58>: 2.57ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_68_117' [419]  (2.57 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('res_11_loc_load') [423]  (0.476 ns)

 <State 61>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 62>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_136', ../src/ban.cpp:367) [448]  (2.78 ns)
	'and' operation ('and_ln367_3', ../src/ban.cpp:367) [449]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i624', ../src/ban.cpp:350) with incoming values : ('res_16_loc_load') ('and_ln361_1', ../src/ban.cpp:361) ('and_ln350_1', ../src/ban.cpp:350) [496]  (0.574 ns)

 <State 63>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_187', ../src/ban.cpp:369) [452]  (2.78 ns)
	'and' operation ('and_ln369_1', ../src/ban.cpp:369) [453]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i624', ../src/ban.cpp:350) with incoming values : ('res_16_loc_load') ('and_ln361_1', ../src/ban.cpp:361) ('and_ln350_1', ../src/ban.cpp:350) [496]  (0.574 ns)

 <State 64>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_374_116' [456]  (2.86 ns)

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0_i_i624', ../src/ban.cpp:350) with incoming values : ('res_16_loc_load') ('and_ln361_1', ../src/ban.cpp:361) ('and_ln350_1', ../src/ban.cpp:350) [496]  (0.574 ns)

 <State 67>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_133', ../src/ban.cpp:356) [466]  (2.78 ns)
	'and' operation ('and_ln356_1', ../src/ban.cpp:356) [467]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i624', ../src/ban.cpp:350) with incoming values : ('res_16_loc_load') ('and_ln361_1', ../src/ban.cpp:361) ('and_ln350_1', ../src/ban.cpp:350) [496]  (0.574 ns)

 <State 68>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_186', ../src/ban.cpp:358) [470]  (2.78 ns)
	'and' operation ('and_ln358_1', ../src/ban.cpp:358) [471]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i624', ../src/ban.cpp:350) with incoming values : ('res_16_loc_load') ('and_ln361_1', ../src/ban.cpp:361) ('and_ln350_1', ../src/ban.cpp:350) [496]  (0.574 ns)

 <State 69>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_211', ../src/ban.cpp:361) [481]  (2.78 ns)

 <State 70>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_211', ../src/ban.cpp:361) [481]  (2.78 ns)
	'and' operation ('and_ln361_1', ../src/ban.cpp:361) [482]  (0.287 ns)

 <State 71>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', ../src/ban.cpp:350) [492]  (2.78 ns)

 <State 72>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', ../src/ban.cpp:350) [492]  (2.78 ns)
	'and' operation ('and_ln350_1', ../src/ban.cpp:350) [493]  (0.287 ns)

 <State 73>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 74>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_131', ../src/ban.cpp:403) [522]  (2.78 ns)
	'and' operation ('and_ln403_3', ../src/ban.cpp:403) [523]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i605', ../src/ban.cpp:386) with incoming values : ('res_15_loc_load') ('and_ln397_1', ../src/ban.cpp:397) ('and_ln386_1', ../src/ban.cpp:386) [570]  (0.574 ns)

 <State 75>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_185', ../src/ban.cpp:405) [526]  (2.78 ns)
	'and' operation ('and_ln405_1', ../src/ban.cpp:405) [527]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i605', ../src/ban.cpp:386) with incoming values : ('res_15_loc_load') ('and_ln397_1', ../src/ban.cpp:397) ('and_ln386_1', ../src/ban.cpp:386) [570]  (0.574 ns)

 <State 76>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_410_115' [530]  (2.86 ns)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0_i_i605', ../src/ban.cpp:386) with incoming values : ('res_15_loc_load') ('and_ln397_1', ../src/ban.cpp:397) ('and_ln386_1', ../src/ban.cpp:386) [570]  (0.574 ns)

 <State 79>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_128', ../src/ban.cpp:392) [540]  (2.78 ns)
	'and' operation ('and_ln392_1', ../src/ban.cpp:392) [541]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i605', ../src/ban.cpp:386) with incoming values : ('res_15_loc_load') ('and_ln397_1', ../src/ban.cpp:397) ('and_ln386_1', ../src/ban.cpp:386) [570]  (0.574 ns)

 <State 80>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_184', ../src/ban.cpp:394) [544]  (2.78 ns)
	'and' operation ('and_ln394_1', ../src/ban.cpp:394) [545]  (0.287 ns)
	multiplexor before 'phi' operation ('retval_0_i_i605', ../src/ban.cpp:386) with incoming values : ('res_15_loc_load') ('and_ln397_1', ../src/ban.cpp:397) ('and_ln386_1', ../src/ban.cpp:386) [570]  (0.574 ns)

 <State 81>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_209', ../src/ban.cpp:397) [555]  (2.78 ns)

 <State 82>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_209', ../src/ban.cpp:397) [555]  (2.78 ns)
	'and' operation ('and_ln397_1', ../src/ban.cpp:397) [556]  (0.287 ns)

 <State 83>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', ../src/ban.cpp:386) [566]  (2.78 ns)

 <State 84>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', ../src/ban.cpp:386) [566]  (2.78 ns)
	'and' operation ('and_ln386_1', ../src/ban.cpp:386) [567]  (0.287 ns)

 <State 85>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 86>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_126', ../src/ban.cpp:403) [596]  (2.78 ns)
	'and' operation ('and_ln403_1', ../src/ban.cpp:403) [597]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:386) with incoming values : ('res_14_loc_load') ('and_ln397', ../src/ban.cpp:397) ('and_ln386', ../src/ban.cpp:386) [644]  (0.574 ns)

 <State 87>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_183', ../src/ban.cpp:405) [600]  (2.78 ns)
	'and' operation ('and_ln405', ../src/ban.cpp:405) [601]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:386) with incoming values : ('res_14_loc_load') ('and_ln397', ../src/ban.cpp:397) ('and_ln386', ../src/ban.cpp:386) [644]  (0.574 ns)

 <State 88>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_410_1' [604]  (2.86 ns)

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:386) with incoming values : ('res_14_loc_load') ('and_ln397', ../src/ban.cpp:397) ('and_ln386', ../src/ban.cpp:386) [644]  (0.574 ns)

 <State 91>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_123', ../src/ban.cpp:392) [614]  (2.78 ns)
	'and' operation ('and_ln392', ../src/ban.cpp:392) [615]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:386) with incoming values : ('res_14_loc_load') ('and_ln397', ../src/ban.cpp:397) ('and_ln386', ../src/ban.cpp:386) [644]  (0.574 ns)

 <State 92>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_182', ../src/ban.cpp:394) [618]  (2.78 ns)
	'and' operation ('and_ln394', ../src/ban.cpp:394) [619]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:386) with incoming values : ('res_14_loc_load') ('and_ln397', ../src/ban.cpp:397) ('and_ln386', ../src/ban.cpp:386) [644]  (0.574 ns)

 <State 93>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_207', ../src/ban.cpp:397) [629]  (2.78 ns)

 <State 94>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_207', ../src/ban.cpp:397) [629]  (2.78 ns)
	'and' operation ('and_ln397', ../src/ban.cpp:397) [630]  (0.287 ns)

 <State 95>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_74', ../src/ban.cpp:386) [640]  (2.78 ns)

 <State 96>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_74', ../src/ban.cpp:386) [640]  (2.78 ns)
	'and' operation ('and_ln386', ../src/ban.cpp:386) [641]  (0.287 ns)

 <State 97>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 98>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_121', ../src/ban.cpp:367) [669]  (2.78 ns)
	'and' operation ('and_ln367_1', ../src/ban.cpp:367) [670]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:350) with incoming values : ('res_13_loc_load') ('and_ln361', ../src/ban.cpp:361) ('and_ln350', ../src/ban.cpp:350) [717]  (0.574 ns)

 <State 99>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_181', ../src/ban.cpp:369) [673]  (2.78 ns)
	'and' operation ('and_ln369', ../src/ban.cpp:369) [674]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:350) with incoming values : ('res_13_loc_load') ('and_ln361', ../src/ban.cpp:361) ('and_ln350', ../src/ban.cpp:350) [717]  (0.574 ns)

 <State 100>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_374_1' [677]  (2.86 ns)

 <State 101>: 0ns
The critical path consists of the following:

 <State 102>: 0.574ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:350) with incoming values : ('res_13_loc_load') ('and_ln361', ../src/ban.cpp:361) ('and_ln350', ../src/ban.cpp:350) [717]  (0.574 ns)

 <State 103>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_118', ../src/ban.cpp:356) [687]  (2.78 ns)
	'and' operation ('and_ln356', ../src/ban.cpp:356) [688]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:350) with incoming values : ('res_13_loc_load') ('and_ln361', ../src/ban.cpp:361) ('and_ln350', ../src/ban.cpp:350) [717]  (0.574 ns)

 <State 104>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_180', ../src/ban.cpp:358) [691]  (2.78 ns)
	'and' operation ('and_ln358', ../src/ban.cpp:358) [692]  (0.287 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.cpp:350) with incoming values : ('res_13_loc_load') ('and_ln361', ../src/ban.cpp:361) ('and_ln350', ../src/ban.cpp:350) [717]  (0.574 ns)

 <State 105>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_205', ../src/ban.cpp:361) [702]  (2.78 ns)

 <State 106>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_205', ../src/ban.cpp:361) [702]  (2.78 ns)
	'and' operation ('and_ln361', ../src/ban.cpp:361) [703]  (0.287 ns)

 <State 107>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_72', ../src/ban.cpp:350) [713]  (2.78 ns)

 <State 108>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_72', ../src/ban.cpp:350) [713]  (2.78 ns)
	'and' operation ('and_ln350', ../src/ban.cpp:350) [714]  (0.287 ns)

 <State 109>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 110>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_70', ../src/ban.cpp:61) [739]  (2.78 ns)
	'and' operation ('and_ln61_6', ../src/ban.cpp:61) [740]  (0.287 ns)

 <State 111>: 3.26ns
The critical path consists of the following:
	'fcmp' operation ('tmp_116', ../src/ban.cpp:64) [745]  (2.78 ns)
	multiplexor before 'phi' operation ('out', ../src/ban.h:116) with incoming values : ('phitmp77') [753]  (0.476 ns)

 <State 112>: 2.57ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_68_114' [748]  (2.57 ns)

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out', ../src/ban.h:116) with incoming values : ('phitmp77') [753]  (0.476 ns)

 <State 115>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 116>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_67', ../src/ban.cpp:61) [775]  (2.78 ns)
	'and' operation ('and_ln61_4', ../src/ban.cpp:61) [776]  (0.287 ns)

 <State 117>: 3.26ns
The critical path consists of the following:
	'fcmp' operation ('tmp_114', ../src/ban.cpp:64) [781]  (2.78 ns)
	multiplexor before 'phi' operation ('out') with incoming values : ('res_9_loc_load') [788]  (0.476 ns)

 <State 118>: 2.57ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_68_1' [784]  (2.57 ns)

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('res_9_loc_load') [788]  (0.476 ns)

 <State 121>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 122>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret4', ../src/ban.h:113) to 'operator/' [792]  (2.78 ns)

 <State 123>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 124>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [808]  (7.02 ns)

 <State 125>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [808]  (7.02 ns)

 <State 126>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [809]  (7.02 ns)

 <State 127>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', ../src/ban.cpp:77) [817]  (2.78 ns)
	'and' operation ('and_ln77_2', ../src/ban.cpp:77) [818]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:557) ('out_92476_loc_load') ('out_92473_loc_load') [855]  (0.476 ns)

 <State 128>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_84_111' [821]  (0.446 ns)

 <State 129>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [822]  (0 ns)
	'icmp' operation ('icmp_ln92_2', ../src/ban.cpp:92) [824]  (0.991 ns)
	multiplexor before 'phi' operation ('res.num[2]') with incoming values : ('tmp', ../src/ban.cpp:557) ('out_92476_loc_load') [840]  (0.427 ns)

 <State 130>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_92_212' [828]  (0.446 ns)

 <State 131>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln92_2', ../src/ban.cpp:92) [832]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [833]  (0.548 ns)
	'icmp' operation ('icmp_ln104_2', ../src/ban.cpp:104) [837]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [844]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [844]  (0 ns)
	'add' operation ('add_ln104_2', ../src/ban.cpp:104) [847]  (0.548 ns)
	'select' operation ('select_ln104_2', ../src/ban.cpp:104) [848]  (0.208 ns)
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_104_313' [849]  (0.427 ns)

 <State 132>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_104_313' [849]  (1.13 ns)

 <State 133>: 1.27ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:100) [843]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('res.p', ../src/ban.cpp:553) ('tmp', ../src/ban.cpp:100) [858]  (0.476 ns)
	'phi' operation ('tmp') with incoming values : ('res.p', ../src/ban.cpp:553) ('tmp', ../src/ban.cpp:100) [858]  (0 ns)
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)
	'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret15', ../src/ban.h:110) to 'operator+.2' [882]  (7.3 ns)

 <State 135>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 136>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 137>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [910]  (7.02 ns)

 <State 138>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [910]  (7.02 ns)

 <State 139>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [911]  (7.02 ns)

 <State 140>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_44', ../src/ban.cpp:77) [919]  (2.78 ns)
	'and' operation ('and_ln77_1', ../src/ban.cpp:77) [920]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:557) ('res_num_load_10') ('res_num_load_13') [957]  (0.476 ns)

 <State 141>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_84_18' [923]  (0.446 ns)

 <State 142>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_18_loc_load') on local variable 'idx_tmp_18_loc' [924]  (0 ns)
	'icmp' operation ('icmp_ln92_1', ../src/ban.cpp:92) [926]  (0.991 ns)
	multiplexor before 'phi' operation ('res.num[2]') with incoming values : ('tmp', ../src/ban.cpp:557) ('res_num_load_10') [942]  (0.427 ns)

 <State 143>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_92_29' [930]  (0.446 ns)

 <State 144>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln92_1', ../src/ban.cpp:92) [934]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [935]  (0.548 ns)
	'icmp' operation ('icmp_ln104_1', ../src/ban.cpp:104) [939]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [946]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [946]  (0 ns)
	'add' operation ('add_ln104_1', ../src/ban.cpp:104) [949]  (0.548 ns)
	'select' operation ('select_ln104_1', ../src/ban.cpp:104) [950]  (0.208 ns)
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_104_310' [951]  (0.427 ns)

 <State 145>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_104_310' [951]  (1.13 ns)

 <State 146>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret14', ../src/ban.h:106) to 'operator+.2' [971]  (7.3 ns)

 <State 147>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 148>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 149>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret', ../src/ban_interface.cpp:89) to 'operator/.2' [995]  (7.3 ns)

 <State 150>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 151>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [1011]  (7.02 ns)

 <State 152>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [1011]  (7.02 ns)

 <State 153>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:557) [1012]  (7.02 ns)

 <State 154>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_42', ../src/ban.cpp:77) [1020]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [1021]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:557) ('out_87440_loc_load') ('out_87437_loc_load') [1058]  (0.476 ns)

 <State 155>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_84_1' [1024]  (0.446 ns)

 <State 156>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_15_loc_load') on local variable 'idx_tmp_15_loc' [1025]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [1027]  (0.991 ns)
	multiplexor before 'phi' operation ('res.num[2]') with incoming values : ('tmp', ../src/ban.cpp:557) ('out_87440_loc_load') [1043]  (0.427 ns)

 <State 157>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_92_2' [1031]  (0.446 ns)

 <State 158>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [1035]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [1036]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [1040]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1047]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [1047]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [1050]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [1051]  (0.208 ns)
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_104_3' [1052]  (0.427 ns)

 <State 159>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln557', ../src/ban.cpp:557) to 'ban_interface_Pipeline_VITIS_LOOP_104_3' [1052]  (1.13 ns)

 <State 160>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln102', ../src/ban.h:102) [1067]  (0.351 ns)

 <State 161>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret12', ../src/ban.h:102) to 'operator+.2' [1069]  (7.3 ns)

 <State 162>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 163>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret11', ../src/ban_interface.cpp:77) to 'operator+.2' [1078]  (7.3 ns)

 <State 164>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 165>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_335_17' [1095]  (2.86 ns)

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out', ../src/ban.h:98) with incoming values : ('phitmp78') [1160]  (0.476 ns)

 <State 168>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_112', ../src/ban.cpp:328) [1107]  (2.78 ns)
	'and' operation ('and_ln328_3', ../src/ban.cpp:328) [1108]  (0.287 ns)

 <State 169>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_179', ../src/ban.cpp:328) [1111]  (2.78 ns)
	'and' operation ('and_ln328_7', ../src/ban.cpp:328) [1112]  (0.287 ns)

 <State 170>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_203', ../src/ban.cpp:328) [1122]  (2.78 ns)
	'and' operation ('and_ln328_11', ../src/ban.cpp:328) [1123]  (0.287 ns)

 <State 171>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_63', ../src/ban.cpp:321) [1137]  (2.78 ns)
	'and' operation ('and_ln321_3', ../src/ban.cpp:321) [1138]  (0.287 ns)

 <State 172>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_110', ../src/ban.cpp:321) [1141]  (2.78 ns)
	'and' operation ('and_ln321_7', ../src/ban.cpp:321) [1142]  (0.287 ns)

 <State 173>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_178', ../src/ban.cpp:321) [1152]  (2.78 ns)
	'and' operation ('and_ln321_11', ../src/ban.cpp:321) [1153]  (0.287 ns)

 <State 174>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 175>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_335_16' [1172]  (2.86 ns)

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out', ../src/ban.h:97) with incoming values : ('phitmp79') [1237]  (0.476 ns)

 <State 178>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_108', ../src/ban.cpp:328) [1184]  (2.78 ns)
	'and' operation ('and_ln328_2', ../src/ban.cpp:328) [1185]  (0.287 ns)

 <State 179>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_176', ../src/ban.cpp:328) [1188]  (2.78 ns)
	'and' operation ('and_ln328_6', ../src/ban.cpp:328) [1189]  (0.287 ns)

 <State 180>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_201', ../src/ban.cpp:328) [1199]  (2.78 ns)
	'and' operation ('and_ln328_10', ../src/ban.cpp:328) [1200]  (0.287 ns)

 <State 181>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_61', ../src/ban.cpp:321) [1214]  (2.78 ns)
	'and' operation ('and_ln321_2', ../src/ban.cpp:321) [1215]  (0.287 ns)

 <State 182>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_106', ../src/ban.cpp:321) [1218]  (2.78 ns)
	'and' operation ('and_ln321_6', ../src/ban.cpp:321) [1219]  (0.287 ns)

 <State 183>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_175', ../src/ban.cpp:321) [1229]  (2.78 ns)
	'and' operation ('and_ln321_10', ../src/ban.cpp:321) [1230]  (0.287 ns)

 <State 184>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 185>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_335_15' [1249]  (2.86 ns)

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('res_4_loc_load') [1313]  (0.476 ns)

 <State 188>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_104', ../src/ban.cpp:328) [1260]  (2.78 ns)
	'and' operation ('and_ln328_1', ../src/ban.cpp:328) [1261]  (0.287 ns)

 <State 189>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_173', ../src/ban.cpp:328) [1264]  (2.78 ns)
	'and' operation ('and_ln328_5', ../src/ban.cpp:328) [1265]  (0.287 ns)

 <State 190>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_199', ../src/ban.cpp:328) [1275]  (2.78 ns)
	'and' operation ('and_ln328_9', ../src/ban.cpp:328) [1276]  (0.287 ns)

 <State 191>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_59', ../src/ban.cpp:321) [1290]  (2.78 ns)
	'and' operation ('and_ln321_1', ../src/ban.cpp:321) [1291]  (0.287 ns)

 <State 192>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', ../src/ban.cpp:321) [1294]  (2.78 ns)
	'and' operation ('and_ln321_5', ../src/ban.cpp:321) [1295]  (0.287 ns)

 <State 193>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_172', ../src/ban.cpp:321) [1305]  (2.78 ns)
	'and' operation ('and_ln321_9', ../src/ban.cpp:321) [1306]  (0.287 ns)

 <State 194>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 195>: 2.86ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_335_1' [1325]  (2.86 ns)

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0.476ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('res_3_loc_load') [1389]  (0.476 ns)

 <State 198>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_100', ../src/ban.cpp:328) [1336]  (2.78 ns)
	'and' operation ('and_ln328', ../src/ban.cpp:328) [1337]  (0.287 ns)

 <State 199>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_170', ../src/ban.cpp:328) [1340]  (2.78 ns)
	'and' operation ('and_ln328_4', ../src/ban.cpp:328) [1341]  (0.287 ns)

 <State 200>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_197', ../src/ban.cpp:328) [1351]  (2.78 ns)
	'and' operation ('and_ln328_8', ../src/ban.cpp:328) [1352]  (0.287 ns)

 <State 201>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_56', ../src/ban.cpp:321) [1366]  (2.78 ns)
	'and' operation ('and_ln321', ../src/ban.cpp:321) [1367]  (0.287 ns)

 <State 202>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_98', ../src/ban.cpp:321) [1370]  (2.78 ns)
	'and' operation ('and_ln321_4', ../src/ban.cpp:321) [1371]  (0.287 ns)

 <State 203>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_168', ../src/ban.cpp:321) [1381]  (2.78 ns)
	'and' operation ('and_ln321_8', ../src/ban.cpp:321) [1382]  (0.287 ns)

 <State 204>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 205>: 2.57ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_53_14' [1398]  (2.57 ns)

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out', ../src/ban.h:94) with incoming values : ('phitmp80') [1403]  (0.427 ns)

 <State 208>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 209>: 2.57ns
The critical path consists of the following:
	'call' operation ('call_ln9', ../src/ban_interface.cpp:9) to 'ban_interface_Pipeline_VITIS_LOOP_53_1' [1412]  (2.57 ns)

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('res_loc_load') [1416]  (0.427 ns)

 <State 212>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 213>: 2.78ns
The critical path consists of the following:
	'call' operation ('sqrt_ret', ../src/ban_interface.cpp:49) to 'sqrt' [1420]  (2.78 ns)

 <State 214>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_38', ../src/ban.cpp:421) [1436]  (2.78 ns)
	'and' operation ('and_ln421', ../src/ban.cpp:421) [1437]  (0.287 ns)
	'select' operation ('select_ln421', ../src/ban.cpp:421) [1444]  (0.449 ns)

 <State 215>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 216>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_54', ../src/ban.cpp:61) [1476]  (2.78 ns)
	'and' operation ('and_ln61_2', ../src/ban.cpp:61) [1477]  (0.287 ns)

 <State 217>: 5.01ns
The critical path consists of the following:
	'fcmp' operation ('tmp_96', ../src/ban.cpp:61) [1491]  (2.78 ns)
	'and' operation ('and_ln61_12', ../src/ban.cpp:61) [1492]  (0.287 ns)
	blocking operation 1.95 ns on control path)

 <State 218>: 0.476ns
The critical path consists of the following:
	'call' operation ('call_ret18', ../src/ban.cpp:208) to 'mul_body' [1495]  (0.476 ns)

 <State 219>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 220>: 1.1ns
The critical path consists of the following:
	'call' operation ('call_ret9', ../src/ban.h:78) to 'operator+.1' [1537]  (1.1 ns)

 <State 221>: 3.21ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban_interface.cpp:25) to 'operator/.1' [1549]  (3.21 ns)

 <State 222>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 223>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_51', ../src/ban.cpp:61) [1569]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [1570]  (0.287 ns)

 <State 224>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_94', ../src/ban.cpp:61) [1584]  (2.78 ns)
	'and' operation ('and_ln61_11', ../src/ban.cpp:61) [1585]  (0.287 ns)

 <State 225>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret17', ../src/ban.cpp:208) to 'mul_body' [1588]  (1.95 ns)

 <State 226>: 0.476ns
The critical path consists of the following:
	'call' operation ('call_ret17', ../src/ban.cpp:208) to 'mul_body' [1588]  (0.476 ns)

 <State 227>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 228>: 3.56ns
The critical path consists of the following:
	'xor' operation ('xor_ln159_3', ../src/ban.cpp:159) [1609]  (0.351 ns)
	'call' operation ('call_ret8', ../src/ban.h:75) to 'operator+.3' [1615]  (3.21 ns)

 <State 229>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 230>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln169', ../src/ban_interface.cpp:169) ('zext_ln165', ../src/ban_interface.cpp:165) ('zext_ln161', ../src/ban_interface.cpp:161) ('zext_ln157', ../src/ban_interface.cpp:157) ('zext_ln153', ../src/ban_interface.cpp:153) ('zext_ln149', ../src/ban_interface.cpp:149) ('zext_ln145', ../src/ban_interface.cpp:145) ('zext_ln141', ../src/ban_interface.cpp:141) ('zext_ln137', ../src/ban_interface.cpp:137) ('zext_ln133', ../src/ban_interface.cpp:133) ('zext_ln129', ../src/ban_interface.cpp:129) ('zext_ln125', ../src/ban_interface.cpp:125) ('out', ../src/ban_interface.cpp:121) ('out', ../src/ban_interface.cpp:117) ('out', ../src/ban_interface.cpp:113) ('out', ../src/ban_interface.cpp:109) ('out', ../src/ban_interface.cpp:89) ('out', ../src/ban_interface.cpp:85) ('out', ../src/ban_interface.cpp:81) ('out', ../src/ban_interface.cpp:77) ('zext_ln73', ../src/ban_interface.cpp:73) ('zext_ln69_6', ../src/ban_interface.cpp:69) ('zext_ln65', ../src/ban_interface.cpp:65) ('zext_ln61', ../src/ban_interface.cpp:61) ('zext_ln57', ../src/ban_interface.cpp:57) ('zext_ln53', ../src/ban_interface.cpp:53) ('out', ../src/ban_interface.cpp:49) ('out', ../src/ban_interface.cpp:45) ('out', ../src/ban_interface.cpp:25) ('out', ../src/ban_interface.cpp:21) ('out', ../src/ban_interface.cpp:17) ('out', ../src/ban_interface.cpp:13) ('out', ../src/ban_interface.cpp:9) [1646]  (0.796 ns)

 <State 231>: 3.21ns
The critical path consists of the following:
	'call' operation ('call_ret7', ../src/ban_interface.cpp:9) to 'operator+.1' [1637]  (3.21 ns)

 <State 232>: 1.1ns
The critical path consists of the following:
	'call' operation ('call_ret7', ../src/ban_interface.cpp:9) to 'operator+.1' [1637]  (1.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
