<<<<<<< HEAD
vlib work
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:55:06 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_pkg.vhd 
=======
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:20:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
<<<<<<< HEAD
# -- Compiling package fft_pkg
# End time: 23:55:06 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:55:09 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/fft_top.vhd 
=======
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:20:31 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:21:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
<<<<<<< HEAD
# -- Loading package fft_pkg
# -- Compiling entity fft_top
# -- Compiling architecture fft_top_arch of fft_top
# End time: 23:55:10 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:55:11 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
=======
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(30): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(38): near "complex_mult_arch": (vcom-1576) expecting IF.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(10): near "is": (vcom-1576) expecting ';'.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(17): near "in": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(19): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(19): near "out": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(20): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(20): near "out": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(23): Labels do not match: 'complex_mult_arch' and 'complex_mult'.
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(23): VHDL Compiler exiting
# End time: 10:21:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:22:05 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:22:05 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:22:33 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
<<<<<<< HEAD
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 23:55:11 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:55:17 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd 
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:22:34 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
<<<<<<< HEAD
# -- Compiling architecture complex_mult_arch of complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(30): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(38): near "complex_mult_arch": (vcom-1576) expecting IF.
# End time: 23:55:18 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:55:21 on Oct 11,2017
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:23:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:28 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(14): near "port": (vcom-1576) expecting ';'.
# End time: 23:55:22 on Oct 11,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:55:26 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(16): near "port": (vcom-1576) expecting ';'.
# End time: 10:23:29 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:38 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(14): near "port": (vcom-1576) expecting ';'.
# End time: 23:55:26 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:58:12 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:23:38 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:23:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(13): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 23:58:12 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:58:16 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd 
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:23:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:24:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
<<<<<<< HEAD
# -- Compiling architecture complex_mult_arch of complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(30): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(32): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(33): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_subtractor.vhd(38): near "complex_mult_arch": (vcom-1576) expecting IF.
# End time: 23:58:16 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:58:19 on Oct 11,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 10:24:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:24:32 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
<<<<<<< HEAD
# -- Compiling entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 23:58:19 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:59:31 on Oct 11,2017
=======
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(36): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(38): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(42): VHDL Compiler exiting
# End time: 10:24:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vsim work.complex_mult
# vsim work.complex_mult 
# Start time: 10:25:41 on Oct 12,2017
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/will/DSP/HW6/lab_6/run/work.complex_mult' has no architecture.
# Error loading design
# End time: 10:25:41 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:25:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 10:25:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:26:06 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 10:26:06 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:26:51 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 10:26:52 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:36:10 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(15): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 23:59:31 on Oct 11,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:00:13 on Oct 12,2017
=======
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:36:11 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:36:45 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(36): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(36): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(37): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(37): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(38): near "then": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(40): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(40): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): near "complex_addsub_arch": (vcom-1576) expecting IF.
# End time: 00:00:14 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 11, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:00:50 on Oct 12,2017
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:36:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:46:20 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(36): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(36): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(37): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(37): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(38): near "then": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(40): (vcom-1581) No feasible entries for infix operator '-'.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(40): Type error resolving infix expression "-" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): near "complex_addsub_arch": (vcom-1576) expecting IF.
# End time: 00:00:50 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:03:18 on Oct 12,2017
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:46:20 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:46:54 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(38): near "then": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): near "complex_addsub_arch": (vcom-1576) expecting IF.
# End time: 00:03:18 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:04:09 on Oct 12,2017
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:46:54 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:48:19 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
<<<<<<< HEAD
# End time: 00:04:09 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:07:14 on Oct 12,2017
=======
# End time: 10:48:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:48:31 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
<<<<<<< HEAD
# End time: 00:07:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:07:16 on Oct 12,2017
=======
# End time: 10:48:31 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:49:10 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 00:07:16 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:08:55 on Oct 12,2017
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:49:10 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:49:25 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 00:08:56 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:09:24 on Oct 12,2017
=======
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 10:49:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:49:43 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
<<<<<<< HEAD
# End time: 00:09:24 on Oct 12,2017, Elapsed time: 0:00:00
=======
# End time: 10:49:43 on Oct 12,2017, Elapsed time: 0:00:00
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
<<<<<<< HEAD
# Start time: 00:09:41 on Oct 12,2017
=======
# Start time: 11:02:00 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
<<<<<<< HEAD
# End time: 00:09:41 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:09:53 on Oct 12,2017
=======
# ** Warning: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(43): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 11:02:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:02:15 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(34): Illegal concurrent statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(44): VHDL Compiler exiting
# End time: 00:09:53 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 00:11:55 on Oct 12,2017
=======
# ** Warning: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(43): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 11:02:15 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:02:43 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Warning: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(43): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 11:02:43 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:07:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_addsub
# -- Compiling architecture complex_addsub_arch of complex_addsub
# ** Warning: /home/will/DSP/HW6/lab_6/src/complex_addsub.vhd(43): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 11:07:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:11:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(14): near "port": (vcom-1576) expecting ';'.
# End time: 11:11:00 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:11:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(32): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:11:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:11:39 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(47): near "Mult_stage": (vcom-1576) expecting BEGIN.
# End time: 11:11:39 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:12:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(61): Statement cannot be labeled.
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(63): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(75): Statement cannot be labeled.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(77): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): Statement cannot be labeled.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(116): VHDL Compiler exiting
# End time: 11:12:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:12:47 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(73): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(88): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(116): VHDL Compiler exiting
# End time: 11:12:47 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:12:57 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(13): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 11:12:57 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:13:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd(13): near ")": (vcom-1576) expecting FUNCTION or PROCEDURE or IMPURE or PURE.
# End time: 11:13:13 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:13:23 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 11:13:23 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:13:27 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(59): (vcom-1027) Number of positional association elements (5) exceeds number of formals (4).
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(73): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(88): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(116): VHDL Compiler exiting
# End time: 11:13:27 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:15:00 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(59): (vcom-1027) Number of positional association elements (5) exceeds number of formals (4).
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(73): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(88): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(100): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(116): VHDL Compiler exiting
# End time: 11:15:01 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 16, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:15:08 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(59): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(89): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(91): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(91): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(101): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(101): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:15:08 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:15:43 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "w".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): (vcom-1484) Unknown formal identifier "s".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(53): (vcom-1035) Formal port "a_real" has OPEN or no actual associated with it.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(53): (vcom-1035) Formal port "a_imag" has OPEN or no actual associated with it.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(54): near "port": syntax error
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(89): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(91): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(91): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(101): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(101): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:15:43 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:18:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(53): near ")": syntax error
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(62): Statement cannot be labeled.
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(89): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(91): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(91): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(101): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(101): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:18:01 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:18:37 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(53): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(53): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(60): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(75): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(92): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(92): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(102): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(102): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(118): VHDL Compiler exiting
# End time: 11:18:37 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:18:52 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(54): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(54): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(62): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# -- Loading entity complex_addsub
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(77): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(92): (vcom-1027) Number of positional association elements (7) exceeds number of formals (6).
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(94): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(94): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eight_right_shift.
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(104): (vcom-1195) Cannot find expanded name "work.eight_right_shift".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(104): Unknown expanded name.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(120): VHDL Compiler exiting
# End time: 11:18:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:20:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(54): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(54): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(62): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(67): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(120): VHDL Compiler exiting
# End time: 11:20:45 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:21:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:21:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:21:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:21:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:21:49 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:21:49 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:21:54 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:21:54 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:21:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(52): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:21:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:22:01 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(51): (vcom-1027) Number of positional association elements (3) exceeds number of formals (1).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(59): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(64): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(117): VHDL Compiler exiting
# End time: 11:22:01 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:22:14 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(50): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(57): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(62): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(115): VHDL Compiler exiting
# End time: 11:22:14 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:24:45 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(48): near ")": (vcom-1576) expecting ':'.
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(64): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(64): (vcom-1484) Unknown formal identifier "n".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(71): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(76): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(129): VHDL Compiler exiting
# End time: 11:24:46 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:24:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(48): near ")": (vcom-1576) expecting ':'.
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(64): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(64): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(71): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(76): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(129): VHDL Compiler exiting
# End time: 11:24:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:25:19 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(48): near ")": (vcom-1576) expecting ':'.
# End time: 11:25:19 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:06 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(45): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:27:06 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:21 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(61): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(61): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(68): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(73): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(126): VHDL Compiler exiting
# End time: 11:27:21 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:50 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(61): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(61): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(68): (vcom-1027) Number of positional association elements (6) exceeds number of formals (4).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(71): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(82): VHDL Compiler exiting
# End time: 11:27:50 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:29:52 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/eight_right_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eight_right_shift
# -- Compiling architecture eight_right_shift_arch of eight_right_shift
# End time: 11:29:52 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:29:56 on Oct 12,2017
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/complex_mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity complex_mult
<<<<<<< HEAD
# ** Error: /home/will/DSP/HW6/lab_6/src/complex_mult.vhd(16): near "port": (vcom-1576) expecting ';'.
# End time: 00:11:55 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
=======
# -- Compiling architecture complex_mult_arch of complex_mult
# End time: 11:29:56 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:29:58 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(61): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(61): (vcom-1484) Unknown formal identifier "n_mult".
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(71): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(82): VHDL Compiler exiting
# End time: 11:29:58 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:30:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(71): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(82): VHDL Compiler exiting
# End time: 11:30:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:30:46 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(38): near "generic": syntax error
# End time: 11:30:46 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:31:05 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(38): near "generic": syntax error
# End time: 11:31:05 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:31:32 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(38): near "generic": syntax error
# End time: 11:31:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:32:13 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(40): Expecting a type name, found generic "n" instead.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(40): Bad resolution function (INTEGER) for type (error).
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(40): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 11:32:13 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:32:23 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(39): near ",": (vcom-1576) expecting ';' or ')'.
# End time: 11:32:23 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:43:52 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(39): near ",": (vcom-1576) expecting ';' or ')'.
# End time: 11:43:53 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:44:12 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(75): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(86): VHDL Compiler exiting
# End time: 11:44:12 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:45:24 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Warning: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(77): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(79): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(90): VHDL Compiler exiting
# End time: 11:45:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:47:25 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(73): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(84): VHDL Compiler exiting
# End time: 11:47:25 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:06 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(71): Integer literal 0 is not of type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(72): Integer literal 0 is not of type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(73): Integer literal 0 is not of type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(74): Integer literal 0 is not of type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(76): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(87): VHDL Compiler exiting
# End time: 11:54:06 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:54:28 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(76): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(87): VHDL Compiler exiting
# End time: 11:54:28 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:30 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# -- Loading entity complex_mult
# ** Error (suppressible): /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(57): (vcom-1141) Identifier "complex_mult" does not identify a component declaration.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(76): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(87): VHDL Compiler exiting
# End time: 11:55:30 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:44 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(76): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(87): VHDL Compiler exiting
# End time: 11:55:44 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:55:50 on Oct 12,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity butterfly_st1
# -- Compiling architecture butterfly_st1_arch of butterfly_st1
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(76): near ",": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /home/will/DSP/HW6/lab_6/src/butterfly_st1.vhd(87): VHDL Compiler exiting
# End time: 11:55:50 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
>>>>>>> bbac3ca9d36643465fc511af2df41bce27594046
