Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 07:52:42 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v1_timing_summary_routed.rpt -pb v1_timing_summary_routed.pb -rpx v1_timing_summary_routed.rpx -warn_on_violation
| Design       : v1
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                190         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-20  Warning           Non-clocked latch                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (216)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (321)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (216)
--------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clock/clk_100hz_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: relase_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mytank_control/shell_sht_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (321)
--------------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.456        0.000                      0                  163        0.152        0.000                      0                  163        7.000        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.456        0.000                      0                  163        0.152        0.000                      0                  163        9.601        0.000                       0                    72  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.663ns  (logic 5.098ns (40.260%)  route 7.565ns (59.740%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           1.189     8.130    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     8.918 r  u_driver_VGA/addra_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.918    u_driver_VGA/addra_reg[4]_i_7_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.252 f  u_driver_VGA/addra_reg[12]_i_14/O[1]
                         net (fo=5, routed)           0.494     9.745    A[6]
    SLICE_X13Y1          LUT1 (Prop_lut1_I0_O)        0.303    10.048 r  addra[8]_i_27/O
                         net (fo=1, routed)           0.000    10.048    u_driver_VGA/addra_reg[8]_i_5_0[1]
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.598 r  u_driver_VGA/addra_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.598    u_driver_VGA/addra_reg[8]_i_9_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.932 r  u_driver_VGA/addra_reg[12]_i_9/O[1]
                         net (fo=2, routed)           0.466    11.399    u_driver_VGA_n_65
    SLICE_X10Y2          LUT2 (Prop_lut2_I0_O)        0.303    11.702 r  addra[12]_i_12/O
                         net (fo=1, routed)           0.000    11.702    u_driver_VGA/addra_reg[12][1]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.345 r  u_driver_VGA/addra_reg[12]_i_5/O[3]
                         net (fo=4, routed)           0.843    13.188    mytank_display/addra_reg[12]_3[3]
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.307    13.495 r  mytank_display/addra[12]_i_3/O
                         net (fo=1, routed)           0.615    14.110    u_mytank_control/addra_reg[12]_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I1_O)        0.124    14.234 r  u_mytank_control/addra[12]_i_1/O
                         net (fo=1, routed)           0.000    14.234    mytank_display/D[12]
    SLICE_X4Y2           FDRE                                         r  mytank_display/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518    21.723    mytank_display/clk_out1
    SLICE_X4Y2           FDRE                                         r  mytank_display/addra_reg[12]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.031    21.690    mytank_display/addra_reg[12]
  -------------------------------------------------------------------
                         required time                         21.690    
                         arrival time                         -14.234    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.567ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.545ns  (logic 4.514ns (35.983%)  route 8.031ns (64.017%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 21.656 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 r  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 f  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.757     7.251    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.152     7.403 r  u_driver_VGA/VGA_data[7]_i_106/O
                         net (fo=5, routed)           1.112     8.515    u_driver_VGA/addra[12]_i_42_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.756     9.271 f  u_driver_VGA/addra_reg[12]_i_19/O[1]
                         net (fo=5, routed)           0.744    10.015    C[6]
    SLICE_X9Y1           LUT1 (Prop_lut1_I0_O)        0.303    10.318 r  addra[8]_i_31/O
                         net (fo=1, routed)           0.000    10.318    u_driver_VGA/addra_reg[8]_i_8_0[1]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.868 r  u_driver_VGA/addra_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.868    u_driver_VGA/addra_reg[8]_i_20_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.090 r  u_driver_VGA/addra_reg[12]_i_24/O[0]
                         net (fo=2, routed)           0.602    11.692    u_driver_VGA_n_80
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.299    11.991 r  addra[12]_i_28/O
                         net (fo=1, routed)           0.000    11.991    u_driver_VGA/addra[9]_i_4[0]
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.535 r  u_driver_VGA/addra_reg[12]_i_8/O[2]
                         net (fo=1, routed)           0.606    13.141    mytank_display/addra0[6]
    SLICE_X14Y1          LUT6 (Prop_lut6_I2_O)        0.301    13.442 r  mytank_display/addra[11]_i_4/O
                         net (fo=1, routed)           0.550    13.992    u_mytank_control/addra_reg[11]_1
    SLICE_X12Y0          LUT6 (Prop_lut6_I3_O)        0.124    14.116 r  u_mytank_control/addra[11]_i_1/O
                         net (fo=1, routed)           0.000    14.116    mytank_display/D[11]
    SLICE_X12Y0          FDRE                                         r  mytank_display/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.451    21.656    mytank_display/clk_out1
    SLICE_X12Y0          FDRE                                         r  mytank_display/addra_reg[11]/C
                         clock pessimism              0.093    21.749    
                         clock uncertainty           -0.144    21.606    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.077    21.683    mytank_display/addra_reg[11]
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  7.567    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.412ns  (logic 4.597ns (37.037%)  route 7.815ns (62.963%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.282 r  u_driver_VGA/addra_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.282    u_driver_VGA/addra_reg[4]_i_10_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  u_driver_VGA/addra_reg[8]_i_9/O[1]
                         net (fo=2, routed)           0.466    11.082    u_driver_VGA/addra_reg[8]_i_9_n_6
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.303    11.385 r  u_driver_VGA/addra[8]_i_12/O
                         net (fo=1, routed)           0.000    11.385    u_driver_VGA/addra[8]_i_12_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.963 r  u_driver_VGA/addra_reg[8]_i_5/O[2]
                         net (fo=4, routed)           0.921    12.884    u_driver_VGA/addra[8]_i_13_0[2]
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.301    13.185 r  u_driver_VGA/addra[7]_i_3/O
                         net (fo=1, routed)           0.674    13.859    u_driver_VGA/addra[7]_i_3_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  u_driver_VGA/addra[7]_i_1/O
                         net (fo=1, routed)           0.000    13.983    mytank_display/D[7]
    SLICE_X4Y1           FDRE                                         r  mytank_display/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518    21.723    mytank_display/clk_out1
    SLICE_X4Y1           FDRE                                         r  mytank_display/addra_reg[7]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)        0.029    21.688    mytank_display/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.299ns  (logic 4.668ns (37.955%)  route 7.631ns (62.045%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.282 r  u_driver_VGA/addra_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.282    u_driver_VGA/addra_reg[4]_i_10_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  u_driver_VGA/addra_reg[8]_i_9/O[1]
                         net (fo=2, routed)           0.466    11.082    u_driver_VGA/addra_reg[8]_i_9_n_6
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.303    11.385 r  u_driver_VGA/addra[8]_i_12/O
                         net (fo=1, routed)           0.000    11.385    u_driver_VGA/addra[8]_i_12_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.028 r  u_driver_VGA/addra_reg[8]_i_5/O[3]
                         net (fo=4, routed)           0.978    13.006    mytank_display/addra_reg[8]_0[3]
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.307    13.313 r  mytank_display/addra[8]_i_4/O
                         net (fo=1, routed)           0.433    13.746    u_driver_VGA/addra_reg[8]
    SLICE_X5Y1           LUT6 (Prop_lut6_I3_O)        0.124    13.870 r  u_driver_VGA/addra[8]_i_1/O
                         net (fo=1, routed)           0.000    13.870    mytank_display/D[8]
    SLICE_X5Y1           FDRE                                         r  mytank_display/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518    21.723    mytank_display/clk_out1
    SLICE_X5Y1           FDRE                                         r  mytank_display/addra_reg[8]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)        0.029    21.688    mytank_display/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 4.765ns (38.918%)  route 7.479ns (61.082%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.282 r  u_driver_VGA/addra_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.282    u_driver_VGA/addra_reg[4]_i_10_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  u_driver_VGA/addra_reg[8]_i_9/O[1]
                         net (fo=2, routed)           0.466    11.082    u_driver_VGA/addra_reg[8]_i_9_n_6
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.303    11.385 r  u_driver_VGA/addra[8]_i_12/O
                         net (fo=1, routed)           0.000    11.385    u_driver_VGA/addra[8]_i_12_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.918 r  u_driver_VGA/addra_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.918    u_driver_VGA/addra_reg[8]_i_5_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.137 r  u_driver_VGA/addra_reg[12]_i_5/O[0]
                         net (fo=4, routed)           0.856    12.993    mytank_display/addra_reg[12]_3[0]
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.295    13.288 r  mytank_display/addra[9]_i_4/O
                         net (fo=1, routed)           0.403    13.691    u_mytank_control/addra_reg[9]_1
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.815 r  u_mytank_control/addra[9]_i_1/O
                         net (fo=1, routed)           0.000    13.815    mytank_display/D[9]
    SLICE_X5Y2           FDRE                                         r  mytank_display/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518    21.723    mytank_display/clk_out1
    SLICE_X5Y2           FDRE                                         r  mytank_display/addra_reg[9]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.029    21.688    mytank_display/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.205ns  (logic 4.880ns (39.982%)  route 7.325ns (60.018%))
  Logic Levels:           13  (CARRY4=5 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.282 r  u_driver_VGA/addra_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.282    u_driver_VGA/addra_reg[4]_i_10_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  u_driver_VGA/addra_reg[8]_i_9/O[1]
                         net (fo=2, routed)           0.466    11.082    u_driver_VGA/addra_reg[8]_i_9_n_6
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.303    11.385 r  u_driver_VGA/addra[8]_i_12/O
                         net (fo=1, routed)           0.000    11.385    u_driver_VGA/addra[8]_i_12_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.918 r  u_driver_VGA/addra_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.918    u_driver_VGA/addra_reg[8]_i_5_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.241 r  u_driver_VGA/addra_reg[12]_i_5/O[1]
                         net (fo=4, routed)           0.500    12.741    mytank_display/addra_reg[12]_3[1]
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.306    13.047 r  mytank_display/addra[10]_i_3/O
                         net (fo=1, routed)           0.606    13.653    u_mytank_control/addra_reg[10]_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124    13.777 r  u_mytank_control/addra[10]_i_1/O
                         net (fo=1, routed)           0.000    13.777    mytank_display/D[10]
    SLICE_X8Y3           FDRE                                         r  mytank_display/addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.450    21.655    mytank_display/clk_out1
    SLICE_X8Y3           FDRE                                         r  mytank_display/addra_reg[10]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)        0.077    21.668    mytank_display/addra_reg[10]
  -------------------------------------------------------------------
                         required time                         21.668    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.201ns  (logic 4.438ns (36.375%)  route 7.763ns (63.625%))
  Logic Levels:           12  (CARRY4=4 LUT1=2 LUT2=2 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.174 f  u_driver_VGA/addra_reg[4]_i_10/O[1]
                         net (fo=2, routed)           0.466    10.640    u_driver_VGA/addra_reg[4]_i_10_n_6
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.303    10.943 r  u_driver_VGA/addra[4]_i_13/O
                         net (fo=1, routed)           0.000    10.943    u_driver_VGA/addra[4]_i_13_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.476 r  u_driver_VGA/addra_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.476    u_driver_VGA/addra_reg[4]_i_5_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.799 r  u_driver_VGA/addra_reg[8]_i_5/O[1]
                         net (fo=4, routed)           0.873    12.672    u_driver_VGA/addra[8]_i_13_0[1]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.306    12.978 r  u_driver_VGA/addra[6]_i_3/O
                         net (fo=1, routed)           0.670    13.648    u_driver_VGA/addra[6]_i_3_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I1_O)        0.124    13.772 r  u_driver_VGA/addra[6]_i_1/O
                         net (fo=1, routed)           0.000    13.772    mytank_display/D[6]
    SLICE_X6Y1           FDRE                                         r  mytank_display/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518    21.723    mytank_display/clk_out1
    SLICE_X6Y1           FDRE                                         r  mytank_display/addra_reg[6]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)        0.081    21.740    mytank_display/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.740    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.847ns  (logic 4.226ns (35.672%)  route 7.621ns (64.328%))
  Logic Levels:           11  (CARRY4=3 LUT1=2 LUT2=2 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.174 f  u_driver_VGA/addra_reg[4]_i_10/O[1]
                         net (fo=2, routed)           0.466    10.640    u_driver_VGA/addra_reg[4]_i_10_n_6
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.303    10.943 r  u_driver_VGA/addra[4]_i_13/O
                         net (fo=1, routed)           0.000    10.943    u_driver_VGA/addra[4]_i_13_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.586 r  u_driver_VGA/addra_reg[4]_i_5/O[3]
                         net (fo=4, routed)           0.727    12.313    u_driver_VGA/addra_reg[4]_i_5_n_4
    SLICE_X4Y2           LUT6 (Prop_lut6_I5_O)        0.307    12.620 r  u_driver_VGA/addra[4]_i_3/O
                         net (fo=1, routed)           0.674    13.294    u_driver_VGA/addra[4]_i_3_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I1_O)        0.124    13.418 r  u_driver_VGA/addra[4]_i_1/O
                         net (fo=1, routed)           0.000    13.418    mytank_display/D[4]
    SLICE_X4Y2           FDRE                                         r  mytank_display/addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518    21.723    mytank_display/clk_out1
    SLICE_X4Y2           FDRE                                         r  mytank_display/addra_reg[4]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.029    21.688    mytank_display/addra_reg[4]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 4.323ns (37.334%)  route 7.256ns (62.666%))
  Logic Levels:           12  (CARRY4=4 LUT1=2 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 21.657 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.174 f  u_driver_VGA/addra_reg[4]_i_10/O[1]
                         net (fo=2, routed)           0.466    10.640    u_driver_VGA/addra_reg[4]_i_10_n_6
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.303    10.943 r  u_driver_VGA/addra[4]_i_13/O
                         net (fo=1, routed)           0.000    10.943    u_driver_VGA/addra[4]_i_13_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.476 r  u_driver_VGA/addra_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.476    u_driver_VGA/addra_reg[4]_i_5_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.695 r  u_driver_VGA/addra_reg[8]_i_5/O[0]
                         net (fo=4, routed)           0.604    12.299    mytank_display/addra_reg[8]_0[0]
    SLICE_X11Y0          LUT6 (Prop_lut6_I5_O)        0.295    12.594 r  mytank_display/addra[5]_i_4/O
                         net (fo=1, routed)           0.433    13.027    u_driver_VGA/addra_reg[5]
    SLICE_X11Y0          LUT6 (Prop_lut6_I3_O)        0.124    13.151 r  u_driver_VGA/addra[5]_i_1/O
                         net (fo=1, routed)           0.000    13.151    mytank_display/D[5]
    SLICE_X11Y0          FDRE                                         r  mytank_display/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.452    21.657    mytank_display/clk_out1
    SLICE_X11Y0          FDRE                                         r  mytank_display/addra_reg[5]/C
                         clock pessimism              0.079    21.736    
                         clock uncertainty           -0.144    21.593    
    SLICE_X11Y0          FDRE (Setup_fdre_C_D)        0.029    21.622    mytank_display/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  8.471    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.640ns  (logic 4.155ns (35.697%)  route 7.485ns (64.303%))
  Logic Levels:           11  (CARRY4=3 LUT1=2 LUT2=2 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.569     1.571    u_driver_VGA/clk_out1
    SLICE_X14Y3          FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=9, routed)           0.995     3.044    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X13Y4          LUT2 (Prop_lut2_I0_O)        0.329     3.373 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.421     3.795    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.332     4.127 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           1.243     5.370    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.494 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=81, routed)          1.298     6.792    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X5Y4           LUT2 (Prop_lut2_I1_O)        0.149     6.941 r  u_driver_VGA/addra[0]_i_5/O
                         net (fo=8, routed)           0.748     7.689    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.718     8.407 f  u_driver_VGA/addra_reg[1]_i_6/O[0]
                         net (fo=5, routed)           1.048     9.455    u_driver_VGA/A[0]
    SLICE_X13Y0          LUT1 (Prop_lut1_I0_O)        0.295     9.750 r  u_driver_VGA/addra[4]_i_40/O
                         net (fo=1, routed)           0.000     9.750    u_driver_VGA/addra[4]_i_40_n_0
    SLICE_X13Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.174 f  u_driver_VGA/addra_reg[4]_i_10/O[1]
                         net (fo=2, routed)           0.466    10.640    u_driver_VGA/addra_reg[4]_i_10_n_6
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.303    10.943 r  u_driver_VGA/addra[4]_i_13/O
                         net (fo=1, routed)           0.000    10.943    u_driver_VGA/addra[4]_i_13_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.521 r  u_driver_VGA/addra_reg[4]_i_5/O[2]
                         net (fo=4, routed)           0.862    12.383    u_driver_VGA/addra_reg[4]_i_5_n_5
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.301    12.684 r  u_driver_VGA/addra[3]_i_4/O
                         net (fo=1, routed)           0.403    13.087    u_driver_VGA/addra[3]_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I3_O)        0.124    13.211 r  u_driver_VGA/addra[3]_i_1/O
                         net (fo=1, routed)           0.000    13.211    mytank_display/D[3]
    SLICE_X7Y0           FDRE                                         r  mytank_display/addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518    21.723    mytank_display/clk_out1
    SLICE_X7Y0           FDRE                                         r  mytank_display/addra_reg[3]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)        0.029    21.688    mytank_display/addra_reg[3]
  -------------------------------------------------------------------
                         required time                         21.688    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  8.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.593     0.595    mytank_display/clk_out1
    SLICE_X5Y3           FDRE                                         r  mytank_display/douta0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mytank_display/douta0_reg[7]/Q
                         net (fo=1, routed)           0.116     0.852    mytank_display/douta0[7]
    SLICE_X3Y3           FDSE                                         r  mytank_display/VGA_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.866     0.868    mytank_display/clk_out1
    SLICE_X3Y3           FDSE                                         r  mytank_display/VGA_data_reg[7]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X3Y3           FDSE (Hold_fdse_C_D)         0.066     0.700    mytank_display/VGA_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594     0.596    mytank_display/clk_out1
    SLICE_X6Y2           FDRE                                         r  mytank_display/douta0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  mytank_display/douta0_reg[1]/Q
                         net (fo=1, routed)           0.083     0.843    mytank_display/douta0[1]
    SLICE_X7Y2           FDSE                                         r  mytank_display/VGA_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.865     0.867    mytank_display/clk_out1
    SLICE_X7Y2           FDSE                                         r  mytank_display/VGA_data_reg[1]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X7Y2           FDSE (Hold_fdse_C_D)         0.055     0.664    mytank_display/VGA_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594     0.596    mytank_display/clk_out1
    SLICE_X6Y2           FDRE                                         r  mytank_display/douta0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  mytank_display/douta0_reg[4]/Q
                         net (fo=1, routed)           0.082     0.842    mytank_display/douta0[4]
    SLICE_X7Y2           FDSE                                         r  mytank_display/VGA_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.865     0.867    mytank_display/clk_out1
    SLICE_X7Y2           FDSE                                         r  mytank_display/VGA_data_reg[4]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X7Y2           FDSE (Hold_fdse_C_D)         0.051     0.660    mytank_display/VGA_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.483%)  route 0.262ns (61.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594     0.596    mytank_display/clk_out1
    SLICE_X6Y1           FDRE                                         r  mytank_display/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  mytank_display/addra_reg[6]/Q
                         net (fo=3, routed)           0.262     1.022    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878     0.880    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.646    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.829    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.593     0.595    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X4Y5           FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.127     0.863    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X4Y5           FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.864     0.866    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X4Y5           FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.066     0.661    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.943%)  route 0.300ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594     0.596    mytank_display/clk_out1
    SLICE_X5Y1           FDRE                                         r  mytank_display/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.737 r  mytank_display/addra_reg[8]/Q
                         net (fo=3, routed)           0.300     1.037    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878     0.880    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.646    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.829    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.593     0.595    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X4Y5           FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.137     0.873    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X4Y5           FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.864     0.866    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X4Y5           FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.070     0.665    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.593     0.595    mytank_display/clk_out1
    SLICE_X5Y3           FDRE                                         r  mytank_display/douta0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mytank_display/douta0_reg[6]/Q
                         net (fo=1, routed)           0.177     0.912    mytank_display/douta0[6]
    SLICE_X3Y3           FDSE                                         r  mytank_display/VGA_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.866     0.868    mytank_display/clk_out1
    SLICE_X3Y3           FDSE                                         r  mytank_display/VGA_data_reg[6]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X3Y3           FDSE (Hold_fdse_C_D)         0.070     0.704    mytank_display/VGA_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.925%)  route 0.173ns (55.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.593     0.595    mytank_display/clk_out1
    SLICE_X4Y4           FDRE                                         r  mytank_display/douta0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mytank_display/douta0_reg[11]/Q
                         net (fo=1, routed)           0.173     0.908    mytank_display/douta0[11]
    SLICE_X3Y4           FDSE                                         r  mytank_display/VGA_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.866     0.868    mytank_display/clk_out1
    SLICE_X3Y4           FDSE                                         r  mytank_display/VGA_data_reg[11]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X3Y4           FDSE (Hold_fdse_C_D)         0.066     0.700    mytank_display/VGA_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.593     0.595    mytank_display/clk_out1
    SLICE_X4Y4           FDRE                                         r  mytank_display/douta0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  mytank_display/douta0_reg[10]/Q
                         net (fo=1, routed)           0.180     0.916    mytank_display/douta0[10]
    SLICE_X3Y4           FDSE                                         r  mytank_display/VGA_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=70, routed)          0.866     0.868    mytank_display/clk_out1
    SLICE_X3Y4           FDSE                                         r  mytank_display/VGA_data_reg[10]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X3Y4           FDSE (Hold_fdse_C_D)         0.070     0.704    mytank_display/VGA_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y0      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y0      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y2      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y2      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.202      18.047     BUFGCTRL_X0Y0    A/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.202      18.953     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.202      19.202     SLICE_X7Y2       mytank_display/VGA_data_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.202      19.202     SLICE_X3Y4       mytank_display/VGA_data_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y5       mytank_display/VGA_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y5       mytank_display/VGA_data_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X3Y4       mytank_display/VGA_data_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X7Y2       mytank_display/VGA_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y5       mytank_display/VGA_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X5Y5       mytank_display/VGA_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



