
attach ../modelgen_0.so
attach ../d_vasrc.so

`modelgen
module portnames1(n0, n1, n2, n3);
	electrical np, nn;
	inout np, nn;
	analog begin
		I(n0,n1) <+ 1.;
		I(n2,n3) <+ 2.;
	end
endmodule

list

!make portnames1.so

attach ./portnames1.so

verilog

portnames1 dut(.n0(0),.n2(2),.n1(1),.n3(3));
resistor #(.r(1)) r1(1, 0);
resistor #(.r(1)) r2(2, 0);
resistor #(.r(1)) r3(3, 0);

list

print dc v(r1) v(nodes)

dc
