// Seed: 2920147960
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  always disable id_3;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input tri id_11,
    input wor id_12,
    output tri1 id_13,
    output tri id_14,
    input wand id_15,
    output supply1 id_16,
    output wand id_17,
    input wor id_18,
    output wor id_19,
    input uwire id_20,
    output uwire id_21,
    input uwire id_22,
    output supply0 id_23,
    output tri id_24,
    output tri id_25,
    input supply1 id_26,
    output wire id_27,
    input wire id_28,
    input tri1 id_29,
    input supply1 id_30,
    input tri1 id_31,
    input tri id_32,
    output wand id_33,
    output supply0 id_34,
    output wand id_35,
    output wor id_36,
    input wire id_37
);
  wire id_39;
  assign id_25 = 1 - 1;
  module_0(
      id_6, id_3
  );
  xnor (
      id_16,
      id_3,
      id_7,
      id_20,
      id_22,
      id_26,
      id_31,
      id_32,
      id_2,
      id_28,
      id_12,
      id_39,
      id_37,
      id_11,
      id_18,
      id_6,
      id_8,
      id_30,
      id_29,
      id_15
  );
  wire id_40;
  supply0 id_41;
  assign id_41 = id_7;
endmodule
