{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509978313044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509978313066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 15:25:12 2017 " "Processing started: Mon Nov 06 15:25:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509978313066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509978313066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixMeister -c MatrixMeister " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixMeister -c MatrixMeister" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509978313066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509978315416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509978315416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overview.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overview.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Overview-structure " "Found design unit 1: Overview-structure" {  } { { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509978340001 ""} { "Info" "ISGN_ENTITY_NAME" "1 Overview " "Found entity 1: Overview" {  } { { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509978340001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509978340001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-structure " "Found design unit 1: Calculator-structure" {  } { { "Calculator.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/Calculator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509978340017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/Calculator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509978340017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509978340017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509978340033 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509978340033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509978340033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "overview " "Elaborating entity \"overview\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509978341719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ramr " "Elaborating entity \"RAM\" for hierarchy \"RAM:ramr\"" {  } { { "overview.vhd" "ramr" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509978342000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:ramr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:ramr\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509978342235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ramr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:ramr\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509978342450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ramr\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:ramr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Y:/Documents/GitHub/Embedded_Computer_Architecture_Ex2/Ram.hex " "Parameter \"init_file\" = \"Y:/Documents/GitHub/Embedded_Computer_Architecture_Ex2/Ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509978342450 ""}  } { { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509978342450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nk64.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nk64.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nk64 " "Found entity 1: altsyncram_nk64" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509978342604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509978342604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nk64 RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated " "Elaborating entity \"altsyncram_nk64\" for hierarchy \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509978342604 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[31\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509978343019 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509978343019 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[16\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[17\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[18\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[19\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[20\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[21\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[22\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[23\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[24\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[25\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[26\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[27\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[28\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[29\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[30\] " "Synthesized away node \"RAM:ramr\|altsyncram:altsyncram_component\|altsyncram_nk64:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_nk64.tdf" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/db/altsyncram_nk64.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/RAM.vhd" 62 0 0 } } { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978343019 "|Overview|RAM:ramr|altsyncram:altsyncram_component|altsyncram_nk64:auto_generated|ram_block1a30"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1509978343019 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1509978343019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509978344236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "136 " "136 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509978344784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509978345369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509978345369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "overview.vhd" "" { Text "//Mac/Home/Documents/GitHub/Embedded_Computer_Architecture_Ex2/overview.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509978345754 "|Overview|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509978345754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509978345754 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509978345754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509978345754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509978345754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509978345785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 15:25:45 2017 " "Processing ended: Mon Nov 06 15:25:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509978345785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509978345785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509978345785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509978345785 ""}
