#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028f7af3b090 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000028f7add3420 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_0000028f7add3458 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
v0000028f7ae03a50_0 .var/i "i", 31 0;
v0000028f7ae03af0_0 .var "t_clk", 0 0;
v0000028f7ae03b90_0 .var "t_i_syn", 0 0;
v0000028f7ae03c30_0 .net "t_o_ack", 0 0, v0000028f7ae037d0_0;  1 drivers
v0000028f7ae04040_0 .net "t_o_instr", 31 0, v0000028f7ae03870_0;  1 drivers
v0000028f7ae03dc0_0 .net "t_o_last", 0 0, v0000028f7ae03910_0;  1 drivers
v0000028f7ae047c0_0 .var "t_rst", 0 0;
S_0000028f7af3b220 .scope task, "display" "display" 2 44, 2 44 0, S_0000028f7af3b090;
 .timescale 0 0;
v0000028f7add3570_0 .var/i "counter", 31 0;
E_0000028f7adf8a20 .event posedge, v0000028f7af3af50_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7ae03a50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000028f7ae03a50_0;
    %load/vec4 v0000028f7add3570_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000028f7adf8a20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7ae03b90_0, 0, 1;
    %wait E_0000028f7adf8a20;
    %vpi_call 2 50 "$display", $time, " ", "instr = %h, ack = %b, last = %b, %d", v0000028f7ae04040_0, v0000028f7ae03c30_0, v0000028f7ae03dc0_0, v0000028f7ae03a50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7ae03b90_0, 0, 1;
    %wait E_0000028f7adf8a20;
    %load/vec4 v0000028f7ae03a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f7ae03a50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000028f7ae03410 .scope task, "reset" "reset" 2 36, 2 36 0, S_0000028f7af3b090;
 .timescale 0 0;
v0000028f7add32d0_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7ae047c0_0, 0, 1;
    %load/vec4 v0000028f7add32d0_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028f7adf8a20;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7ae047c0_0, 0, 1;
    %end;
S_0000028f7ae035a0 .scope module, "t" "transmit" 2 15, 3 4 0, S_0000028f7af3b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
    .port_info 5 /OUTPUT 1 "t_o_last";
P_0000028f7af3b3b0 .param/l "DEPTH" 0 3 6, +C4<00000000000000000000000000100100>;
P_0000028f7af3b3e8 .param/l "DWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000028f7af3b420 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v0000028f7add3120_0 .var/i "counter", 31 0;
v0000028f7af3aeb0 .array "mem_instr", 35 0, 31 0;
v0000028f7af3af50_0 .net "t_clk", 0 0, v0000028f7ae03af0_0;  1 drivers
v0000028f7ae03730_0 .net "t_i_syn", 0 0, v0000028f7ae03b90_0;  1 drivers
v0000028f7ae037d0_0 .var "t_o_ack", 0 0;
v0000028f7ae03870_0 .var "t_o_instr", 31 0;
v0000028f7ae03910_0 .var "t_o_last", 0 0;
v0000028f7ae039b0_0 .net "t_rst", 0 0, v0000028f7ae047c0_0;  1 drivers
E_0000028f7adf8260/0 .event negedge, v0000028f7ae039b0_0;
E_0000028f7adf8260/1 .event posedge, v0000028f7af3af50_0;
E_0000028f7adf8260 .event/or E_0000028f7adf8260/0, E_0000028f7adf8260/1;
    .scope S_0000028f7ae035a0;
T_2 ;
    %wait E_0000028f7adf8260;
    %load/vec4 v0000028f7ae039b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028f7add3120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7ae037d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028f7ae03870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f7ae03910_0, 0;
    %vpi_call 3 28 "$readmemh", "./source/instr.txt", v0000028f7af3aeb0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028f7ae03730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v0000028f7add3120_0;
    %load/vec4a v0000028f7af3aeb0, 4;
    %store/vec4 v0000028f7ae03870_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f7ae037d0_0, 0, 1;
    %load/vec4 v0000028f7add3120_0;
    %cmpi/e 35, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %store/vec4 v0000028f7ae03910_0, 0, 1;
    %load/vec4 v0000028f7add3120_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0000028f7add3120_0;
    %addi 1, 0, 32;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0000028f7add3120_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7ae037d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7ae03910_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028f7af3b090;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7ae03af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f7ae03b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f7ae03a50_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000028f7af3b090;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0000028f7ae03af0_0;
    %inv;
    %store/vec4 v0000028f7ae03af0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028f7af3b090;
T_5 ;
    %vpi_call 2 32 "$dumpfile", "./waveform/transmit.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028f7af3b090 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000028f7af3b090;
T_6 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000028f7add32d0_0, 0, 32;
    %fork TD_tb.reset, S_0000028f7ae03410;
    %join;
    %wait E_0000028f7adf8a20;
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0000028f7add3570_0, 0, 32;
    %fork TD_tb.display, S_0000028f7af3b220;
    %join;
    %delay 200, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_transmit_instruction.v";
    "././source/transmit_instruction.v";
