

  Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
23.1.1-p051 Thu Feb 15 21:25:45 PST 2024
---------------------------------------------------------------------------------------------------------------
                                  Copyright 2024 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-128) : Quantus command line:
 Started at: 2025-Nov-30 14:04:58 (2025-Nov-30 20:04:58 GMT)
 Executable:
/software/cadence-2024-08/QUANTUS231/tools.lnx86/extraction/bin/64bit/qrc
 Options:     -log_file
/home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/qrc.half_adder.log
-cmd
/home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/qrc.half_adder.ccl
 Current working directory: /home/mgrawe2/ece482.work/gpdk045_new


INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "VSS"
extract \
	 -selection "all" \
	 -type "c_only_decoupled"
extraction_setup \
	 -net_name_space "LAYOUT" \
	 -split_via_by_unit_area false
input_db -type pegasus \
	 -design_cell_name "half_adder layout ece482_final_project" \
	 -directory_name "/home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb" \
	 -format "DFII" \
	 -library_definitions_file "/home/mgrawe2/ece482.work/gpdk045_new/cds.lib" \
	 -run_name "half_adder"
log_file \
	 -file_name "/home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/qrc.half_adder.log"
output_db -type extracted_view \
	 -cap_component "pcapacitor" \
	 -cap_property_name "c" \
	 -cdl_out_map_directory \
		"/home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs" \
	 -device_finger_delimiter "@" \
	 -enable_cellview_check true \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "false" \
	 -include_res_model "false" \
	 -transfer_net_expression true \
	 -view_name "av_extracted"
output_setup \
	 -directory_name "/home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb" \
	 -temporary_directory_name "half_adder"
process_technology \
	 -technology_corner \
		"rcx_typical" \
	 -technology_library_file "/class/ece482/gpdk045_v_6_0/pvtech.lib" \
	 -technology_name "gpdk045_pvs"



-------------------------------------------------------------------------------------
Sun Nov 30 14:05:02 2025: BEGIN INPUT stage
-------------------------------------------------------------------------------------
-------------------------------------------------------------------------------------
Sun Nov 30 14:05:03 2025: DONE INPUT stage
-------------------------------------------------------------------------------------
-------------------------------------------------------------------------------------
INPUT stage summary:
-------------------------------------------------------------------------------------
 Number of CPUs requested:		1
 Techfile(s):
    /class/ece482/gpdk045_v_6_0/qrc/typical/qrcTechFile; process name: GPDK45_typical

 License(s) used:	QTS300 (x1)

 Techgen compilation option(s):
    -techdir /class/ece482/gpdk045_v_6_0/qrc/typical -inc /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder/half_adder.ilf -lvs /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder/half_adder.xcn -lvsvia -p2lvs /class/ece482/gpdk045_v_6_0/qrc/typical/qrcTechFile -reseqn -sw3d -p poly_conn,allGate,Oxide -canonical_res_caps -length_units meters -exclude_gate_res -cap_ground_layer psubstrate /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder

 Input files:
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.agf
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.devtab
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.gds.map
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.ixf
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.lph
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.lvsfile
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.nxf
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.ports
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder.sph
    /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder_pin_xy.spi

 Design data:
    global nets:                  0

 Peak memory:	120 MB

 Messages:
    INFO (CAPGEN-41199): 
    
    
    Techgen -trans results will be written to directory: /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb/half_adder
    
    INFO (CAPGEN-41737): Lvs connect layers Bondpad CapMetal Nburied ind10 ind11 ind_ct npn_emit pnp_emit are not mapped in layer_setup file
    
    INFO (CAPGEN-41809):  Lvs connect via bp_tap via10_cap via10_nocap ind_via_diva via10_nodev Via9 Via8 Via7 Via6 Via5 Via4 Via3 Via2 Via1 cont_poly cont_pdiff cont_ndiff ptap ntap nb_tap are not mapped in layer_setup file.
    
    WARNING (AGDSEXT-30124): The <design>.props file is not available. The CCL option "input_db calibre/pvs/pegasus -device_properties_file <filename>" can be used to specify the .props file. 
    
    INFO (AGDSEXT-30016): 
    setting dbunit 5e-10 1 5e-10
    
-------------------------------------------------------------------------------------
Sun Nov 30 14:05:03 2025: BEGIN EXTRACTION stage
-------------------------------------------------------------------------------------
-------------------------------------------------------------------------------------
Sun Nov 30 14:05:19 2025: DONE EXTRACTION stage
-------------------------------------------------------------------------------------
-------------------------------------------------------------------------------------
EXTRACTION stage summary:
-------------------------------------------------------------------------------------
 Design data:
    LVS nets:                     9
    signal nets:                  9
    floating nets:                0
    ground net name:              VSS

 Peak memory:	273 MB

-------------------------------------------------------------------------------------
Sun Nov 30 14:05:19 2025: BEGIN OUTPUT stage
-------------------------------------------------------------------------------------
-------------------------------------------------------------------------------------
Sun Nov 30 14:05:23 2025: DONE OUTPUT stage
-------------------------------------------------------------------------------------
-------------------------------------------------------------------------------------
OUTPUT stage summary:
-------------------------------------------------------------------------------------
 Reduction statistics:
    Dangling Rs removed:          0
    Merged Parallel Rs:           0
    Rs shorted by min_res option: 0
    Merged Parallel Self Caps:    0
    CCs filtered by minC option:  0
    Shorted Incomplete Nets:      0
 Output statistics:
    R: 0
    C: 8
    L: 0

 Peak memory:	273 MB

    Summary for ece482_final_project/half_adder/av_extracted
    
    instance count totals:
    
        lib              cell             view                    total
        analogLib        pcapacitor       symbol                      8
        gpdk045          nmos1v           ivpcell                     6
        gpdk045          pmos1v           ivpcell                     6
    
    Extracted view creation has completed.
-------------------------------------------------------------------------------------

INFO (LBRCXM-920): Host name and peak memory report
 Host Name:                    fastx3-03.ews.illinois.edu
 Peak memory used:             273 MB (sampled at 15s intervals)

INFO (LBRCXM-702): Run ended: Sun Nov 30 14:05:26 2025


INFO (LBRCXM-805): Quantus run took:  5s user, 7s sys, 28s elapsed


INFO (LBRCXM-708): *****  Quantus terminated normally  *****


