

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Oct 18 23:42:15 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        baseline
* Solution:       solution1_baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.660 us | 0.660 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shift_reg  |       20|       20|         2|          -|          -|    10|    no    |
        |- forward    |       44|       44|         4|          -|          -|    11|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    103|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      74|      8|    0|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     129|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     203|    221|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U     |fir_c1     |        0|  10|   2|    0|    11|   10|     1|          110|
    |reg_r_U  |fir_reg_r  |        0|  64|   6|    0|    11|   32|     1|          352|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |           |        0|  74|   8|    0|    22|   42|     2|          462|
    +---------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln30_fu_182_p2   |     *    |      2|  0|  20|          10|          32|
    |add_ln30_fu_187_p2   |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_167_p2        |     +    |      0|  0|  13|           4|           1|
    |i_fu_145_p2          |     +    |      0|  0|  13|           4|           2|
    |icmp_ln24_fu_139_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln29_fu_161_p2  |   icmp   |      0|  0|   9|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 103|          58|          72|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|          8|    1|          8|
    |i1_0_reg_128       |   9|          2|    4|          8|
    |i_0_reg_103        |   9|          2|    4|          8|
    |reg_r_address0     |  27|          5|    4|         20|
    |reg_r_d0           |  15|          3|   32|         96|
    |y_local_0_reg_115  |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 110|         22|   77|        204|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   7|   0|    7|          0|
    |c1_load_reg_228     |  10|   0|   10|          0|
    |i1_0_reg_128        |   4|   0|    4|          0|
    |i_0_reg_103         |   4|   0|    4|          0|
    |i_1_reg_213         |   4|   0|    4|          0|
    |i_reg_200           |   4|   0|    4|          0|
    |mul_ln30_reg_238    |  32|   0|   32|          0|
    |reg_load_1_reg_233  |  32|   0|   32|          0|
    |y_local_0_reg_115   |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 129|   0|  129|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

