{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:50:59 2012 " "Info: Processing started: Mon Nov 26 17:50:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level_fsm -c top_level_fsm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_fsm -c top_level_fsm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "clk50m " "Warning: Clock Setting \"clk50m\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock " "Info: Detected ripple clock \"top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock\" as buffer" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|motor_control:motor1\|clk_div:ms\|r_new_clock " "Info: Detected ripple clock \"top_level_fsm:fsm\|motor_control:motor1\|clk_div:ms\|r_new_clock\" as buffer" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|motor_control:motor1\|clk_div:ms\|r_new_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[3\] 7.559 ns " "Info: Slack time is 7.559 ns for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address\" and destination register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "80.38 MHz 12.441 ns " "Info: Fmax is 80.38 MHz (period= 12.441 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.463 ns + Largest register register " "Info: + Largest register to register requirement is 19.463 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.581 ns " "Info: + Latch edge is 17.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.171 ns + Largest " "Info: + Largest clock skew is -0.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.344 ns + Shortest register " "Info: + Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3108 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3108; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.311 ns) 2.344 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[3\] 3 REG IOC_X0_Y3_N3 1 " "Info: 3: + IC(1.104 ns) + CELL(0.311 ns) = 2.344 ns; Loc. = IOC_X0_Y3_N3; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.311 ns ( 13.27 % ) " "Info: Total cell delay = 0.311 ns ( 13.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.033 ns ( 86.73 % ) " "Info: Total interconnect delay = 2.033 ns ( 86.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] {} } { 0.000ns 0.929ns 1.104ns } { 0.000ns 0.000ns 0.311ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.515 ns - Longest register " "Info: - Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3108 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3108; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.515 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address 3 REG LCFF_X6_Y6_N9 42 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.515 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 42; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.94 % ) " "Info: Total cell delay = 0.602 ns ( 23.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.913 ns ( 76.06 % ) " "Info: Total interconnect delay = 1.913 ns ( 76.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address {} } { 0.000ns 0.929ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] {} } { 0.000ns 0.929ns 1.104ns } { 0.000ns 0.000ns 0.311ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address {} } { 0.000ns 0.929ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.089 ns - " "Info: - Micro setup delay of destination is 0.089 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 437 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] {} } { 0.000ns 0.929ns 1.104ns } { 0.000ns 0.000ns 0.311ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address {} } { 0.000ns 0.929ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.904 ns - Longest register register " "Info: - Longest register to register delay is 11.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address 1 REG LCFF_X6_Y6_N9 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N9; Fanout = 42; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_address'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.513 ns) 1.835 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_data\[26\]~0 2 COMB LCCOMB_X10_Y7_N8 3 " "Info: 2: + IC(1.322 ns) + CELL(0.513 ns) = 1.835 ns; Loc. = LCCOMB_X10_Y7_N8; Fanout = 3; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\|rd_data\[26\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[26]~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.516 ns) 2.891 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|pending~0 3 COMB LCCOMB_X9_Y7_N2 1 " "Info: 3: + IC(0.540 ns) + CELL(0.516 ns) = 2.891 ns; Loc. = LCCOMB_X9_Y7_N2; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|pending~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[26]~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.512 ns) 4.853 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|pending~4 4 COMB LCCOMB_X9_Y6_N8 3 " "Info: 4: + IC(1.450 ns) + CELL(0.512 ns) = 4.853 ns; Loc. = LCCOMB_X9_Y6_N8; Fanout = 3; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|pending~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~4 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.512 ns) 6.182 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|pending~9 5 COMB LCCOMB_X6_Y6_N30 10 " "Info: 5: + IC(0.817 ns) + CELL(0.512 ns) = 6.182 ns; Loc. = LCCOMB_X6_Y6_N30; Fanout = 10; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|pending~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~4 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~9 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.521 ns) 7.040 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|f_select 6 COMB LCCOMB_X6_Y6_N0 25 " "Info: 6: + IC(0.337 ns) + CELL(0.521 ns) = 7.040 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 25; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|f_select'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~9 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|f_select } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.545 ns) 8.156 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[6\]~2 7 COMB LCCOMB_X7_Y6_N12 11 " "Info: 7: + IC(0.571 ns) + CELL(0.545 ns) = 8.156 ns; Loc. = LCCOMB_X7_Y6_N12; Fanout = 11; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[6\]~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|f_select AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[6]~2 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.178 ns) 9.129 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector91~0 8 COMB LCCOMB_X10_Y6_N26 1 " "Info: 8: + IC(0.795 ns) + CELL(0.178 ns) = 9.129 ns; Loc. = LCCOMB_X10_Y6_N26; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector91~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[6]~2 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 9.944 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector91~1 9 COMB LCCOMB_X10_Y6_N16 1 " "Info: 9: + IC(0.294 ns) + CELL(0.521 ns) = 9.944 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector91~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~1 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.302 ns) 11.904 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[3\] 10 REG IOC_X0_Y3_N3 1 " "Info: 10: + IC(1.658 ns) + CELL(0.302 ns) = 11.904 ns; Loc. = IOC_X0_Y3_N3; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_addr\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~1 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 437 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.120 ns ( 34.61 % ) " "Info: Total cell delay = 4.120 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.784 ns ( 65.39 % ) " "Info: Total interconnect delay = 7.784 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.904 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[26]~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~4 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~9 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|f_select AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[6]~2 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~1 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.904 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[26]~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~4 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~9 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|f_select {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[6]~2 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~1 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] {} } { 0.000ns 1.322ns 0.540ns 1.450ns 0.817ns 0.337ns 0.571ns 0.795ns 0.294ns 1.658ns } { 0.000ns 0.513ns 0.516ns 0.512ns 0.512ns 0.521ns 0.545ns 0.178ns 0.521ns 0.302ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] {} } { 0.000ns 0.929ns 1.104ns } { 0.000ns 0.000ns 0.311ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address {} } { 0.000ns 0.929ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.904 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[26]~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~4 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~9 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|f_select AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[6]~2 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~1 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.904 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[26]~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~4 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|pending~9 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|f_select {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[6]~2 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector91~1 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|m_addr[3] {} } { 0.000ns 1.322ns 0.540ns 1.450ns 0.817ns 0.337ns 0.571ns 0.795ns 0.294ns 1.658ns } { 0.000ns 0.513ns 0.516ns 0.512ns 0.512ns 0.521ns 0.545ns 0.178ns 0.521ns 0.302ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request register AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 1.642 ns " "Info: Slack time is 1.642 ns for clock \"CLOCK_50\" between source register \"AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request\" and destination register \"AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.515 ns + Largest register register " "Info: + Largest register to register requirement is 2.515 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.419 ns + " "Info: + Setup relationship between source and destination is 2.419 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.581 ns " "Info: - Launch edge is 17.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.335 ns + Largest " "Info: + Largest clock skew is 0.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.832 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.602 ns) 2.832 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X27_Y7_N27 1 " "Info: 3: + IC(0.966 ns) + CELL(0.602 ns) = 2.832 ns; Loc. = LCFF_X27_Y7_N27; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.49 % ) " "Info: Total cell delay = 1.628 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.204 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.204 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.966ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.497 ns - Longest register " "Info: - Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3108 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3108; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.602 ns) 2.497 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request 3 REG LCFF_X26_Y7_N25 2 " "Info: 3: + IC(0.966 ns) + CELL(0.602 ns) = 2.497 ns; Loc. = LCFF_X26_Y7_N25; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.11 % ) " "Info: Total cell delay = 0.602 ns ( 24.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.895 ns ( 75.89 % ) " "Info: Total interconnect delay = 1.895 ns ( 75.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.966ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.966ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.966ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.966ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.966ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.873 ns - Longest register register " "Info: - Longest register to register delay is 0.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request 1 REG LCFF_X26_Y7_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N25; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.178 ns) 0.777 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder 2 COMB LCCOMB_X27_Y7_N26 1 " "Info: 2: + IC(0.599 ns) + CELL(0.178 ns) = 0.777 ns; Loc. = LCCOMB_X27_Y7_N26; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.873 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X27_Y7_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.873 ns; Loc. = LCFF_X27_Y7_N27; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 31.39 % ) " "Info: Total cell delay = 0.274 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.599 ns ( 68.61 % ) " "Info: Total interconnect delay = 0.599 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.873 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.599ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.966ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.966ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.873 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.599ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[2\] register sld_hub:auto_hub\|tdo 120.25 MHz 8.316 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 120.25 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[2\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 8.316 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.916 ns + Longest register register " "Info: + Longest register to register delay is 3.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[2\] 1 REG LCFF_X11_Y14_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.455 ns) 1.390 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X12_Y15_N28 3 " "Info: 2: + IC(0.935 ns) + CELL(0.455 ns) = 1.390 ns; Loc. = LCCOMB_X12_Y15_N28; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.178 ns) 1.880 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X12_Y15_N24 1 " "Info: 3: + IC(0.312 ns) + CELL(0.178 ns) = 1.880 ns; Loc. = LCCOMB_X12_Y15_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 2.506 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X12_Y15_N6 1 " "Info: 4: + IC(0.304 ns) + CELL(0.322 ns) = 2.506 ns; Loc. = LCCOMB_X12_Y15_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.545 ns) 3.358 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X12_Y15_N0 1 " "Info: 5: + IC(0.307 ns) + CELL(0.545 ns) = 3.358 ns; Loc. = LCCOMB_X12_Y15_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 3.820 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X12_Y15_N4 1 " "Info: 6: + IC(0.284 ns) + CELL(0.178 ns) = 3.820 ns; Loc. = LCCOMB_X12_Y15_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.916 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X12_Y15_N5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 3.916 ns; Loc. = LCFF_X12_Y15_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 45.30 % ) " "Info: Total cell delay = 1.774 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 54.70 % ) " "Info: Total interconnect delay = 2.142 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.916 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.935ns 0.312ns 0.304ns 0.307ns 0.284ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.322ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.877 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.000 ns) 4.291 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G7 159 " "Info: 2: + IC(4.291 ns) + CELL(0.000 ns) = 4.291 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 5.877 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X12_Y15_N5 2 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 5.877 ns; Loc. = LCFF_X12_Y15_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.24 % ) " "Info: Total cell delay = 0.602 ns ( 10.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.275 ns ( 89.76 % ) " "Info: Total interconnect delay = 5.275 ns ( 89.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.877 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 4.291ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.880 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.000 ns) 4.291 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G7 159 " "Info: 2: + IC(4.291 ns) + CELL(0.000 ns) = 4.291 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 5.880 ns sld_hub:auto_hub\|irsr_reg\[2\] 3 REG LCFF_X11_Y14_N5 10 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 5.880 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.24 % ) " "Info: Total cell delay = 0.602 ns ( 10.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.278 ns ( 89.76 % ) " "Info: Total interconnect delay = 5.278 ns ( 89.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.880 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 4.291ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.877 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 4.291ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.880 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 4.291ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.916 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.935ns 0.312ns 0.304ns 0.307ns 0.284ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.322ns 0.545ns 0.178ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.877 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.877 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 4.291ns 0.984ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.880 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 4.291ns 0.987ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\" and destination register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 1 REG LCFF_X4_Y6_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y6_N27; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector0~0 2 COMB LCCOMB_X4_Y6_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X4_Y6_N26; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y6_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X4_Y6_N27; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.513 ns + Longest register " "Info: + Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3108 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3108; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 2.513 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y6_N27 2 " "Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X4_Y6_N27; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.911 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.513 ns - Shortest register " "Info: - Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3108 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3108; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 2.513 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X4_Y6_N27 2 " "Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X4_Y6_N27; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.911 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick register top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\] 91 ps " "Info: Minimum slack time is 91 ps for clock \"CLOCK_50\" between source register \"top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick\" and destination register \"top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.929 ns + Shortest register register " "Info: + Shortest register to register delay is 0.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick 1 REG LCFF_X1_Y13_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N5; Fanout = 9; REG Node = 'top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.580 ns) 0.929 ns top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\] 2 REG LCFF_X1_Y13_N19 3 " "Info: 2: + IC(0.349 ns) + CELL(0.580 ns) = 0.929 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 3; REG Node = 'top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.580 ns ( 62.43 % ) " "Info: Total cell delay = 0.580 ns ( 62.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.349 ns ( 37.57 % ) " "Info: Total interconnect delay = 0.349 ns ( 37.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.929 ns" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] {} } { 0.000ns 0.349ns } { 0.000ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.838 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.838 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.829 ns + Smallest " "Info: + Smallest clock skew is 0.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.862 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\] 3 REG LCFF_X1_Y13_N19 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N19; Fanout = 3; REG Node = 'top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { CLOCK_50~clkctrl top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.033 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.602 ns) 2.033 ns top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick 2 REG LCFF_X1_Y13_N5 9 " "Info: 2: + IC(0.405 ns) + CELL(0.602 ns) = 2.033 ns; Loc. = LCFF_X1_Y13_N5; Fanout = 9; REG Node = 'top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { CLOCK_50 top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 80.08 % ) " "Info: Total cell delay = 1.628 ns ( 80.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.405 ns ( 19.92 % ) " "Info: Total interconnect delay = 0.405 ns ( 19.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { CLOCK_50 top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick {} } { 0.000ns 0.000ns 0.405ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { CLOCK_50 top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick {} } { 0.000ns 0.000ns 0.405ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { CLOCK_50 top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick {} } { 0.000ns 0.000ns 0.405ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.929 ns" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] {} } { 0.000ns 0.349ns } { 0.000ns 0.580ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { CLOCK_50 top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.033 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick {} } { 0.000ns 0.000ns 0.405ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 pin SD_CMD register AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\] 1.819 ns " "Info: Slack time is 1.819 ns for clock \"CLOCK_50\" between source pin \"SD_CMD\" and destination register \"AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "8.000 ns + register " "Info: + tsu requirement for source pin and destination register is 8.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "6.181 ns - " "Info: - tsu from clock to input pin is 6.181 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.014 ns + Longest pin register " "Info: + Longest pin to register delay is 6.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SD_CMD 1 PIN PIN_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y20; Fanout = 2; PIN Node = 'SD_CMD'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns SD_CMD~0 2 COMB IOC_X50_Y3_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = IOC_X50_Y3_N2; Fanout = 4; COMB Node = 'SD_CMD~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { SD_CMD SD_CMD~0 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.177 ns) 2.732 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~1 3 COMB LCCOMB_X32_Y7_N4 1 " "Info: 3: + IC(1.721 ns) + CELL(0.177 ns) = 2.732 ns; Loc. = LCCOMB_X32_Y7_N4; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 3.364 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~3 4 COMB LCCOMB_X32_Y7_N8 3 " "Info: 4: + IC(0.310 ns) + CELL(0.322 ns) = 3.364 ns; Loc. = LCCOMB_X32_Y7_N8; Fanout = 3; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.322 ns) 4.003 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[56\]~0 5 COMB LCCOMB_X32_Y7_N0 138 " "Info: 5: + IC(0.317 ns) + CELL(0.322 ns) = 4.003 ns; Loc. = LCCOMB_X32_Y7_N0; Fanout = 138; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[56\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.182 ns) 6.014 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\] 6 REG IOC_X50_Y3_N2 2 " "Info: 6: + IC(1.829 ns) + CELL(0.182 ns) = 6.014 ns; Loc. = IOC_X50_Y3_N2; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.011 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 30.55 % ) " "Info: Total cell delay = 1.837 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.177 ns ( 69.45 % ) " "Info: Total interconnect delay = 4.177 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.014 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.000ns 1.721ns 0.310ns 0.317ns 1.829ns } { 0.000ns 0.834ns 0.177ns 0.322ns 0.322ns 0.182ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is -2.419 ns" {  } { { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.089 ns + " "Info: + Micro setup delay of destination is 0.089 ns" {  } { { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.341 ns - Shortest register " "Info: - Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3108 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3108; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.295 ns) 2.341 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\] 3 REG IOC_X50_Y3_N2 2 " "Info: 3: + IC(1.117 ns) + CELL(0.295 ns) = 2.341 ns; Loc. = IOC_X50_Y3_N2; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.295 ns ( 12.60 % ) " "Info: Total cell delay = 0.295 ns ( 12.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 87.40 % ) " "Info: Total interconnect delay = 2.046 ns ( 87.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.929ns 1.117ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.014 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.000ns 1.721ns 0.310ns 0.317ns 1.829ns } { 0.000ns 0.834ns 0.177ns 0.322ns 0.322ns 0.182ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.929ns 1.117ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.014 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~1 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~3 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.000ns 1.721ns 0.310ns 0.317ns 1.829ns } { 0.000ns 0.834ns 0.177ns 0.322ns 0.322ns 0.182ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.929ns 1.117ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 357 " "Warning: Can't achieve timing requirement tco along 357 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register top_level_fsm:fsm\|state\[1\]~_Duplicate_1 pin HEX2\[6\] -3.992 ns " "Info: Slack time is -3.992 ns for clock \"CLOCK_50\" between source register \"top_level_fsm:fsm\|state\[1\]~_Duplicate_1\" and destination pin \"HEX2\[6\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "8.000 ns + register " "Info: + tco requirement for source register and destination pin is 8.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "11.992 ns - " "Info: - tco from clock to output pin is 11.992 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 499 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 499; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns top_level_fsm:fsm\|state\[1\]~_Duplicate_1 3 REG LCFF_X2_Y22_N17 78 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y22_N17; Fanout = 78; REG Node = 'top_level_fsm:fsm\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 309 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.864 ns + Longest register pin " "Info: + Longest register to pin delay is 8.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_level_fsm:fsm\|state\[1\]~_Duplicate_1 1 REG LCFF_X2_Y22_N17 78 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y22_N17; Fanout = 78; REG Node = 'top_level_fsm:fsm\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.178 ns) 1.151 ns top_level_fsm:fsm\|start_sound~5 2 COMB LCCOMB_X2_Y20_N2 10 " "Info: 2: + IC(0.973 ns) + CELL(0.178 ns) = 1.151 ns; Loc. = LCCOMB_X2_Y20_N2; Fanout = 10; COMB Node = 'top_level_fsm:fsm\|start_sound~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|start_sound~5 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.178 ns) 2.213 ns top_level_fsm:fsm\|Selector12~1 3 COMB LCCOMB_X1_Y21_N28 1 " "Info: 3: + IC(0.884 ns) + CELL(0.178 ns) = 2.213 ns; Loc. = LCCOMB_X1_Y21_N28; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|Selector12~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { top_level_fsm:fsm|start_sound~5 top_level_fsm:fsm|Selector12~1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 2.689 ns top_level_fsm:fsm\|Selector12~2 4 COMB LCCOMB_X1_Y21_N30 4 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 2.689 ns; Loc. = LCCOMB_X1_Y21_N30; Fanout = 4; COMB Node = 'top_level_fsm:fsm\|Selector12~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { top_level_fsm:fsm|Selector12~1 top_level_fsm:fsm|Selector12~2 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.177 ns) 3.179 ns top_level_fsm:fsm\|Selector12~3 5 COMB LCCOMB_X1_Y21_N12 3 " "Info: 5: + IC(0.313 ns) + CELL(0.177 ns) = 3.179 ns; Loc. = LCCOMB_X1_Y21_N12; Fanout = 3; COMB Node = 'top_level_fsm:fsm\|Selector12~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.490 ns" { top_level_fsm:fsm|Selector12~2 top_level_fsm:fsm|Selector12~3 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 3.672 ns top_level_fsm:fsm\|Selector15~0 6 COMB LCCOMB_X1_Y21_N26 8 " "Info: 6: + IC(0.315 ns) + CELL(0.178 ns) = 3.672 ns; Loc. = LCCOMB_X1_Y21_N26; Fanout = 8; COMB Node = 'top_level_fsm:fsm\|Selector15~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { top_level_fsm:fsm|Selector12~3 top_level_fsm:fsm|Selector15~0 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.545 ns) 5.156 ns top_level_fsm:fsm\|hexdisplay:h2\|WideOr0~0 7 COMB LCCOMB_X1_Y23_N4 1 " "Info: 7: + IC(0.939 ns) + CELL(0.545 ns) = 5.156 ns; Loc. = LCCOMB_X1_Y23_N4; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|hexdisplay:h2\|WideOr0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 } "NODE_NAME" } } { "hexdriver.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/hexdriver.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(2.840 ns) 8.864 ns HEX2\[6\] 8 PIN PIN_D3 0 " "Info: 8: + IC(0.868 ns) + CELL(2.840 ns) = 8.864 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'HEX2\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.708 ns" { top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 HEX2[6] } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.274 ns ( 48.22 % ) " "Info: Total cell delay = 4.274 ns ( 48.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.590 ns ( 51.78 % ) " "Info: Total interconnect delay = 4.590 ns ( 51.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.864 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|start_sound~5 top_level_fsm:fsm|Selector12~1 top_level_fsm:fsm|Selector12~2 top_level_fsm:fsm|Selector12~3 top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 HEX2[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.864 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 {} top_level_fsm:fsm|start_sound~5 {} top_level_fsm:fsm|Selector12~1 {} top_level_fsm:fsm|Selector12~2 {} top_level_fsm:fsm|Selector12~3 {} top_level_fsm:fsm|Selector15~0 {} top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 {} HEX2[6] {} } { 0.000ns 0.973ns 0.884ns 0.298ns 0.313ns 0.315ns 0.939ns 0.868ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.545ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.864 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|start_sound~5 top_level_fsm:fsm|Selector12~1 top_level_fsm:fsm|Selector12~2 top_level_fsm:fsm|Selector12~3 top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 HEX2[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.864 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 {} top_level_fsm:fsm|start_sound~5 {} top_level_fsm:fsm|Selector12~1 {} top_level_fsm:fsm|Selector12~2 {} top_level_fsm:fsm|Selector12~3 {} top_level_fsm:fsm|Selector15~0 {} top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 {} HEX2[6] {} } { 0.000ns 0.973ns 0.884ns 0.298ns 0.313ns 0.315ns 0.939ns 0.868ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.545ns 2.840ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.864 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|start_sound~5 top_level_fsm:fsm|Selector12~1 top_level_fsm:fsm|Selector12~2 top_level_fsm:fsm|Selector12~3 top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 HEX2[6] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.864 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 {} top_level_fsm:fsm|start_sound~5 {} top_level_fsm:fsm|Selector12~1 {} top_level_fsm:fsm|Selector12~2 {} top_level_fsm:fsm|Selector12~3 {} top_level_fsm:fsm|Selector15~0 {} top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 {} HEX2[6] {} } { 0.000ns 0.973ns 0.884ns 0.298ns 0.313ns 0.315ns 0.939ns 0.868ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.545ns 2.840ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.810 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.810 ns) 2.810 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.810 ns) = 2.810 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 100.00 % ) " "Info: Total cell delay = 2.810 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 4.200 ns register " "Info: th for register \"sld_hub:auto_hub\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 4.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.875 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(0.000 ns) 4.291 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G7 159 " "Info: 2: + IC(4.291 ns) + CELL(0.000 ns) = 4.291 ns; Loc. = CLKCTRL_G7; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.291 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 5.875 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X12_Y16_N11 2 " "Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 5.875 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 10.25 % ) " "Info: Total cell delay = 0.602 ns ( 10.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.273 ns ( 89.75 % ) " "Info: Total interconnect delay = 5.273 ns ( 89.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.875 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 4.291ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.961 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y14_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.178 ns) 1.865 ns sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X12_Y16_N10 1 " "Info: 2: + IC(1.687 ns) + CELL(0.178 ns) = 1.865 ns; Loc. = LCCOMB_X12_Y16_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.961 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X12_Y16_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.961 ns; Loc. = LCFF_X12_Y16_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 13.97 % ) " "Info: Total cell delay = 0.274 ns ( 13.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.687 ns ( 86.03 % ) " "Info: Total interconnect delay = 1.687 ns ( 86.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.961 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.687ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.875 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 4.291ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.961 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.687ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:51:06 2012 " "Info: Processing ended: Mon Nov 26 17:51:06 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
