+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-34-19/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 34, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 38, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-34-19/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022569    0.004099    0.275823 v _213_/A (sg13g2_nand3_1)
     2    0.010514    0.035867    0.037435    0.313258 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.035884    0.000608    0.313866 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001684    0.018954    0.035939    0.349805 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.018954    0.000065    0.349871 v _300_/D (sg13g2_dfrbpq_1)
                                              0.349871   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238998   clock uncertainty
                                  0.000000    0.238998   clock reconvergence pessimism
                                 -0.022453    0.216545   library hold time
                                              0.216545   data required time
---------------------------------------------------------------------------------------------
                                              0.216545   data required time
                                             -0.349871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.133326   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022546    0.004057    0.275781 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004888    0.033510    0.064881    0.340662 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.033511    0.000327    0.340989 ^ _219_/A (sg13g2_inv_1)
     1    0.002090    0.012853    0.019404    0.360393 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.012853    0.000144    0.360536 v _301_/D (sg13g2_dfrbpq_1)
                                              0.360536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238976   clock uncertainty
                                  0.000000    0.238976   clock reconvergence pessimism
                                 -0.021044    0.217931   library hold time
                                              0.217931   data required time
---------------------------------------------------------------------------------------------
                                              0.217931   data required time
                                             -0.360536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.142605   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.022466    0.003909    0.275633 v _191_/B (sg13g2_xnor2_1)
     2    0.010494    0.050532    0.058869    0.334502 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050545    0.000662    0.335164 v _192_/B (sg13g2_xnor2_1)
     1    0.001744    0.018885    0.039423    0.374587 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018885    0.000068    0.374654 v _294_/D (sg13g2_dfrbpq_1)
                                              0.374654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238423   clock uncertainty
                                  0.000000    0.238423   clock reconvergence pessimism
                                 -0.022442    0.215982   library hold time
                                              0.215982   data required time
---------------------------------------------------------------------------------------------
                                              0.215982   data required time
                                             -0.374654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.158673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003015    0.013705    0.108158    0.195555 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.013705    0.000119    0.195674 v fanout56/A (sg13g2_buf_1)
     4    0.030061    0.067548    0.081411    0.277085 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.067613    0.001728    0.278813 v _210_/B (sg13g2_xnor2_1)
     1    0.006624    0.036565    0.059287    0.338100 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.036567    0.000274    0.338374 v _211_/B (sg13g2_xnor2_1)
     1    0.001943    0.019168    0.036891    0.375264 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.019168    0.000073    0.375337 v _299_/D (sg13g2_dfrbpq_1)
                                              0.375337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237397   clock uncertainty
                                  0.000000    0.237397   clock reconvergence pessimism
                                 -0.022619    0.214778   library hold time
                                              0.214778   data required time
---------------------------------------------------------------------------------------------
                                              0.214778   data required time
                                             -0.375337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.160559   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027238    0.005214    0.270926 v _195_/A (sg13g2_xor2_1)
     2    0.011311    0.034166    0.065141    0.336068 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.034189    0.000804    0.336872 v _196_/B (sg13g2_xor2_1)
     1    0.003490    0.019645    0.041308    0.378180 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.019645    0.000132    0.378311 v _295_/D (sg13g2_dfrbpq_1)
                                              0.378311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238728   clock uncertainty
                                  0.000000    0.238728   clock reconvergence pessimism
                                 -0.022615    0.216113   library hold time
                                              0.216113   data required time
---------------------------------------------------------------------------------------------
                                              0.216113   data required time
                                             -0.378311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.162199   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032494    0.000450    0.213653 v fanout51/A (sg13g2_buf_8)
     8    0.042865    0.021206    0.058071    0.271724 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.021664    0.002068    0.273792 v _202_/B (sg13g2_xor2_1)
     2    0.012704    0.036920    0.064542    0.338334 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.036924    0.000425    0.338759 v _204_/A (sg13g2_xor2_1)
     1    0.001688    0.016201    0.039624    0.378382 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016201    0.000066    0.378448 v _297_/D (sg13g2_dfrbpq_1)
                                              0.378448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237442   clock uncertainty
                                  0.000000    0.237442   clock reconvergence pessimism
                                 -0.021933    0.215509   library hold time
                                              0.215509   data required time
---------------------------------------------------------------------------------------------
                                              0.215509   data required time
                                             -0.378448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.162939   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010676    0.028305    0.120782    0.209780 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.028321    0.000625    0.210405 v output2/A (sg13g2_buf_2)
     1    0.080918    0.090240    0.110982    0.321387 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.090453    0.003605    0.324992 v sign (out)
                                              0.324992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174992   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012722    0.032488    0.124227    0.213203 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032491    0.000329    0.213532 v fanout52/A (sg13g2_buf_2)
     5    0.031292    0.041697    0.073398    0.286930 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.041888    0.002217    0.289147 v _199_/B (sg13g2_xnor2_1)
     2    0.009745    0.048415    0.062309    0.351456 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.048416    0.000315    0.351771 v _200_/B (sg13g2_xor2_1)
     1    0.002404    0.017349    0.042186    0.393958 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017349    0.000088    0.394046 v _296_/D (sg13g2_dfrbpq_1)
                                              0.394046   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015580    0.000491    0.087675 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237675   clock uncertainty
                                  0.000000    0.237675   clock reconvergence pessimism
                                 -0.022198    0.215477   library hold time
                                              0.215477   data required time
---------------------------------------------------------------------------------------------
                                              0.215477   data required time
                                             -0.394046   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178569   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    0.088976 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.013016    0.039871    0.127413    0.216389 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.039876    0.000461    0.216850 ^ fanout51/A (sg13g2_buf_8)
     8    0.043897    0.023464    0.058383    0.275233 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.023643    0.001164    0.276397 ^ _201_/B (sg13g2_and2_1)
     1    0.005741    0.023931    0.060777    0.337175 ^ _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.023945    0.000416    0.337590 ^ _207_/B1 (sg13g2_a21oi_1)
     2    0.012995    0.033539    0.037151    0.374741 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.033586    0.001033    0.375774 v _208_/B (sg13g2_xor2_1)
     1    0.002619    0.018052    0.038463    0.414237 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.018052    0.000096    0.414334 v _298_/D (sg13g2_dfrbpq_1)
                                              0.414334   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.237407   clock uncertainty
                                  0.000000    0.237407   clock reconvergence pessimism
                                 -0.022361    0.215046   library hold time
                                              0.215046   data required time
---------------------------------------------------------------------------------------------
                                              0.215046   data required time
                                             -0.414334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.199288   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010806    0.034466    0.123167    0.212166 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.034478    0.000623    0.212788 ^ _127_/A (sg13g2_inv_1)
     1    0.007722    0.023736    0.029944    0.242732 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.023747    0.000419    0.243151 v output3/A (sg13g2_buf_2)
     1    0.082415    0.091799    0.110101    0.353252 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.092052    0.003968    0.357220 v signB (out)
                                              0.357220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.357220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.207220   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002969    0.016078    0.108382    0.195788 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016078    0.000118    0.195906 ^ fanout61/A (sg13g2_buf_1)
     5    0.029595    0.081469    0.086886    0.282792 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.081529    0.001832    0.284624 ^ _275_/A (sg13g2_nor2_1)
     1    0.005997    0.023660    0.045609    0.330233 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.023682    0.000550    0.330783 v output30/A (sg13g2_buf_2)
     1    0.083636    0.092873    0.111789    0.442572 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.093005    0.002888    0.445460 v sine_out[3] (out)
                                              0.445460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.445460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295460   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002969    0.016078    0.108382    0.195788 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016078    0.000118    0.195906 ^ fanout61/A (sg13g2_buf_1)
     5    0.029595    0.081469    0.086886    0.282792 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.081639    0.003021    0.285813 ^ _212_/A (sg13g2_nor2_1)
     2    0.012279    0.036383    0.059963    0.345776 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.036399    0.000641    0.346417 v output26/A (sg13g2_buf_2)
     1    0.085627    0.096178    0.112913    0.459331 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.097727    0.009820    0.469151 v sine_out[2] (out)
                                              0.469151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319151   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021174    0.002290    0.265088 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008288    0.029024    0.051672    0.316761 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.029034    0.000504    0.317264 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004051    0.025695    0.039487    0.356751 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.025701    0.000295    0.357047 v output23/A (sg13g2_buf_2)
     1    0.083684    0.093969    0.107914    0.464961 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.095313    0.009061    0.474022 v sine_out[27] (out)
                                              0.474022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.474022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324022   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021965    0.002506    0.317476 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004165    0.023545    0.049871    0.367346 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023546    0.000278    0.367624 v output12/A (sg13g2_buf_2)
     1    0.081679    0.090763    0.110650    0.478274 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.090852    0.002358    0.480632 v sine_out[17] (out)
                                              0.480632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.480632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330632   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021174    0.002290    0.265088 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.008288    0.029024    0.051672    0.316761 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.029034    0.000486    0.317246 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006334    0.025273    0.050675    0.367922 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025295    0.000406    0.368327 v output13/A (sg13g2_buf_2)
     1    0.081757    0.090371    0.111821    0.480149 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.090423    0.001809    0.481957 v sine_out[18] (out)
                                              0.481957   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.481957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331957   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021886    0.002232    0.317202 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005605    0.036826    0.048066    0.365268 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.036829    0.000343    0.365611 v output29/A (sg13g2_buf_2)
     1    0.083790    0.093757    0.114057    0.479668 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.094475    0.006683    0.486351 v sine_out[32] (out)
                                              0.486351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336351   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029986    0.005070    0.273175 ^ fanout69/A (sg13g2_buf_8)
     8    0.037431    0.021158    0.053539    0.326714 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021684    0.002658    0.329372 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003765    0.030290    0.042644    0.372015 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.030291    0.000280    0.372296 v output28/A (sg13g2_buf_2)
     1    0.083502    0.094270    0.106309    0.478605 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.097046    0.012835    0.491439 v sine_out[31] (out)
                                              0.491439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.491439   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341439   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021132    0.002135    0.264934 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004002    0.015410    0.039148    0.304082 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015412    0.000304    0.304386 v _179_/B (sg13g2_nand2_1)
     2    0.010474    0.034889    0.035703    0.340089 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.034909    0.000653    0.340742 ^ _281_/B (sg13g2_nor2_1)
     1    0.010202    0.029822    0.035539    0.376281 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.029944    0.001541    0.377821 v output35/A (sg13g2_buf_2)
     1    0.082488    0.092205    0.111115    0.488936 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.092754    0.005813    0.494748 v sine_out[8] (out)
                                              0.494748   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.494748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344748   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032680    0.001188    0.562838 v _293_/D (sg13g2_dfrbpq_1)
                                              0.562838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238461   clock uncertainty
                                  0.000000    0.238461   clock reconvergence pessimism
                                 -0.025628    0.212833   library hold time
                                              0.212833   data required time
---------------------------------------------------------------------------------------------
                                              0.212833   data required time
                                             -0.562838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350005   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021132    0.002135    0.264934 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004002    0.015410    0.039148    0.304082 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.015412    0.000304    0.304386 v _179_/B (sg13g2_nand2_1)
     2    0.010474    0.034889    0.035703    0.340089 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.034906    0.000606    0.340695 ^ _180_/B (sg13g2_nand2_1)
     1    0.005473    0.031223    0.042322    0.383017 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.031245    0.000407    0.383424 v output24/A (sg13g2_buf_2)
     1    0.084388    0.094781    0.110416    0.493840 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.096149    0.009181    0.503021 v sine_out[28] (out)
                                              0.503021   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.503021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353021   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027350    0.005383    0.271095 v _215_/C (sg13g2_nand3_1)
     2    0.007735    0.029061    0.038244    0.309340 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.029087    0.000660    0.310000 ^ _284_/B (sg13g2_and2_1)
     1    0.009087    0.032050    0.068894    0.378894 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032076    0.000820    0.379714 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.112976    0.119691    0.499405 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113414    0.005740    0.505145 ^ sine_out[12] (out)
                                              0.505145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355145   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035544    0.002792    0.316031 v _169_/A (sg13g2_nand2_1)
     1    0.004520    0.022123    0.026796    0.342827 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.022124    0.000321    0.343148 ^ _170_/B (sg13g2_nand2_1)
     1    0.006753    0.034492    0.042914    0.386062 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.034503    0.000478    0.386540 v output20/A (sg13g2_buf_2)
     1    0.082576    0.092313    0.113020    0.499560 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.092836    0.005674    0.505234 v sine_out[24] (out)
                                              0.505234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355234   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000165    0.201055 ^ fanout75/A (sg13g2_buf_2)
     6    0.032446    0.049492    0.071217    0.272272 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.049625    0.002104    0.274376 ^ _153_/B (sg13g2_nor2_1)
     3    0.013865    0.036507    0.047838    0.322214 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.036536    0.000828    0.323042 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003663    0.031483    0.046067    0.369109 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.031483    0.000145    0.369254 ^ _160_/B (sg13g2_nor2_1)
     1    0.004573    0.017743    0.025188    0.394442 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.017743    0.000181    0.394623 v output14/A (sg13g2_buf_2)
     1    0.081908    0.091469    0.106158    0.500781 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.091988    0.005628    0.506409 v sine_out[19] (out)
                                              0.506409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356409   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020262    0.000796    0.372723 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003187    0.022748    0.036543    0.409266 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.022748    0.000126    0.409392 v output5/A (sg13g2_buf_2)
     1    0.083786    0.093486    0.109290    0.518681 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.094032    0.005836    0.524518 v sine_out[10] (out)
                                              0.524518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.524518   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374518   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083284    0.001888    0.286355 ^ fanout53/A (sg13g2_buf_8)
     8    0.044844    0.025106    0.073565    0.359920 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029560    0.007966    0.367886 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004917    0.031619    0.039742    0.407628 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.031620    0.000326    0.407954 v output15/A (sg13g2_buf_2)
     1    0.085316    0.095281    0.113210    0.521164 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.095995    0.006720    0.527884 v sine_out[1] (out)
                                              0.527884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.527884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377884   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083288    0.001950    0.286417 ^ fanout55/A (sg13g2_buf_2)
     8    0.034764    0.054075    0.096340    0.382757 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.054467    0.003746    0.386503 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005106    0.022911    0.031554    0.418057 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.022918    0.000320    0.418377 v output16/A (sg13g2_buf_2)
     1    0.082236    0.091354    0.110737    0.529114 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.091453    0.002487    0.531601 v sine_out[20] (out)
                                              0.531601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.531601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381601   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020326    0.001301    0.373228 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005324    0.026659    0.042754    0.415982 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.026673    0.000374    0.416356 v output36/A (sg13g2_buf_2)
     1    0.082756    0.092428    0.110146    0.526503 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.092967    0.005766    0.532268 v sine_out[9] (out)
                                              0.532268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.532268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382268   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083288    0.001950    0.286417 ^ fanout55/A (sg13g2_buf_2)
     8    0.034764    0.054075    0.096340    0.382757 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.054516    0.003958    0.386715 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005711    0.024080    0.032817    0.419531 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024099    0.000367    0.419898 v output11/A (sg13g2_buf_2)
     1    0.081744    0.090840    0.110889    0.530787 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.090931    0.002387    0.533175 v sine_out[16] (out)
                                              0.533175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.533175   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383175   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021971    0.002527    0.317497 ^ _135_/B (sg13g2_nor2_1)
     1    0.006521    0.019747    0.026117    0.343614 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.019765    0.000467    0.344081 v _174_/A (sg13g2_nand2_1)
     1    0.003864    0.017688    0.022188    0.366269 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.017690    0.000293    0.366562 ^ _175_/B (sg13g2_nand2_1)
     1    0.008044    0.038908    0.045440    0.412002 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.038921    0.000576    0.412578 v output22/A (sg13g2_buf_2)
     1    0.083859    0.093732    0.115377    0.527955 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.094326    0.006093    0.534048 v sine_out[26] (out)
                                              0.534048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.534048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384048   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083288    0.001950    0.286417 ^ fanout55/A (sg13g2_buf_2)
     8    0.034764    0.054075    0.096340    0.382757 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.054534    0.004036    0.386793 ^ _167_/A (sg13g2_nor2_1)
     1    0.005069    0.019705    0.035832    0.422625 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.019726    0.000318    0.422943 v output19/A (sg13g2_buf_2)
     1    0.083198    0.092831    0.107787    0.530730 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.093369    0.005774    0.536504 v sine_out[23] (out)
                                              0.536504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.536504   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386504   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035559    0.002852    0.316091 v _144_/A (sg13g2_nand2_1)
     2    0.014299    0.046217    0.046877    0.362968 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.046288    0.001445    0.364413 ^ _145_/B (sg13g2_nand2_1)
     1    0.008366    0.043262    0.053683    0.418096 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043308    0.001120    0.419216 v output9/A (sg13g2_buf_2)
     1    0.081786    0.091028    0.118274    0.537490 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.091120    0.002396    0.539886 v sine_out[14] (out)
                                              0.539886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.539886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389886   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021579    0.000706    0.315676 ^ _183_/A (sg13g2_and2_1)
     2    0.009215    0.032286    0.064375    0.380051 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032295    0.000523    0.380574 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004390    0.021973    0.045895    0.426469 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.021973    0.000172    0.426642 v output25/A (sg13g2_buf_2)
     1    0.084559    0.093764    0.112026    0.538668 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.093870    0.002610    0.541278 v sine_out[29] (out)
                                              0.541278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.541278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391278   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003015    0.013705    0.108158    0.195555 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.013705    0.000119    0.195674 v fanout56/A (sg13g2_buf_1)
     4    0.030061    0.067548    0.081411    0.277085 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.067615    0.001756    0.278841 v _239_/A (sg13g2_and3_1)
     1    0.007398    0.023241    0.069306    0.348147 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.023257    0.000547    0.348694 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005788    0.046760    0.060321    0.409015 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.046776    0.000731    0.409747 ^ output4/A (sg13g2_buf_2)
     1    0.083815    0.114434    0.125498    0.535245 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.115043    0.006794    0.542039 ^ sine_out[0] (out)
                                              0.542039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.542039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392039   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021579    0.000706    0.315676 ^ _183_/A (sg13g2_and2_1)
     2    0.009215    0.032286    0.064375    0.380051 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.032297    0.000573    0.380624 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005238    0.023516    0.046326    0.426949 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.023537    0.000374    0.427323 v output27/A (sg13g2_buf_2)
     1    0.084425    0.094236    0.109694    0.537017 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.094885    0.006376    0.543393 v sine_out[30] (out)
                                              0.543393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.543393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393393   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021807    0.001925    0.316895 ^ _150_/B (sg13g2_and2_1)
     3    0.011553    0.037996    0.071781    0.388676 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.038007    0.000614    0.389291 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003864    0.020532    0.043943    0.433234 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.020533    0.000265    0.433499 v output18/A (sg13g2_buf_2)
     1    0.082336    0.091949    0.107481    0.540980 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.092478    0.005699    0.546680 v sine_out[22] (out)
                                              0.546680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.546680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396680   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035646    0.003167    0.316405 v _152_/B (sg13g2_nor2_2)
     4    0.026612    0.078990    0.077072    0.393478 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.079065    0.001964    0.395442 ^ _277_/B (sg13g2_nor2_1)
     1    0.005654    0.023193    0.038781    0.434223 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.023193    0.000197    0.434420 v output32/A (sg13g2_buf_2)
     1    0.082936    0.092611    0.108842    0.543263 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.093166    0.005858    0.549121 v sine_out[5] (out)
                                              0.549121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.549121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399121   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.020937    0.001232    0.264031 ^ fanout65/A (sg13g2_buf_8)
     8    0.039821    0.021516    0.050939    0.314970 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021807    0.001925    0.316895 ^ _150_/B (sg13g2_and2_1)
     3    0.011553    0.037996    0.071781    0.388676 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.037998    0.000316    0.388992 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.006524    0.025627    0.052035    0.441027 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.025653    0.000626    0.441652 v output17/A (sg13g2_buf_2)
     1    0.082378    0.092045    0.109446    0.551099 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.092574    0.005702    0.556800 v sine_out[21] (out)
                                              0.556800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.556800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406800   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009544    0.031406    0.120893    0.209621 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.031411    0.000389    0.210010 ^ fanout70/A (sg13g2_buf_8)
     8    0.059968    0.028419    0.058096    0.268105 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.029538    0.004232    0.272337 ^ _140_/B (sg13g2_nor2_2)
     5    0.027028    0.035196    0.040902    0.313239 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.035646    0.003167    0.316405 v _152_/B (sg13g2_nor2_2)
     4    0.026612    0.078990    0.077072    0.393478 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.079037    0.001558    0.395036 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003807    0.023889    0.057040    0.452076 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.023890    0.000275    0.452352 v output6/A (sg13g2_buf_2)
     1    0.083586    0.092789    0.111976    0.564328 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.092901    0.002669    0.566996 v sine_out[11] (out)
                                              0.566996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.566996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.416996   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015580    0.000491    0.087675 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.014202    0.035502    0.126347    0.214022 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.035510    0.000534    0.214556 v fanout67/A (sg13g2_buf_8)
     8    0.046017    0.022170    0.059804    0.274360 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.022979    0.003030    0.277390 v _125_/A (sg13g2_inv_2)
     3    0.017391    0.028400    0.029313    0.306703 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.028471    0.001140    0.307843 ^ fanout50/A (sg13g2_buf_8)
     8    0.040958    0.022091    0.053030    0.360873 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.023743    0.004558    0.365431 ^ _185_/A (sg13g2_nor2_2)
     5    0.026189    0.035384    0.041120    0.406551 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.035425    0.000956    0.407507 v _278_/B (sg13g2_nor2_1)
     1    0.004177    0.036738    0.040431    0.447937 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036738    0.000280    0.448217 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.112969    0.121648    0.569865 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113377    0.005539    0.575404 ^ sine_out[6] (out)
                                              0.575404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.575404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425404   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020264    0.000809    0.372736 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020749    0.035400    0.067841    0.440577 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.035453    0.001103    0.441680 ^ _276_/A (sg13g2_nor2_1)
     1    0.003412    0.019118    0.027481    0.469161 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.019119    0.000136    0.469297 v output31/A (sg13g2_buf_2)
     1    0.083080    0.092677    0.107592    0.576889 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.093181    0.005593    0.582482 v sine_out[4] (out)
                                              0.582482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.582482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.432482   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.023217    0.002207    0.318270 ^ fanout63/A (sg13g2_buf_1)
     5    0.027594    0.076302    0.086080    0.404350 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.076407    0.002294    0.406644 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006621    0.029293    0.065072    0.471716 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.029316    0.000645    0.472361 v output8/A (sg13g2_buf_2)
     1    0.082715    0.092403    0.111165    0.583526 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.092924    0.005669    0.589195 v sine_out[13] (out)
                                              0.589195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.589195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439195   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009740    0.031880    0.120989    0.208431 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.031885    0.000399    0.208830 ^ fanout66/A (sg13g2_buf_8)
     5    0.035741    0.020824    0.053969    0.262798 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.021150    0.002202    0.265000 ^ fanout64/A (sg13g2_buf_8)
     7    0.043924    0.022739    0.051063    0.316063 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.024423    0.004745    0.320808 ^ fanout62/A (sg13g2_buf_8)
     8    0.034599    0.020225    0.051120    0.371927 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.020264    0.000809    0.372736 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020749    0.035400    0.067841    0.440577 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.035480    0.001353    0.441930 ^ _279_/A (sg13g2_nor2_1)
     1    0.007262    0.026155    0.034152    0.476083 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.026186    0.000685    0.476768 v output34/A (sg13g2_buf_2)
     1    0.082845    0.092554    0.109880    0.586647 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.093118    0.005900    0.592547 v sine_out[7] (out)
                                              0.592547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442547   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027036    0.004897    0.270610 v fanout69/A (sg13g2_buf_8)
     8    0.036390    0.019435    0.055039    0.325648 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.019915    0.002521    0.328169 v _146_/B1 (sg13g2_o21ai_1)
     4    0.018259    0.064435    0.059250    0.387420 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.064439    0.000456    0.387875 ^ _171_/A (sg13g2_nand2_1)
     1    0.006512    0.036991    0.050998    0.438873 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.037013    0.000409    0.439282 v _172_/B (sg13g2_nand2_1)
     1    0.006627    0.028892    0.035039    0.474321 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.028905    0.000474    0.474795 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.114262    0.119141    0.593936 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114731    0.005970    0.599905 ^ sine_out[25] (out)
                                              0.599905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.599905   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449905   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    0.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003058    0.016280    0.108549    0.195946 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.016280    0.000121    0.196067 ^ fanout56/A (sg13g2_buf_1)
     4    0.030283    0.083220    0.088400    0.284466 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.083284    0.001888    0.286355 ^ fanout53/A (sg13g2_buf_8)
     8    0.044844    0.025106    0.073565    0.359920 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.028440    0.006658    0.366578 ^ _143_/A (sg13g2_nor2_1)
     2    0.007409    0.025131    0.032361    0.398940 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.025133    0.000217    0.399156 v _147_/A (sg13g2_nand2_1)
     2    0.016548    0.049631    0.047372    0.446528 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.049712    0.001645    0.448173 ^ _149_/B (sg13g2_nand2_1)
     1    0.010005    0.049859    0.059555    0.507728 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.049912    0.001323    0.509050 v output10/A (sg13g2_buf_2)
     1    0.081743    0.091009    0.120769    0.629820 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.091132    0.002387    0.632207 v sine_out[15] (out)
                                              0.632207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.632207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.482207   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136725    0.000592    0.650690 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007968    0.058522    0.084660    0.735350 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058522    0.000240    0.735590 v _235_/A2 (sg13g2_o21ai_1)
     1    0.007225    0.074653    0.082465    0.818055 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.074654    0.000437    0.818492 ^ _239_/B (sg13g2_and3_1)
     1    0.007479    0.033128    0.100332    0.918825 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033140    0.000555    0.919380 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005720    0.055334    0.053542    0.972922 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055336    0.000720    0.973641 v output4/A (sg13g2_buf_2)
     1    0.083815    0.093964    0.121066    1.094707 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094702    0.006776    1.101483 v sine_out[0] (out)
                                              1.101483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.101483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.748517   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136725    0.000592    0.650690 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007968    0.058522    0.084660    0.735350 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058522    0.000248    0.735599 v _267_/A1 (sg13g2_o21ai_1)
     1    0.006084    0.065913    0.080423    0.816021 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.065914    0.000383    0.816405 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004780    0.042338    0.055502    0.871906 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.042340    0.000495    0.872402 v _273_/A (sg13g2_nor2_1)
     1    0.004332    0.040706    0.046095    0.918497 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.040707    0.000323    0.918821 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004917    0.042475    0.045622    0.964442 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.042475    0.000326    0.964769 v output15/A (sg13g2_buf_2)
     1    0.085316    0.095374    0.117359    1.082128 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.096087    0.006720    1.088848 v sine_out[1] (out)
                                              1.088848   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.088848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.761152   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136730    0.000912    0.651010 ^ _147_/B (sg13g2_nand2_1)
     2    0.016086    0.085642    0.103691    0.754701 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.085674    0.001524    0.756225 v _275_/B (sg13g2_nor2_1)
     1    0.006064    0.053756    0.060312    0.816537 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.053784    0.000559    0.817096 ^ output30/A (sg13g2_buf_2)
     1    0.083636    0.113850    0.130853    0.947949 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113958    0.002891    0.950840 ^ sine_out[3] (out)
                                              0.950840   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.950840   data arrival time
---------------------------------------------------------------------------------------------
                                              2.899160   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136731    0.000964    0.651063 ^ _185_/B (sg13g2_nor2_2)
     5    0.026189    0.057290    0.078377    0.729440 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.057349    0.001469    0.730909 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005673    0.065832    0.074669    0.805579 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.065833    0.000349    0.805927 ^ output29/A (sg13g2_buf_2)
     1    0.083790    0.114423    0.132936    0.938864 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.115016    0.006701    0.945565 ^ sine_out[32] (out)
                                              0.945565   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.945565   data arrival time
---------------------------------------------------------------------------------------------
                                              2.904435   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136730    0.000912    0.651010 ^ _147_/B (sg13g2_nand2_1)
     2    0.016086    0.085642    0.103691    0.754701 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.085677    0.001588    0.756289 v _149_/B (sg13g2_nand2_1)
     1    0.010072    0.047338    0.057485    0.813774 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.047400    0.001335    0.815110 ^ output10/A (sg13g2_buf_2)
     1    0.081743    0.111339    0.127032    0.942142 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.111415    0.002389    0.944531 ^ sine_out[15] (out)
                                              0.944531   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.944531   data arrival time
---------------------------------------------------------------------------------------------
                                              2.905469   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136731    0.000964    0.651063 ^ _185_/B (sg13g2_nor2_2)
     5    0.026189    0.057290    0.078377    0.729440 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.057350    0.001481    0.730921 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005306    0.049392    0.063779    0.794700 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.049393    0.000380    0.795080 ^ output27/A (sg13g2_buf_2)
     1    0.084425    0.115180    0.127362    0.922442 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115715    0.006391    0.928834 ^ sine_out[30] (out)
                                              0.928834   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.928834   data arrival time
---------------------------------------------------------------------------------------------
                                              2.921166   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032782    0.001898    0.563547 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021959    0.162166    0.144382    0.707929 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162221    0.002468    0.710398 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006524    0.056870    0.084584    0.794982 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.056872    0.000626    0.795608 v output17/A (sg13g2_buf_2)
     1    0.082378    0.092319    0.121376    0.916984 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.092847    0.005702    0.922686 v sine_out[21] (out)
                                              0.922686   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.922686   data arrival time
---------------------------------------------------------------------------------------------
                                              2.927314   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032782    0.001898    0.563547 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021959    0.162166    0.144382    0.707929 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162230    0.002653    0.710582 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004390    0.056501    0.077785    0.788368 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.056501    0.000173    0.788540 v output25/A (sg13g2_buf_2)
     1    0.084559    0.094021    0.125241    0.913781 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.094127    0.002610    0.916391 v sine_out[29] (out)
                                              0.916391   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.916391   data arrival time
---------------------------------------------------------------------------------------------
                                              2.933609   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032782    0.001898    0.563547 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021959    0.162166    0.144382    0.707929 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162228    0.002606    0.710535 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003187    0.045659    0.071902    0.782437 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.045659    0.000126    0.782563 v output5/A (sg13g2_buf_2)
     1    0.083786    0.093683    0.118045    0.900608 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.094228    0.005837    0.906445 v sine_out[10] (out)
                                              0.906445   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.906445   data arrival time
---------------------------------------------------------------------------------------------
                                              2.943556   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136731    0.000964    0.651063 ^ _185_/B (sg13g2_nor2_2)
     5    0.026189    0.057290    0.078377    0.729440 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.057315    0.000957    0.730396 v _278_/B (sg13g2_nor2_1)
     1    0.004177    0.040524    0.045503    0.775899 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.040525    0.000280    0.776179 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.112972    0.123115    0.899294 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113379    0.005539    0.904833 ^ sine_out[6] (out)
                                              0.904833   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.904833   data arrival time
---------------------------------------------------------------------------------------------
                                              2.945167   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136723    0.000456    0.650554 ^ _171_/A (sg13g2_nand2_1)
     1    0.006512    0.052568    0.067633    0.718187 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.052570    0.000409    0.718596 v _172_/B (sg13g2_nand2_1)
     1    0.006627    0.032688    0.039460    0.758056 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.032690    0.000474    0.758530 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.114213    0.120613    0.879143 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.114682    0.005970    0.885112 ^ sine_out[25] (out)
                                              0.885112   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.885112   data arrival time
---------------------------------------------------------------------------------------------
                                              2.964888   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032782    0.001898    0.563547 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021959    0.162166    0.144382    0.707929 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.162221    0.002453    0.710382 ^ _276_/B (sg13g2_nor2_1)
     1    0.003412    0.036661    0.045454    0.755836 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.036661    0.000136    0.755972 v output31/A (sg13g2_buf_2)
     1    0.083080    0.092841    0.114358    0.870331 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.093345    0.005593    0.875924 v sine_out[4] (out)
                                              0.875924   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.875924   data arrival time
---------------------------------------------------------------------------------------------
                                              2.974076   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005125    0.020937    0.112636    0.201059 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020937    0.000346    0.201405 ^ fanout73/A (sg13g2_buf_1)
     5    0.028418    0.078478    0.086144    0.287550 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.078661    0.003083    0.290633 ^ fanout72/A (sg13g2_buf_2)
     5    0.032245    0.050480    0.093505    0.384138 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.050574    0.001565    0.385703 ^ _137_/B (sg13g2_nand3_1)
     5    0.030354    0.188411    0.171791    0.557494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188456    0.002445    0.559938 v _138_/B (sg13g2_nor2_1)
     2    0.011015    0.094407    0.105027    0.664966 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.094413    0.000655    0.665621 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006621    0.050223    0.070601    0.736222 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.050226    0.000645    0.736867 v output8/A (sg13g2_buf_2)
     1    0.082715    0.092585    0.119155    0.856023 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.093105    0.005669    0.861692 v sine_out[13] (out)
                                              0.861692   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.861692   data arrival time
---------------------------------------------------------------------------------------------
                                              2.988308   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005082    0.017403    0.111749    0.200173 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017414    0.000342    0.200515 v fanout73/A (sg13g2_buf_1)
     5    0.027976    0.063370    0.079054    0.279569 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.063586    0.003019    0.282587 v fanout72/A (sg13g2_buf_2)
     5    0.031943    0.042861    0.086354    0.368941 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.042958    0.001780    0.370720 v fanout71/A (sg13g2_buf_8)
     8    0.042212    0.021471    0.062526    0.433247 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.021570    0.000909    0.434156 v _141_/A (sg13g2_or2_1)
     3    0.017354    0.047472    0.093606    0.527763 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.047482    0.000663    0.528425 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009984    0.089078    0.091575    0.620001 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.089086    0.000642    0.620642 ^ _174_/B (sg13g2_nand2_1)
     1    0.003580    0.031152    0.049028    0.669670 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.031153    0.000270    0.669940 v _175_/B (sg13g2_nand2_1)
     1    0.008112    0.032494    0.036274    0.706214 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.032511    0.000582    0.706797 ^ output22/A (sg13g2_buf_2)
     1    0.083859    0.114327    0.120542    0.827339 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114817    0.006107    0.833446 ^ sine_out[26] (out)
                                              0.833446   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.833446   data arrival time
---------------------------------------------------------------------------------------------
                                              3.016554   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005125    0.020937    0.112636    0.201059 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020937    0.000346    0.201405 ^ fanout73/A (sg13g2_buf_1)
     5    0.028418    0.078478    0.086144    0.287550 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.078661    0.003083    0.290633 ^ fanout72/A (sg13g2_buf_2)
     5    0.032245    0.050480    0.093505    0.384138 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.050574    0.001565    0.385703 ^ _137_/B (sg13g2_nand3_1)
     5    0.030354    0.188411    0.171791    0.557494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188456    0.002445    0.559938 v _138_/B (sg13g2_nor2_1)
     2    0.011015    0.094407    0.105027    0.664966 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.094413    0.000665    0.665631 ^ _279_/B (sg13g2_nor2_1)
     1    0.007262    0.034328    0.046592    0.712223 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034350    0.000685    0.712908 v output34/A (sg13g2_buf_2)
     1    0.082845    0.092626    0.112999    0.825907 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.093189    0.005900    0.831808 v sine_out[7] (out)
                                              0.831808   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.831808   data arrival time
---------------------------------------------------------------------------------------------
                                              3.018192   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009513    0.025979    0.118709    0.206151 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025986    0.000389    0.206540 v fanout66/A (sg13g2_buf_8)
     5    0.035372    0.019179    0.054509    0.261050 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.019294    0.001216    0.262266 v fanout65/A (sg13g2_buf_8)
     8    0.039397    0.019820    0.053012    0.315278 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.019918    0.000915    0.316193 v _142_/A (sg13g2_or2_1)
     7    0.038185    0.088262    0.126393    0.442586 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088429    0.002798    0.445384 v _143_/B (sg13g2_nor2_1)
     2    0.007728    0.061919    0.068484    0.513868 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061941    0.000250    0.514119 ^ _144_/B (sg13g2_nand2_1)
     2    0.013837    0.073039    0.075396    0.589514 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073051    0.000796    0.590310 v _212_/B (sg13g2_nor2_1)
     2    0.012649    0.083989    0.085111    0.675421 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.083996    0.000661    0.676082 ^ output26/A (sg13g2_buf_2)
     1    0.085627    0.117149    0.139362    0.815444 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.118427    0.009864    0.825308 ^ sine_out[2] (out)
                                              0.825308   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.825308   data arrival time
---------------------------------------------------------------------------------------------
                                              3.024692   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005125    0.020937    0.112636    0.201059 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020937    0.000346    0.201405 ^ fanout73/A (sg13g2_buf_1)
     5    0.028418    0.078478    0.086144    0.287550 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.078661    0.003083    0.290633 ^ fanout72/A (sg13g2_buf_2)
     5    0.032245    0.050480    0.093505    0.384138 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.050574    0.001565    0.385703 ^ _137_/B (sg13g2_nand3_1)
     5    0.030354    0.188411    0.171791    0.557494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188448    0.002208    0.559701 v _156_/B (sg13g2_nand2b_1)
     2    0.008288    0.060669    0.072712    0.632413 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060672    0.000486    0.632899 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006334    0.043902    0.059898    0.692797 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.043903    0.000406    0.693203 v output13/A (sg13g2_buf_2)
     1    0.081757    0.090502    0.118925    0.812128 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.090583    0.001809    0.813936 v sine_out[18] (out)
                                              0.813936   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.813936   data arrival time
---------------------------------------------------------------------------------------------
                                              3.036064   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005125    0.020937    0.112636    0.201059 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020937    0.000346    0.201405 ^ fanout73/A (sg13g2_buf_1)
     5    0.028418    0.078478    0.086144    0.287550 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.078661    0.003083    0.290633 ^ fanout72/A (sg13g2_buf_2)
     5    0.032245    0.050480    0.093505    0.384138 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.050574    0.001565    0.385703 ^ _137_/B (sg13g2_nand3_1)
     5    0.030354    0.188411    0.171791    0.557494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188448    0.002208    0.559701 v _156_/B (sg13g2_nand2b_1)
     2    0.008288    0.060669    0.072712    0.632413 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.060673    0.000504    0.632917 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004051    0.035031    0.046187    0.679104 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035031    0.000296    0.679400 v output23/A (sg13g2_buf_2)
     1    0.083684    0.094054    0.111482    0.790882 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.095397    0.009061    0.799944 v sine_out[27] (out)
                                              0.799944   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.799944   data arrival time
---------------------------------------------------------------------------------------------
                                              3.050056   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027036    0.004897    0.270610 v fanout69/A (sg13g2_buf_8)
     8    0.036390    0.019435    0.055039    0.325648 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.019913    0.002514    0.328163 v _126_/A (sg13g2_inv_1)
     3    0.014795    0.043251    0.041226    0.369388 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.043261    0.000547    0.369936 ^ _161_/B (sg13g2_nand2_1)
     3    0.017886    0.079651    0.081946    0.451882 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079667    0.000953    0.452834 v _177_/B (sg13g2_nand2_1)
     3    0.013850    0.055850    0.065414    0.518248 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.055854    0.000380    0.518628 ^ _179_/A (sg13g2_nand2_1)
     2    0.010012    0.053173    0.060197    0.578825 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.053184    0.000626    0.579451 v _281_/B (sg13g2_nor2_1)
     1    0.010270    0.069016    0.068727    0.648177 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.069070    0.001559    0.649736 ^ output35/A (sg13g2_buf_2)
     1    0.082488    0.112653    0.133662    0.783399 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113107    0.005826    0.789224 ^ sine_out[8] (out)
                                              0.789224   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.789224   data arrival time
---------------------------------------------------------------------------------------------
                                              3.060776   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005125    0.020937    0.112636    0.201059 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020937    0.000346    0.201405 ^ fanout73/A (sg13g2_buf_1)
     5    0.028418    0.078478    0.086144    0.287550 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.078661    0.003083    0.290633 ^ fanout72/A (sg13g2_buf_2)
     5    0.032245    0.050480    0.093505    0.384138 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.050574    0.001565    0.385703 ^ _137_/B (sg13g2_nand3_1)
     5    0.030354    0.188411    0.171791    0.557494 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.188453    0.002361    0.559855 v _166_/A (sg13g2_nor2_1)
     1    0.003441    0.050955    0.063569    0.623424 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.050955    0.000137    0.623561 ^ _167_/B (sg13g2_nor2_1)
     1    0.005069    0.025651    0.030655    0.654217 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025652    0.000319    0.654535 v output19/A (sg13g2_buf_2)
     1    0.083198    0.092883    0.110051    0.764587 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.093421    0.005774    0.770361 v sine_out[23] (out)
                                              0.770361   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.770361   data arrival time
---------------------------------------------------------------------------------------------
                                              3.079639   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009513    0.025979    0.118709    0.206151 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025986    0.000389    0.206540 v fanout66/A (sg13g2_buf_8)
     5    0.035372    0.019179    0.054509    0.261050 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.019294    0.001216    0.262266 v fanout65/A (sg13g2_buf_8)
     8    0.039397    0.019820    0.053012    0.315278 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.019918    0.000915    0.316193 v _142_/A (sg13g2_or2_1)
     7    0.038185    0.088262    0.126393    0.442586 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088429    0.002798    0.445384 v _143_/B (sg13g2_nor2_1)
     2    0.007728    0.061919    0.068484    0.513868 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061941    0.000250    0.514119 ^ _144_/B (sg13g2_nand2_1)
     2    0.013837    0.073039    0.075396    0.589514 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073076    0.001376    0.590890 v _145_/B (sg13g2_nand2_1)
     1    0.008434    0.040772    0.049488    0.640377 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.040825    0.001133    0.641511 ^ output9/A (sg13g2_buf_2)
     1    0.081786    0.111382    0.124520    0.766031 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.111458    0.002398    0.768429 ^ sine_out[14] (out)
                                              0.768429   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.768429   data arrival time
---------------------------------------------------------------------------------------------
                                              3.081571   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005082    0.017403    0.111749    0.200173 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017414    0.000342    0.200515 v fanout73/A (sg13g2_buf_1)
     5    0.027976    0.063370    0.079054    0.279569 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.063586    0.003019    0.282587 v fanout72/A (sg13g2_buf_2)
     5    0.031943    0.042861    0.086354    0.368941 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.042958    0.001780    0.370720 v fanout71/A (sg13g2_buf_8)
     8    0.042212    0.021471    0.062526    0.433247 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.021474    0.000124    0.433371 v _158_/B (sg13g2_nor2_1)
     3    0.017676    0.101647    0.087087    0.520458 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.101668    0.001214    0.521672 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003485    0.041715    0.061779    0.583451 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.041715    0.000138    0.583589 v _160_/B (sg13g2_nor2_1)
     1    0.004641    0.039961    0.043749    0.627338 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.039961    0.000184    0.627522 ^ output14/A (sg13g2_buf_2)
     1    0.081908    0.111785    0.122007    0.749529 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112213    0.005640    0.755169 ^ sine_out[19] (out)
                                              0.755169   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.755169   data arrival time
---------------------------------------------------------------------------------------------
                                              3.094831   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005082    0.017403    0.111749    0.200173 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017414    0.000342    0.200515 v fanout73/A (sg13g2_buf_1)
     5    0.027976    0.063370    0.079054    0.279569 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.063586    0.003019    0.282587 v fanout72/A (sg13g2_buf_2)
     5    0.031943    0.042861    0.086354    0.368941 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.042943    0.001647    0.370588 v _140_/A (sg13g2_nor2_2)
     5    0.027824    0.084033    0.084105    0.454693 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.084233    0.003296    0.457989 ^ _152_/B (sg13g2_nor2_2)
     4    0.026385    0.046691    0.062989    0.520978 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046741    0.001234    0.522212 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004233    0.079687    0.088409    0.610621 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.079688    0.000284    0.610904 ^ output12/A (sg13g2_buf_2)
     1    0.081679    0.111323    0.139489    0.750394 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.111397    0.002360    0.752753 ^ sine_out[17] (out)
                                              0.752753   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.752753   data arrival time
---------------------------------------------------------------------------------------------
                                              3.097247   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    0.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009317    0.025591    0.118656    0.207384 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025597    0.000379    0.207764 v fanout70/A (sg13g2_buf_8)
     8    0.058410    0.025395    0.057949    0.265712 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.027036    0.004897    0.270610 v fanout69/A (sg13g2_buf_8)
     8    0.036390    0.019435    0.055039    0.325648 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.019913    0.002514    0.328163 v _126_/A (sg13g2_inv_1)
     3    0.014795    0.043251    0.041226    0.369388 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.043261    0.000547    0.369936 ^ _161_/B (sg13g2_nand2_1)
     3    0.017886    0.079651    0.081946    0.451882 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.079667    0.000953    0.452834 v _177_/B (sg13g2_nand2_1)
     3    0.013850    0.055850    0.065414    0.518248 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.055854    0.000380    0.518628 ^ _179_/A (sg13g2_nand2_1)
     2    0.010012    0.053173    0.060197    0.578825 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.053182    0.000575    0.579400 v _180_/B (sg13g2_nand2_1)
     1    0.005541    0.030348    0.037218    0.616618 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.030349    0.000413    0.617031 ^ output24/A (sg13g2_buf_2)
     1    0.084388    0.115426    0.117858    0.734889 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.116554    0.009219    0.744108 ^ sine_out[28] (out)
                                              0.744108   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.744108   data arrival time
---------------------------------------------------------------------------------------------
                                              3.105892   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002969    0.016078    0.108382    0.195788 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016078    0.000118    0.195906 ^ fanout61/A (sg13g2_buf_1)
     5    0.029595    0.081469    0.086886    0.282792 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.081476    0.000661    0.283453 ^ fanout60/A (sg13g2_buf_1)
     4    0.027472    0.076433    0.104793    0.388246 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.076479    0.001531    0.389777 ^ fanout59/A (sg13g2_buf_1)
     4    0.018702    0.055052    0.087432    0.477208 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.055057    0.000576    0.477784 ^ _181_/A (sg13g2_and2_1)
     4    0.018717    0.056695    0.093942    0.571726 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056713    0.000982    0.572708 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003765    0.033720    0.038901    0.611610 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.033720    0.000280    0.611890 v output28/A (sg13g2_buf_2)
     1    0.083502    0.094303    0.107623    0.719513 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.097078    0.012835    0.732347 v sine_out[31] (out)
                                              0.732347   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.732347   data arrival time
---------------------------------------------------------------------------------------------
                                              3.117653   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002969    0.016078    0.108382    0.195788 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016078    0.000118    0.195906 ^ fanout61/A (sg13g2_buf_1)
     5    0.029595    0.081469    0.086886    0.282792 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.081476    0.000661    0.283453 ^ fanout60/A (sg13g2_buf_1)
     4    0.027472    0.076433    0.104793    0.388246 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.076479    0.001531    0.389777 ^ fanout59/A (sg13g2_buf_1)
     4    0.018702    0.055052    0.087432    0.477208 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.055069    0.000937    0.478146 ^ _150_/A (sg13g2_and2_1)
     3    0.011553    0.038860    0.079915    0.558061 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.038869    0.000603    0.558664 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.005106    0.039406    0.048042    0.606706 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.039406    0.000320    0.607025 v output16/A (sg13g2_buf_2)
     1    0.082236    0.091495    0.117033    0.724058 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.091593    0.002487    0.726545 v sine_out[20] (out)
                                              0.726545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.726545   data arrival time
---------------------------------------------------------------------------------------------
                                              3.123455   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002969    0.016078    0.108382    0.195788 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.016078    0.000118    0.195906 ^ fanout61/A (sg13g2_buf_1)
     5    0.029595    0.081469    0.086886    0.282792 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.081476    0.000661    0.283453 ^ fanout60/A (sg13g2_buf_1)
     4    0.027472    0.076433    0.104793    0.388246 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.076479    0.001531    0.389777 ^ fanout59/A (sg13g2_buf_1)
     4    0.018702    0.055052    0.087432    0.477208 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.055069    0.000937    0.478146 ^ _150_/A (sg13g2_and2_1)
     3    0.011553    0.038860    0.079915    0.558061 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.038870    0.000614    0.558676 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003864    0.037926    0.044208    0.602884 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.037927    0.000265    0.603149 v output18/A (sg13g2_buf_2)
     1    0.082336    0.092102    0.114127    0.717276 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.092631    0.005700    0.722976 v sine_out[22] (out)
                                              0.722976   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.722976   data arrival time
---------------------------------------------------------------------------------------------
                                              3.127024   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009513    0.025979    0.118709    0.206151 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025986    0.000389    0.206540 v fanout66/A (sg13g2_buf_8)
     5    0.035372    0.019179    0.054509    0.261050 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.019294    0.001216    0.262266 v fanout65/A (sg13g2_buf_8)
     8    0.039397    0.019820    0.053012    0.315278 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.019918    0.000915    0.316193 v _142_/A (sg13g2_or2_1)
     7    0.038185    0.088262    0.126393    0.442586 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088456    0.003063    0.445649 v _168_/B (sg13g2_nor2_1)
     2    0.007993    0.063220    0.069628    0.515277 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.063224    0.000402    0.515679 ^ _169_/B (sg13g2_nand2_1)
     1    0.004236    0.036825    0.045250    0.560928 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.036826    0.000297    0.561226 v _170_/B (sg13g2_nand2_1)
     1    0.006820    0.030148    0.035381    0.596607 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.030166    0.000485    0.597092 ^ output20/A (sg13g2_buf_2)
     1    0.082576    0.112633    0.118767    0.715859 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113064    0.005686    0.721545 ^ sine_out[24] (out)
                                              0.721545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.721545   data arrival time
---------------------------------------------------------------------------------------------
                                              3.128455   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    0.088423 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.005082    0.017403    0.111749    0.200173 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017414    0.000342    0.200515 v fanout73/A (sg13g2_buf_1)
     5    0.027976    0.063370    0.079054    0.279569 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.063586    0.003019    0.282587 v fanout72/A (sg13g2_buf_2)
     5    0.031943    0.042861    0.086354    0.368941 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.042943    0.001647    0.370588 v _140_/A (sg13g2_nor2_2)
     5    0.027824    0.084033    0.084105    0.454693 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.084233    0.003296    0.457989 ^ _152_/B (sg13g2_nor2_2)
     4    0.026385    0.046691    0.062989    0.520978 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046770    0.001538    0.522516 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003874    0.045851    0.055513    0.578029 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.045851    0.000281    0.578310 ^ output6/A (sg13g2_buf_2)
     1    0.083586    0.113748    0.127877    0.706187 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.113841    0.002671    0.708858 ^ sine_out[11] (out)
                                              0.708858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.708858   data arrival time
---------------------------------------------------------------------------------------------
                                              3.141142   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002926    0.013545    0.108012    0.195418 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.013545    0.000116    0.195534 v fanout61/A (sg13g2_buf_1)
     5    0.029620    0.066681    0.080451    0.275985 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.066909    0.003176    0.279161 v fanout57/A (sg13g2_buf_2)
     8    0.037347    0.049226    0.091283    0.370444 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.049789    0.004270    0.374714 v _130_/A (sg13g2_nor2_1)
     2    0.011424    0.072209    0.074909    0.449623 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.072233    0.001081    0.450704 ^ _136_/B (sg13g2_nand2b_2)
     4    0.021349    0.060771    0.068393    0.519098 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060806    0.001200    0.520297 v _277_/A (sg13g2_nor2_1)
     1    0.005721    0.045849    0.055519    0.575816 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.045849    0.000201    0.576017 ^ output32/A (sg13g2_buf_2)
     1    0.082936    0.113192    0.125040    0.701057 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.113650    0.005871    0.706928 ^ sine_out[5] (out)
                                              0.706928   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.706928   data arrival time
---------------------------------------------------------------------------------------------
                                              3.143071   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002926    0.013545    0.108012    0.195418 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.013545    0.000116    0.195534 v fanout61/A (sg13g2_buf_1)
     5    0.029620    0.066681    0.080451    0.275985 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.066909    0.003176    0.279161 v fanout57/A (sg13g2_buf_2)
     8    0.037347    0.049226    0.091283    0.370444 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.049371    0.002241    0.372685 v _131_/A (sg13g2_or2_1)
     6    0.025954    0.062986    0.117344    0.490029 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.062994    0.000740    0.490770 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005392    0.052782    0.060211    0.550980 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.052783    0.000380    0.551360 ^ output36/A (sg13g2_buf_2)
     1    0.082756    0.112955    0.127668    0.679029 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.113400    0.005778    0.684807 ^ sine_out[9] (out)
                                              0.684807   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.684807   data arrival time
---------------------------------------------------------------------------------------------
                                              3.165193   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000223    0.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002926    0.013545    0.108012    0.195418 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.013545    0.000116    0.195534 v fanout61/A (sg13g2_buf_1)
     5    0.029620    0.066681    0.080451    0.275985 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.066909    0.003176    0.279161 v fanout57/A (sg13g2_buf_2)
     8    0.037347    0.049226    0.091283    0.370444 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.049789    0.004270    0.374714 v _130_/A (sg13g2_nor2_1)
     2    0.011424    0.072209    0.074909    0.449623 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.072216    0.000581    0.450204 ^ _284_/A (sg13g2_and2_1)
     1    0.009087    0.033345    0.080396    0.530601 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.033370    0.000820    0.531421 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.112979    0.120192    0.651614 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.113417    0.005740    0.657354 ^ sine_out[12] (out)
                                              0.657354   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.657354   data arrival time
---------------------------------------------------------------------------------------------
                                              3.192646   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009513    0.025979    0.118709    0.206151 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025986    0.000389    0.206540 v fanout66/A (sg13g2_buf_8)
     5    0.035372    0.019179    0.054509    0.261050 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.019294    0.001216    0.262266 v fanout65/A (sg13g2_buf_8)
     8    0.039397    0.019820    0.053012    0.315278 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.019918    0.000915    0.316193 v _142_/A (sg13g2_or2_1)
     7    0.038185    0.088262    0.126393    0.442586 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088522    0.003629    0.446215 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005778    0.054320    0.073941    0.520157 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.054321    0.000373    0.520530 ^ output11/A (sg13g2_buf_2)
     1    0.081744    0.111355    0.129711    0.650241 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.111431    0.002389    0.652630 ^ sine_out[16] (out)
                                              0.652630   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.652630   data arrival time
---------------------------------------------------------------------------------------------
                                              3.197370   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010676    0.028305    0.120782    0.209780 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.028320    0.000612    0.210392 v _127_/A (sg13g2_inv_1)
     1    0.007789    0.027399    0.030162    0.240554 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.027409    0.000426    0.240980 ^ output3/A (sg13g2_buf_2)
     1    0.082415    0.112292    0.118778    0.359758 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112501    0.003973    0.363731 ^ signB (out)
                                              0.363731   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.363731   data arrival time
---------------------------------------------------------------------------------------------
                                              3.486269   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    0.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010806    0.034466    0.123167    0.212166 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.034479    0.000635    0.212801 ^ output2/A (sg13g2_buf_2)
     1    0.080918    0.110327    0.120431    0.333232 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110502    0.003609    0.336841 ^ sign (out)
                                              0.336841   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.336841   data arrival time
---------------------------------------------------------------------------------------------
                                              3.513159   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032692    0.001297    0.562946 v _193_/A1 (sg13g2_o21ai_1)
     2    0.012513    0.105615    0.102410    0.665357 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.105620    0.000558    0.665915 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011718    0.073221    0.092627    0.758542 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.073230    0.000671    0.759213 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012605    0.105735    0.115154    0.874367 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105744    0.000762    0.875129 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012995    0.074271    0.094729    0.969858 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074285    0.000851    0.970709 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007651    0.079286    0.089973    1.060682 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.079287    0.000320    1.061002 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001916    0.039268    0.070686    1.131688 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.039268    0.000072    1.131760 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.131760   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    5.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044511    5.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000213    5.087397 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937397   clock uncertainty
                                  0.000000    4.937397   clock reconvergence pessimism
                                 -0.081171    4.856226   library setup time
                                              4.856226   data required time
---------------------------------------------------------------------------------------------
                                              4.856226   data required time
                                             -1.131760   data arrival time
---------------------------------------------------------------------------------------------
                                              3.724467   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032692    0.001297    0.562946 v _193_/A1 (sg13g2_o21ai_1)
     2    0.012513    0.105615    0.102410    0.665357 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.105620    0.000558    0.665915 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011718    0.073221    0.092627    0.758542 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.073230    0.000671    0.759213 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012605    0.105735    0.115154    0.874367 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105744    0.000762    0.875129 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012995    0.074271    0.094729    0.969858 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074293    0.001036    0.970894 v _208_/B (sg13g2_xor2_1)
     1    0.002619    0.039888    0.074746    1.045640 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.039888    0.000096    1.045736 v _298_/D (sg13g2_dfrbpq_1)
                                              1.045736   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    5.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044511    5.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015577    0.000222    5.087407 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937407   clock uncertainty
                                  0.000000    4.937407   clock reconvergence pessimism
                                 -0.074738    4.862668   library setup time
                                              4.862668   data required time
---------------------------------------------------------------------------------------------
                                              4.862668   data required time
                                             -1.045736   data arrival time
---------------------------------------------------------------------------------------------
                                              3.816932   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032692    0.001297    0.562946 v _193_/A1 (sg13g2_o21ai_1)
     2    0.012513    0.105615    0.102410    0.665357 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.105620    0.000558    0.665915 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011718    0.073221    0.092627    0.758542 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.073230    0.000671    0.759213 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012605    0.105735    0.115154    0.874367 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.105745    0.000812    0.875179 ^ _204_/B (sg13g2_xor2_1)
     1    0.001661    0.034311    0.079781    0.954960 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034311    0.000065    0.955024 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.955024   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    5.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044511    5.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    5.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937443   clock uncertainty
                                  0.000000    4.937443   clock reconvergence pessimism
                                 -0.079964    4.857479   library setup time
                                              4.857479   data required time
---------------------------------------------------------------------------------------------
                                              4.857479   data required time
                                             -0.955024   data arrival time
---------------------------------------------------------------------------------------------
                                              3.902454   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009513    0.025979    0.118709    0.206151 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025986    0.000389    0.206540 v fanout66/A (sg13g2_buf_8)
     5    0.035372    0.019179    0.054509    0.261050 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.019294    0.001216    0.262266 v fanout65/A (sg13g2_buf_8)
     8    0.039397    0.019820    0.053012    0.315278 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.019918    0.000915    0.316193 v _142_/A (sg13g2_or2_1)
     7    0.038185    0.088262    0.126393    0.442586 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088429    0.002798    0.445384 v _143_/B (sg13g2_nor2_1)
     2    0.007728    0.061919    0.068484    0.513868 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061941    0.000250    0.514119 ^ _144_/B (sg13g2_nand2_1)
     2    0.013837    0.073039    0.075396    0.589514 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073051    0.000796    0.590310 v _212_/B (sg13g2_nor2_1)
     2    0.012649    0.083989    0.085111    0.675421 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.084007    0.001013    0.676434 ^ _213_/C (sg13g2_nand3_1)
     2    0.010323    0.077888    0.096750    0.773184 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.077895    0.000602    0.773786 v _214_/B (sg13g2_xnor2_1)
     1    0.001684    0.024235    0.070620    0.844406 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.024235    0.000065    0.844471 v _300_/D (sg13g2_dfrbpq_1)
                                              0.844471   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001521    5.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    5.087654 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016306    0.001345    5.088998 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938998   clock uncertainty
                                  0.000000    4.938998   clock reconvergence pessimism
                                 -0.070406    4.868593   library setup time
                                              4.868593   data required time
---------------------------------------------------------------------------------------------
                                              4.868593   data required time
                                             -0.844471   data arrival time
---------------------------------------------------------------------------------------------
                                              4.024122   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032692    0.001297    0.562946 v _193_/A1 (sg13g2_o21ai_1)
     2    0.012513    0.105615    0.102410    0.665357 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.105620    0.000558    0.665915 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011718    0.073221    0.092627    0.758542 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.073232    0.000745    0.759287 v _200_/A (sg13g2_xor2_1)
     1    0.002404    0.036592    0.075765    0.835052 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.036592    0.000088    0.835140 v _296_/D (sg13g2_dfrbpq_1)
                                              0.835140   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    5.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044511    5.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015580    0.000491    5.087675 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.937675   clock uncertainty
                                  0.000000    4.937675   clock reconvergence pessimism
                                 -0.073854    4.863821   library setup time
                                              4.863821   data required time
---------------------------------------------------------------------------------------------
                                              4.863821   data required time
                                             -0.835140   data arrival time
---------------------------------------------------------------------------------------------
                                              4.028680   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016188    0.001460    0.042674 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019520    0.015577    0.044510    0.087184 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015578    0.000258    0.087442 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009513    0.025979    0.118709    0.206151 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025986    0.000389    0.206540 v fanout66/A (sg13g2_buf_8)
     5    0.035372    0.019179    0.054509    0.261050 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.019294    0.001216    0.262266 v fanout65/A (sg13g2_buf_8)
     8    0.039397    0.019820    0.053012    0.315278 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.019918    0.000915    0.316193 v _142_/A (sg13g2_or2_1)
     7    0.038185    0.088262    0.126393    0.442586 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.088429    0.002798    0.445384 v _143_/B (sg13g2_nor2_1)
     2    0.007728    0.061919    0.068484    0.513868 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061941    0.000250    0.514119 ^ _144_/B (sg13g2_nand2_1)
     2    0.013837    0.073039    0.075396    0.589514 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073051    0.000796    0.590310 v _212_/B (sg13g2_nor2_1)
     2    0.012649    0.083989    0.085111    0.675421 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.084007    0.001013    0.676434 ^ _213_/C (sg13g2_nand3_1)
     2    0.010323    0.077888    0.096750    0.773184 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.077890    0.000309    0.773493 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004888    0.056296    0.043485    0.816977 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056297    0.000327    0.817304 ^ _219_/A (sg13g2_inv_1)
     1    0.002090    0.016682    0.023604    0.840908 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016682    0.000144    0.841052 v _301_/D (sg13g2_dfrbpq_1)
                                              0.841052   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001521    5.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    5.087654 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016305    0.001322    5.088975 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938976   clock uncertainty
                                  0.000000    4.938976   clock reconvergence pessimism
                                 -0.068381    4.870595   library setup time
                                              4.870595   data required time
---------------------------------------------------------------------------------------------
                                              4.870595   data required time
                                             -0.841052   data arrival time
---------------------------------------------------------------------------------------------
                                              4.029543   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025942    0.002725    0.526974 ^ _128_/A (sg13g2_inv_2)
     5    0.025420    0.032618    0.034676    0.561650 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032692    0.001297    0.562946 v _193_/A1 (sg13g2_o21ai_1)
     2    0.012513    0.105615    0.102410    0.665357 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.105618    0.000422    0.665779 ^ _196_/A (sg13g2_xor2_1)
     1    0.003463    0.045159    0.090247    0.756026 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.045159    0.000131    0.756156 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.756156   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001521    5.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    5.087654 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016291    0.001075    5.088728 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938728   clock uncertainty
                                  0.000000    4.938728   clock reconvergence pessimism
                                 -0.082524    4.856204   library setup time
                                              4.856204   data required time
---------------------------------------------------------------------------------------------
                                              4.856204   data required time
                                             -0.756156   data arrival time
---------------------------------------------------------------------------------------------
                                              4.100048   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004986    0.020644    0.112428    0.200889 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020644    0.000136    0.201025 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010428    0.040047    0.262007    0.463032 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040049    0.000813    0.463845 ^ fanout74/A (sg13g2_buf_8)
     8    0.050239    0.025422    0.060403    0.524248 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026027    0.002980    0.527228 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001717    0.041351    0.055028    0.582256 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.041351    0.000067    0.582322 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.582322   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001521    5.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    5.087654 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016279    0.000770    5.088424 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938424   clock uncertainty
                                  0.000000    4.938424   clock reconvergence pessimism
                                 -0.081599    4.856825   library setup time
                                              4.856825   data required time
---------------------------------------------------------------------------------------------
                                              4.856825   data required time
                                             -0.582322   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274503   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023618    0.002656    0.531149 v _128_/A (sg13g2_inv_2)
     5    0.025429    0.038748    0.037029    0.568178 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038802    0.001189    0.569367 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.569367   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.020138    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    5.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    5.041214 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001521    5.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    5.087654 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000807    5.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938461   clock uncertainty
                                  0.000000    4.938461   clock reconvergence pessimism
                                 -0.080978    4.857483   library setup time
                                              4.857483   data required time
---------------------------------------------------------------------------------------------
                                              4.857483   data required time
                                             -0.569367   data arrival time
---------------------------------------------------------------------------------------------
                                              4.288116   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136725    0.000592    0.650690 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007968    0.058522    0.084660    0.735350 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058522    0.000240    0.735590 v _235_/A2 (sg13g2_o21ai_1)
     1    0.007225    0.074653    0.082465    0.818055 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.074654    0.000437    0.818492 ^ _239_/B (sg13g2_and3_1)
     1    0.007479    0.033128    0.100332    0.918825 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033140    0.000555    0.919380 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005720    0.055334    0.053542    0.972922 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055336    0.000720    0.973641 v output4/A (sg13g2_buf_2)
     1    0.083815    0.093964    0.121066    1.094707 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094702    0.006776    1.101483 v sine_out[0] (out)
                                              1.101483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.101483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.748517   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.139310e-04 0.000000e+00 9.376656e-09 1.139404e-04  58.3%
Combinational        7.582113e-07 1.861018e-06 8.159330e-08 2.700822e-06   1.4%
Clock                5.588656e-05 2.278536e-05 5.983463e-08 7.873176e-05  40.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.705758e-04 2.464638e-05 1.508049e-07 1.953730e-04 100.0%
                            87.3%        12.6%         0.1%
%OL_METRIC_F power__internal__total 0.0001705757895251736
%OL_METRIC_F power__switching__total 2.464638055243995e-5
%OL_METRIC_F power__leakage__total 1.508048654841332e-7
%OL_METRIC_F power__total 0.0001953729661181569

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.15160143014493185
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.087397 source latency _299_/CLK ^
-0.088998 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151601 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.15157880935016535
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.088976 source latency _301_/CLK ^
-0.087397 target latency _299_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151579 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.13332571535279725
nom_fast_1p32V_m40C: 0.13332571535279725
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.7485168252638807
nom_fast_1p32V_m40C: 2.7485168252638807
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.133326
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.724467
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.087397         network latency _299_/CLK
        0.088998 network latency _300_/CLK
---------------
0.087397 0.088998 latency
        0.001601 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.092806         network latency _299_/CLK
        0.094223 network latency _300_/CLK
---------------
0.092806 0.094223 latency
        0.001417 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.28 fmax = 783.99
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-34-19/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
