{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602431608728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602431608732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 12:53:28 2020 " "Processing started: Sun Oct 11 12:53:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602431608732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431608732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MBCORE -c MBCORE " "Command: quartus_sta MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431608732 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431608941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431609941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431609941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431609985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431609985 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431610533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431610720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431610720 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name physical_clock physical_clock " "create_clock -period 1.000 -name physical_clock physical_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT " "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_B clock_B " "create_clock -period 1.000 -name clock_B clock_B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431610758 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431610758 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602431610792 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431610792 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431610814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431610816 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431610818 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431610834 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602431618958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431618958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -164.813 " "Worst-case setup slack is -164.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -164.813         -352785.013 core:core_a\|Temporizador:temp\|clockT  " " -164.813         -352785.013 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -163.041          -21394.578 physical_clock  " " -163.041          -21394.578 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.378            -155.378 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -10.378            -155.378 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.457             -90.533 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -8.457             -90.533 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.015             -77.964 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -8.015             -77.964 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586           -3648.756 clock_B  " "   -4.586           -3648.756 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.519             -30.334 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -3.519             -30.334 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.200             -23.771 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.200             -23.771 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431618965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431618965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.268 " "Worst-case hold slack is -3.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.268             -23.173 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.268             -23.173 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 core:core_a\|Temporizador:temp\|clockT  " "    0.230               0.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 physical_clock  " "    0.401               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.403               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.403               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.405               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clock_B  " "    0.450               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431619157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431619163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431619168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1339.523 clock_B  " "   -3.000           -1339.523 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -567.769 physical_clock  " "   -3.000            -567.769 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -4530.208 core:core_a\|Temporizador:temp\|clockT  " "   -2.693           -4530.208 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -49.199 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -49.199 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -49.199 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -49.199 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.453               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431619175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431619175 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431626452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431626486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431627364 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602431627719 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431627719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431627721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602431628060 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431628060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -149.860 " "Worst-case setup slack is -149.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -149.860         -321147.395 core:core_a\|Temporizador:temp\|clockT  " " -149.860         -321147.395 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -148.325          -19317.368 physical_clock  " " -148.325          -19317.368 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.682            -145.958 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -9.682            -145.958 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.640             -80.008 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.640             -80.008 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.341             -68.491 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.341             -68.491 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.050           -3281.249 clock_B  " "   -4.050           -3281.249 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142             -26.476 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -3.142             -26.476 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -20.227 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.926             -20.227 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431628069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.078 " "Worst-case hold slack is -3.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078             -23.313 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.078             -23.313 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 core:core_a\|Temporizador:temp\|clockT  " "    0.290               0.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.353               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 physical_clock  " "    0.353               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 clock_B  " "    0.409               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431628267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431628276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431628286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1339.479 clock_B  " "   -3.000           -1339.479 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -564.777 physical_clock  " "   -3.000            -564.777 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -4523.564 core:core_a\|Temporizador:temp\|clockT  " "   -2.649           -4523.564 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -49.067 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -49.067 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -49.067 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -49.067 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.306               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431628298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431628298 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431635584 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602431635835 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431635835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431635837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602431636018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431636018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.575 " "Worst-case setup slack is -82.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.575         -175873.487 core:core_a\|Temporizador:temp\|clockT  " "  -82.575         -175873.487 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.359          -10470.591 physical_clock  " "  -81.359          -10470.591 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.447             -81.791 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.447             -81.791 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.775             -28.938 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.775             -28.938 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.548             -22.395 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.548             -22.395 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675           -1290.635 clock_B  " "   -1.675           -1290.635 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273              -9.135 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.273              -9.135 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.588              -5.605 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -0.588              -5.605 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431636038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.800 " "Worst-case hold slack is -1.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800             -15.074 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.800             -15.074 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 core:core_a\|Temporizador:temp\|clockT  " "    0.059               0.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 physical_clock  " "    0.134               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.182               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.183               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.183               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clock_B  " "    0.206               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431636233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431636247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431636257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1146.441 clock_B  " "   -3.000           -1146.441 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -395.145 physical_clock  " "   -3.000            -395.145 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -3360.000 core:core_a\|Temporizador:temp\|clockT  " "   -1.000           -3360.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -35.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -35.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.214               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431636272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431636272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431643451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431643512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5131 " "Peak virtual memory: 5131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602431643763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 12:54:03 2020 " "Processing ended: Sun Oct 11 12:54:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602431643763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602431643763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602431643763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431643763 ""}
