Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  9 17:13:16 2024
| Host         : Minseok running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Adder_FND_timing_summary_routed.rpt -pb Adder_FND_timing_summary_routed.pb -rpx Adder_FND_timing_summary_routed.rpx -warn_on_violation
| Design       : Adder_FND
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.349ns  (logic 5.797ns (37.768%)  route 9.552ns (62.232%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           1.879     3.335    fndSel_IBUF[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.485 f  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.970     6.456    fndCom_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.782 r  fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.791     9.572    w_digit[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.152     9.724 r  fndFont_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912    11.636    fndFont_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.349 r  fndFont_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.349    fndFont[0]
    W7                                                                r  fndFont[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.107ns  (logic 5.585ns (36.973%)  route 9.521ns (63.027%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           1.879     3.335    fndSel_IBUF[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.485 f  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.970     6.456    fndCom_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.782 r  fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.791     9.572    w_digit[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     9.696 r  fndFont_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881    11.577    fndFont_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.107 r  fndFont_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.107    fndFont[1]
    W6                                                                r  fndFont[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.098ns  (logic 5.826ns (38.586%)  route 9.273ns (61.414%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           1.879     3.335    fndSel_IBUF[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.485 f  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.970     6.456    fndCom_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.782 r  fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.566     9.347    w_digit[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.150     9.497 r  fndFont_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.857    11.355    fndFont_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    15.098 r  fndFont_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.098    fndFont[3]
    V8                                                                r  fndFont[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.957ns  (logic 5.588ns (37.359%)  route 9.369ns (62.641%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           1.879     3.335    fndSel_IBUF[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.485 f  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.970     6.456    fndCom_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.782 r  fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.708     9.489    w_digit[3]
    SLICE_X65Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.613 r  fndFont_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.812    11.425    fndFont_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.957 r  fndFont_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.957    fndFont[6]
    U7                                                                r  fndFont[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.873ns  (logic 5.760ns (38.726%)  route 9.113ns (61.274%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           1.879     3.335    fndSel_IBUF[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.485 f  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.970     6.456    fndCom_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.782 r  fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.587     9.369    w_digit[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.120     9.489 r  fndFont_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676    11.165    fndFont_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.873 r  fndFont_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.873    fndFont[5]
    V5                                                                r  fndFont[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.816ns  (logic 5.576ns (37.635%)  route 9.240ns (62.365%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           1.879     3.335    fndSel_IBUF[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.485 r  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.970     6.456    fndCom_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.782 f  fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.587     9.369    w_digit[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     9.493 r  fndFont_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804    11.296    fndFont_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.816 r  fndFont_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.816    fndFont[4]
    U5                                                                r  fndFont[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.727ns  (logic 5.591ns (37.966%)  route 9.136ns (62.034%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           1.879     3.335    fndSel_IBUF[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.485 f  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.970     6.456    fndCom_OBUF[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.326     6.782 r  fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.566     9.347    w_digit[3]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.471 r  fndFont_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.721    11.192    fndFont_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.727 r  fndFont_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.727    fndFont[2]
    U8                                                                r  fndFont[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[0]
                            (input port)
  Destination:            fndCom[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 5.338ns (53.265%)  route 4.684ns (46.735%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  fndSel[0] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  fndSel_IBUF[0]_inst/O
                         net (fo=7, routed)           2.447     3.902    fndSel_IBUF[0]
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.152     4.054 r  fndCom_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.237     6.291    fndCom_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731    10.022 r  fndCom_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.022    fndCom[2]
    V4                                                                r  fndCom[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[0]
                            (input port)
  Destination:            fndCom[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.643ns  (logic 5.090ns (52.778%)  route 4.554ns (47.222%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  fndSel[0] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[0]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  fndSel_IBUF[0]_inst/O
                         net (fo=7, routed)           2.445     3.900    fndSel_IBUF[0]
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     4.024 r  fndCom_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.109     6.133    fndCom_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     9.643 r  fndCom_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.643    fndCom[3]
    W4                                                                r  fndCom[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.634ns  (logic 5.433ns (56.391%)  route 4.201ns (43.609%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           1.611     3.061    b_IBUF[2]
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.124     3.185 r  carry_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.667     3.852    U_4bitAdder/w_carry_2
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.152     4.004 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     5.927    carry_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707     9.634 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     9.634    carry
    U16                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fndSel[0]
                            (input port)
  Destination:            fndCom[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.469ns (61.576%)  route 0.916ns (38.424%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  fndSel[0] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  fndSel_IBUF[0]_inst/O
                         net (fo=7, routed)           0.589     0.813    fndSel_IBUF[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.858 r  fndCom_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.185    fndCom_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.385 r  fndCom_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.385    fndCom[1]
    U4                                                                r  fndCom[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[0]
                            (input port)
  Destination:            fndCom[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.537ns (61.404%)  route 0.966ns (38.596%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  fndSel[0] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  fndSel_IBUF[0]_inst/O
                         net (fo=7, routed)           0.589     0.813    fndSel_IBUF[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.048     0.861 r  fndCom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.377     1.238    fndCom_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.504 r  fndCom_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.504    fndCom[0]
    U2                                                                r  fndCom[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            carry
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.529ns (60.514%)  route 0.997ns (39.486%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=4, routed)           0.552     0.769    a_IBUF[3]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.044     0.813 r  carry_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.445     1.258    carry_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.526 r  carry_OBUF_inst/O
                         net (fo=0)                   0.000     2.526    carry
    U16                                                               r  carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndCom[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.915ns  (logic 1.481ns (50.797%)  route 1.434ns (49.203%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           0.885     1.110    fndSel_IBUF[1]
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.155 r  fndCom_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.549     1.703    fndCom_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.915 r  fndCom_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.915    fndCom[3]
    W4                                                                r  fndCom[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[0]
                            (input port)
  Destination:            fndFont[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.546ns (52.282%)  route 1.411ns (47.718%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  fndSel[0] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  fndSel_IBUF[0]_inst/O
                         net (fo=7, routed)           0.910     1.133    fndSel_IBUF[0]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.178 r  fndFont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.122     1.300    w_digit[2]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.345 r  fndFont_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.724    fndFont_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.956 r  fndFont_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.956    fndFont[6]
    U7                                                                r  fndFont[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndCom[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.038ns  (logic 1.564ns (51.481%)  route 1.474ns (48.519%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           0.886     1.111    fndSel_IBUF[1]
    SLICE_X61Y15         LUT2 (Prop_lut2_I1_O)        0.049     1.160 r  fndCom_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.588     1.747    fndCom_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     3.038 r  fndCom_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.038    fndCom[2]
    V4                                                                r  fndCom[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[0]
                            (input port)
  Destination:            fndFont[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.584ns (51.160%)  route 1.512ns (48.840%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  fndSel[0] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  fndSel_IBUF[0]_inst/O
                         net (fo=7, routed)           0.910     1.133    fndSel_IBUF[0]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.178 r  fndFont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.271     1.449    w_digit[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.494 r  fndFont_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.825    fndFont_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.096 r  fndFont_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.096    fndFont[5]
    V5                                                                r  fndFont[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[0]
                            (input port)
  Destination:            fndFont[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.534ns (49.387%)  route 1.572ns (50.613%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  fndSel[0] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  fndSel_IBUF[0]_inst/O
                         net (fo=7, routed)           0.910     1.133    fndSel_IBUF[0]
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.178 r  fndFont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.271     1.449    w_digit[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.494 r  fndFont_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.886    fndFont_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.106 r  fndFont_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.106    fndFont[4]
    U5                                                                r  fndFont[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.544ns (49.321%)  route 1.587ns (50.679%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           0.886     1.111    fndSel_IBUF[1]
    SLICE_X61Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.156 r  fndFont_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     1.434    w_digit[0]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.479 r  fndFont_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.901    fndFont_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.131 r  fndFont_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.131    fndFont[1]
    W6                                                                r  fndFont[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fndSel[1]
                            (input port)
  Destination:            fndFont[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.615ns (51.518%)  route 1.520ns (48.482%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  fndSel[1] (IN)
                         net (fo=0)                   0.000     0.000    fndSel[1]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  fndSel_IBUF[1]_inst/O
                         net (fo=7, routed)           0.885     1.110    fndSel_IBUF[1]
    SLICE_X61Y15         LUT5 (Prop_lut5_I3_O)        0.048     1.158 r  fndFont_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.272     1.429    w_digit[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.107     1.536 r  fndFont_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.363     1.899    fndFont_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.135 r  fndFont_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.135    fndFont[2]
    U8                                                                r  fndFont[2] (OUT)
  -------------------------------------------------------------------    -------------------





