-- VHDL for IBM SMS ALD page 13.14.08.1
-- Title: OP CODE GROUPING-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/25/2020 11:23:46 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_14_08_1_OP_CODE_GROUPING_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MPLY_OR_DIV_OP_CODES:	 in STD_LOGIC;
		MS_ADD_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_E_OR_Z_OP_CODES:	 in STD_LOGIC;
		MS_DATA_MOVE_OP_CODE:	 in STD_LOGIC;
		MS_1401_POUND_SIGN_OP_CODE:	 in STD_LOGIC;
		MS_COMPARE_OP_CODE:	 in STD_LOGIC;
		MS_W_OR_V_OP_CODES:	 in STD_LOGIC;
		MS_E_CH_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		MS_CHAR_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_STOP_DOT_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_CLEAR_OP_CODE:	 in STD_LOGIC;
		MS_TABLE_SEARCH_OP_CODE:	 in STD_LOGIC;
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES:	 in STD_LOGIC;
		MS_COND_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_BRANCH_ON_STATUS_CH_1:	 in STD_LOGIC;
		MS_BRANCH_ON_STATUS_CH_2:	 in STD_LOGIC;
		MS_INTERRUPT_TEST_OP_CODE:	 in STD_LOGIC;
		MS_I_OR_O_OP_CODES_STAR_12_19:	 in STD_LOGIC;
		MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS:	 out STD_LOGIC;
		PS_LOAD_MEM_ON_B_CY_OP_CODES:	 out STD_LOGIC;
		PS_REGEN_MEM_ON_B_CY_OP_CODES:	 out STD_LOGIC;
		PS_STOP_AT_H_ON_B_CYCLE_OPS:	 out STD_LOGIC;
		PS_STOP_AT_F_ON_B_CY_OPS:	 out STD_LOGIC;
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ:	 out STD_LOGIC);
end ALD_13_14_08_1_OP_CODE_GROUPING_ACC;

architecture behavioral of ALD_13_14_08_1_OP_CODE_GROUPING_ACC is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_3A_D: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_5E_K: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_5G_E: STD_LOGIC;
	signal OUT_4G_F: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_5H_G: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(MS_ADD_TYPE_OP_CODES AND MS_MPLY_OR_DIV_OP_CODES AND MS_E_OR_Z_OP_CODES );
	OUT_3A_D <= NOT OUT_5A_NoPin;
	OUT_2C_E <= NOT(OUT_3A_D AND MS_DATA_MOVE_OP_CODE AND MS_1401_POUND_SIGN_OP_CODE );
	OUT_5D_C <= NOT(MS_COMPARE_OP_CODE AND MS_W_OR_V_OP_CODES AND MS_E_CH_2_CHAR_ONLY_OP_CODES );
	OUT_5E_K <= NOT(MS_CHAR_TEST_BRANCH_OP_CODE AND MS_W_OR_V_OP_CODES );
	OUT_5F_C <= NOT(MS_STOP_DOT_BRANCH_OP_CODE AND MS_J_OR_R_OR_X_I_OR_O_OP_CODES AND MS_TABLE_SEARCH_OP_CODE );
	OUT_5G_E <= NOT(MS_COND_TEST_BRANCH_OP_CODE AND MS_BRANCH_ON_STATUS_CH_1 AND MS_BRANCH_ON_STATUS_CH_2 );
	OUT_4G_F <= NOT OUT_DOT_5G;
	OUT_3G_C <= NOT(OUT_4G_F AND MS_CLEAR_OP_CODE AND MS_STOP_DOT_BRANCH_OP_CODE );
	OUT_5H_G <= NOT(MS_INTERRUPT_TEST_OP_CODE AND MS_I_OR_O_OP_CODES_STAR_12_19 );
	OUT_DOT_5G <= OUT_5G_E OR OUT_5H_G;
	OUT_DOT_1D <= OUT_5D_C OR OUT_5F_C;

	MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS <= OUT_3A_D;
	PS_LOAD_MEM_ON_B_CY_OP_CODES <= OUT_2C_E;
	PS_STOP_AT_H_ON_B_CYCLE_OPS <= OUT_5E_K;
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ <= OUT_4G_F;
	PS_STOP_AT_F_ON_B_CY_OPS <= OUT_3G_C;
	PS_REGEN_MEM_ON_B_CY_OP_CODES <= OUT_DOT_1D;


end;
