

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        3mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  127680025|  127680025|  0.425 sec|  0.425 sec|  127680026|  127680026|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                           |                                                                 |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                                  Instance                                 |                              Module                             |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_38_3_fu_36  |kernel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_38_3  |  54720011|  54720011|  0.182 sec|  0.182 sec|  54720011|  54720011|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6_fu_46  |kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6  |  70224011|  70224011|  0.234 sec|  0.234 sec|  70224011|  70224011|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_50_7_VITIS_LOOP_51_8_VITIS_LOOP_54_9_fu_56  |kernel_Pipeline_VITIS_LOOP_50_7_VITIS_LOOP_51_8_VITIS_LOOP_54_9  |  57456011|  57456011|  0.191 sec|  0.191 sec|  57456011|  57456011|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    19|     2012|     1832|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    19|     2019|     2018|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U26                                         |fadd_32ns_32ns_32_7_full_dsp_1                                   |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27                                          |fmul_32ns_32ns_32_4_max_dsp_1                                    |        0|   3|  143|   78|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_38_3_fu_36  |kernel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_38_3  |        0|   3|  363|  426|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6_fu_46  |kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6  |        0|   8|  825|  704|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_50_7_VITIS_LOOP_51_8_VITIS_LOOP_54_9_fu_56  |kernel_Pipeline_VITIS_LOOP_50_7_VITIS_LOOP_51_8_VITIS_LOOP_54_9  |        0|   3|  363|  426|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                      |                                                                 |        0|  19| 2012| 1832|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |E_address0    |  14|          3|   16|         48|
    |E_ce0         |  14|          3|    1|          3|
    |E_we0         |   9|          2|    1|          2|
    |F_address0    |  14|          3|   16|         48|
    |F_ce0         |  14|          3|    1|          3|
    |F_we0         |   9|          2|    1|          2|
    |ap_NS_fsm     |  26|          5|    1|          5|
    |grp_fu_66_ce  |  14|          3|    1|          3|
    |grp_fu_66_p0  |  14|          3|   32|         96|
    |grp_fu_66_p1  |  14|          3|   32|         96|
    |grp_fu_70_ce  |  14|          3|    1|          3|
    |grp_fu_70_p0  |  14|          3|   32|         96|
    |grp_fu_70_p1  |  14|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 184|         39|  167|        501|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                          | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                               |  4|   0|    4|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_38_3_fu_36_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_46_6_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_50_7_VITIS_LOOP_51_8_VITIS_LOOP_54_9_fu_56_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                   |  7|   0|    7|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|E_address0  |  out|   16|   ap_memory|             E|         array|
|E_ce0       |  out|    1|   ap_memory|             E|         array|
|E_we0       |  out|    1|   ap_memory|             E|         array|
|E_d0        |  out|   32|   ap_memory|             E|         array|
|E_q0        |   in|   32|   ap_memory|             E|         array|
|A_address0  |  out|   16|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   16|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|F_address0  |  out|   16|   ap_memory|             F|         array|
|F_ce0       |  out|    1|   ap_memory|             F|         array|
|F_we0       |  out|    1|   ap_memory|             F|         array|
|F_d0        |  out|   32|   ap_memory|             F|         array|
|F_q0        |   in|   32|   ap_memory|             F|         array|
|C_address0  |  out|   16|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_q0        |   in|   32|   ap_memory|             C|         array|
|D_address0  |  out|   16|   ap_memory|             D|         array|
|D_ce0       |  out|    1|   ap_memory|             D|         array|
|D_q0        |   in|   32|   ap_memory|             D|         array|
|G_address0  |  out|   16|   ap_memory|             G|         array|
|G_ce0       |  out|    1|   ap_memory|             G|         array|
|G_we0       |  out|    1|   ap_memory|             G|         array|
|G_d0        |  out|   32|   ap_memory|             G|         array|
+------------+-----+-----+------------+--------------+--------------+

