INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chihan' on host 'gemini.seas.upenn.edu' (Linux_x86_64 version 5.14.21-150500.55.36-default) on Thu Dec 07 19:35:57 EST 2023
INFO: [HLS 200-10] On os "openSUSE Leap 15.5"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final'
Sourcing Tcl script '/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project Final_Optimization 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization'.
INFO: [HLS 200-1510] Running: set_top krnl_LZW 
INFO: [HLS 200-1510] Running: add_files Constants.h 
INFO: [HLS 200-10] Adding design file 'Constants.h' to the project
INFO: [HLS 200-1510] Running: add_files common/EventTimer.cpp 
INFO: [HLS 200-10] Adding design file 'common/EventTimer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files common/EventTimer.h 
INFO: [HLS 200-10] Adding design file 'common/EventTimer.h' to the project
INFO: [HLS 200-1510] Running: add_files LZW_hybrid_hash_HW.cpp 
INFO: [HLS 200-10] Adding design file 'LZW_hybrid_hash_HW.cpp' to the project
INFO: [HLS 200-1510] Running: add_files common/Utilities.cpp 
INFO: [HLS 200-10] Adding design file 'common/Utilities.cpp' to the project
INFO: [HLS 200-1510] Running: add_files common/Utilities.h 
INFO: [HLS 200-10] Adding design file 'common/Utilities.h' to the project
INFO: [HLS 200-1510] Running: add_files common/check_endian.cpp 
INFO: [HLS 200-10] Adding design file 'common/check_endian.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.132 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:318:5
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: LZW_hybrid_hash_HW.cpp:325:5
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file LZW_hybrid_hash_HW.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.02 seconds. CPU system time: 0.89 seconds. Elapsed time: 10.28 seconds; current allocated memory: 209.833 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:45:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:218:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:217:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:206:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:205:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:96:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:85:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:232:48)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:233:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:256:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:301:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:302:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:303:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_7' (LZW_hybrid_hash_HW.cpp:162:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:162:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_3' (LZW_hybrid_hash_HW.cpp:75:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:75:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:224:0)
INFO: [HLS 214-178] Inlining function 'read_input(char*, unsigned short, hls::stream<char, 0>&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-178] Inlining function 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:300:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'anonymous'() has been inferred on port 'aximm1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.63 seconds. CPU system time: 0.25 seconds. Elapsed time: 9.22 seconds; current allocated memory: 227.048 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.052 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 239.987 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.333 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_1' (LZW_hybrid_hash_HW.cpp:67) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_318_1' (LZW_hybrid_hash_HW.cpp:319) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:43) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_232_1' (LZW_hybrid_hash_HW.cpp:234) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.5' in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:59) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_318_1_proc' (LZW_hybrid_hash_HW.cpp:319) to a process function for dataflow in function 'krnl_LZW'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:326) to a process function for dataflow in function 'krnl_LZW'.
WARNING: [HLS 200-805] An internal stream 'outStream_code_flg' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outStream_code' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inStream_in' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_LZW' (LZW_hybrid_hash_HW.cpp:299), detected/extracted 4 process function(s): 
	 'krnl_LZW.entry4'
	 'Loop_VITIS_LOOP_318_1_proc'
	 'Block_krnl_LZW_.exit1_proc'
	 'Loop_VITIS_LOOP_325_2_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_325_2_proc' (LZW_hybrid_hash_HW.cpp:43:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 285.989 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_4' (LZW_hybrid_hash_HW.cpp:61:15) in function 'compute_LZW' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_325_2' (LZW_hybrid_hash_HW.cpp:326:24) in function 'Loop_VITIS_LOOP_325_2_proc' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2 on port 'aximm1'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'aximm1' (LZW_hybrid_hash_HW.cpp:319:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:70:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:78:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:79:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:80:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:168:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:186:59)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:260:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:236:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:241:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:245:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:249:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:265:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:268:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i' (LZW_hybrid_hash_HW.cpp:273:30)
INFO: [HLS 200-472] Inferring partial write operation for 'input_length_temp' (LZW_hybrid_hash_HW.cpp:321:34)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_318_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_325_2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process Loop_VITIS_LOOP_325_2_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 348.478 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_LZW.entry4' to 'krnl_LZW_entry4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_krnl_LZW_.exit1_proc' to 'Block_krnl_LZW_exit1_proc'.
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/in' to 'krnl_LZW/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 349.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 350.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 359.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 369.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_325_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_325_2_proc' (loop 'VITIS_LOOP_232_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_addr_7_write_ln249', LZW_hybrid_hash_HW.cpp:249) of variable 'or_ln249', LZW_hybrid_hash_HW.cpp:249 on array 'store_array_i' and 'load' operation ('store_array_i_load_3', LZW_hybrid_hash_HW.cpp:249) on array 'store_array_i'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_232_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_325_2.3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_325_2.4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_2.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_325_2.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 370.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 373.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 373.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 373.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW_entry4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW_entry4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 373.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_318_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_318_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 375.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_krnl_LZW_exit1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_krnl_LZW_exit1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 375.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 387.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_325_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_325_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 434.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/send_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_LZW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'input_length', 'send_data', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 441.674 MB.
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_compute_LZW_hash_table_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_compute_LZW_my_assoc_mem_value_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_store_array_i_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO krnl_LZW_input_length_temp_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_input_length_temp_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_c_U(krnl_LZW_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_length_c_U(krnl_LZW_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'send_data_c_U(krnl_LZW_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'send_data_c115_U(krnl_LZW_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(krnl_LZW_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_chunks_loc_channel_U(krnl_LZW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'send_data_cast_loc_channel_U(krnl_LZW_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(krnl_LZW_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStream_code_flg_U(krnl_LZW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStream_code_U(krnl_LZW_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inStream_in_U(krnl_LZW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_krnl_LZW_exit1_proc_U0_U(krnl_LZW_start_for_Block_krnl_LZW_exit1_proc_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO krnl_LZW_input_length_temp_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO krnl_LZW_input_length_temp_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.21 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.34 seconds; current allocated memory: 448.408 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_LZW.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_LZW.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.14 seconds. CPU system time: 1.64 seconds. Elapsed time: 40.61 seconds; current allocated memory: 451.261 MB.
INFO: [HLS 200-112] Total CPU user time: 31.31 seconds. Total CPU system time: 1.91 seconds. Total elapsed time: 43.08 seconds; peak allocated memory: 448.408 MB.
