Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov 17 16:21:28 2017
| Host         : egk-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file DemoInterconnect_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx DemoInterconnect_wrapper_timing_summary_routed.rpx
| Design       : DemoInterconnect_wrapper
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_0/U0/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_0/U0/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_0/U0/current_body_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_0/U0/current_body_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_0/U0/current_body_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_1/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_1/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_1/U0/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_1/U0/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_1/U0/current_body_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_1/U0/current_body_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/internoc_ni_axi_master_1/U0/current_body_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Active_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Done_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 4 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.791        0.000                      0                13343        0.022        0.000                      0                13343        3.944        0.000                       0                  6211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk                                                                                     {0.000 41.666}     83.333          12.000          
  aclk_DemoInterconnect_clk_wiz_0_0                                                         {0.000 6.944}      13.889          72.000          
    USE_DIVIDER.clkfbout                                                                    {0.000 6.944}      13.889          72.000          
    USE_DIVIDER.dclk_mmcm                                                                   {0.000 6.944}      13.889          72.000          
    m_spi_0_sck                                                                             {0.000 41.666}     83.333          12.000          
    m_spi_1_sck                                                                             {0.000 41.666}     83.333          12.000          
    m_spi_2_sck                                                                             {0.000 41.666}     83.333          12.000          
    m_spi_3_sck                                                                             {0.000 41.666}     83.333          12.000          
  clkfbout_DemoInterconnect_clk_wiz_0_0                                                     {0.000 41.666}     83.333          12.000          
  uart_DemoInterconnect_clk_wiz_0_0                                                         {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.114        0.000                      0                  924        0.065        0.000                      0                  924       15.250        0.000                       0                   484  
sys_clk                                                                                                                                                                                                                                      16.667        0.000                       0                     1  
  aclk_DemoInterconnect_clk_wiz_0_0                                                               6.820        0.000                      0                 6235        0.022        0.000                      0                 6235        3.944        0.000                       0                  3014  
    USE_DIVIDER.clkfbout                                                                                                                                                                                                                     12.640        0.000                       0                     2  
    USE_DIVIDER.dclk_mmcm                                                                         6.791        0.000                      0                 5826        0.026        0.000                      0                 5826        5.694        0.000                       0                  2600  
  clkfbout_DemoInterconnect_clk_wiz_0_0                                                                                                                                                                                                      16.667        0.000                       0                     3  
  uart_DemoInterconnect_clk_wiz_0_0                                                              65.583        0.000                      0                  136        0.122        0.000                      0                  136       41.166        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_DemoInterconnect_clk_wiz_0_0  aclk_DemoInterconnect_clk_wiz_0_0        7.522        0.000                      0                  108        0.213        0.000                      0                  108  
aclk_DemoInterconnect_clk_wiz_0_0  uart_DemoInterconnect_clk_wiz_0_0        7.980        0.000                      0                   20        0.399        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           USE_DIVIDER.dclk_mmcm                                                                       USE_DIVIDER.dclk_mmcm                                                                            10.451        0.000                      0                   97        0.391        0.000                      0                   97  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.049        0.000                      0                  100        0.305        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.536ns (22.173%)  route 5.391ns (77.827%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 36.021 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.563     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     3.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.645     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.295     6.806 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=3, routed)           0.790     7.595    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.234 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.957    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.443    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.366    36.388    
                         clock uncertainty           -0.035    36.352    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.077    36.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.429    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                 26.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.379%)  route 0.233ns (55.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.233     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[2]
    SLICE_X35Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1__0_n_0
    SLICE_X35Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.829     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X35Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
                         clock pessimism             -0.114     1.536    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.091     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.944ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@13.889ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.403ns (20.911%)  route 5.307ns (79.089%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 12.350 - 13.889 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.499ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.558    -0.935    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X49Y19         FDRE                                         r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=90, routed)          1.092     0.613    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X56Y14         LUT5 (Prop_lut5_I2_O)        0.124     0.737 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[2]_INST_0_i_5/O
                         net (fo=2, routed)           1.017     1.754    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_2
    SLICE_X56Y20         LUT5 (Prop_lut5_I3_O)        0.124     1.878 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.753     2.631    DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.119     2.750 r  DemoInterconnect_i/interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[2]_INST_0/O
                         net (fo=13, routed)          0.887     3.637    DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/m_axi_wready
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.332     3.969 r  DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/write_axi_full_u/ram_empty_i_i_6__0/O
                         net (fo=1, routed)           0.727     4.696    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/burst_count_reg[8]
    SLICE_X47Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.820 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__2/O
                         net (fo=1, routed)           0.301     5.122    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.246 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__2/O
                         net (fo=2, routed)           0.529     5.775    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/dest_out_bin_ff_reg[6]
    SLICE_X45Y29         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.437    12.350    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/aclk
    SLICE_X45Y29         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.563    12.913    
                         clock uncertainty           -0.252    12.661    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)       -0.066    12.595    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  6.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.960%)  route 0.177ns (58.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.557    -0.607    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/aclk
    SLICE_X39Y32         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[63]/Q
                         net (fo=1, routed)           0.177    -0.302    DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/rd_cmd_fifo_data_out_reg[63][63]
    SLICE_X31Y32         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.824    -0.847    DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X31Y32         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[63]/C
                         clock pessimism              0.502    -0.345    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.021    -0.324    DemoInterconnect_i/jtag_axi_0/U0/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff_reg[63]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.889
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.889      11.313     RAMB36_X2Y11     DemoInterconnect_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.889      86.111     MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.944       3.944      MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.944       3.944      MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.clkfbout
  To Clock:  USE_DIVIDER.clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.clkfbout
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.889
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.889      12.640     MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.889      86.111     MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (USE_DIVIDER.dclk_mmcm rise@13.889ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 1.282ns (18.493%)  route 5.650ns (81.507%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 15.557 - 13.889 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.575    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        1.555     2.483    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y62         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.518     3.001 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=193, routed)         3.994     6.994    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X40Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.118 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_10/O
                         net (fo=1, routed)           0.797     7.915    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I3_O)        0.124     8.039 f  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=1, routed)           0.000     8.039    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[3]
    SLICE_X40Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     8.256 f  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[0]_i_2/O
                         net (fo=1, routed)           0.860     9.116    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[0]_i_2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.299     9.415 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[0]_i_1/O
                         net (fo=1, routed)           0.000     9.415    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_9_n_0
    SLICE_X41Y63         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.457    12.370    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    14.034    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        1.432    15.557    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y63         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/C
                         clock pessimism              0.769    16.326    
                         clock uncertainty           -0.151    16.175    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.031    16.206    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]
  -------------------------------------------------------------------
                         required time                         16.206    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  6.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.484%)  route 0.157ns (51.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    -0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.549    -0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486    -0.079    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        0.550     0.497    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X34Y26         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.148     0.645 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.157     0.802    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg_n_0_[4]
    SLICE_X36Y25         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.817    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        0.816     0.573    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X36Y25         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[4]/C
                         clock pessimism              0.185     0.758    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.018     0.776    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.dclk_mmcm
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.889
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.889      10.945     RAMB36_X2Y11     DemoInterconnect_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.889      199.471    MMCME2_ADV_X1Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.944       5.694      SLICE_X38Y24     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.944       5.694      SLICE_X46Y32     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0
  To Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    DemoInterconnect_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       65.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.583ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART_TX_1
                            (output port clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            83.333ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@83.333ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 3.982ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.654ns = ( 78.679 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          1.662    -0.831    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    OLOGIC_X1Y85         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         FDRE (Prop_fdre_C_Q)         0.472    -0.359 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.001    -0.358    UART_TX_1_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510     3.153 r  UART_TX_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.153    UART_TX_1
    K3                                                                r  UART_TX_1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    83.333    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         clock pessimism              0.398    79.077    
                         clock uncertainty           -0.342    78.735    
                         output delay               -10.000    68.735    
  -------------------------------------------------------------------
                         required time                         68.735    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                 65.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.986ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -1.309    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.289 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.303    -0.986    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0_en_clk
    SLICE_X7Y46          FDCE                                         r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.845 r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.789    DemoInterconnect_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X7Y46          FDCE                                         r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -1.822    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.779 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.530    -1.249    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0_en_clk
    SLICE_X7Y46          FDCE                                         r  DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.263    -0.986    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.075    -0.911    DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X56Y44     DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Clk_Count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.666      41.167     SLICE_X7Y46      DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DemoInterconnect_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@13.889ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 0.890ns (15.762%)  route 4.756ns (84.238%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 12.346 - 13.889 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          1.637    -0.856    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X60Y44         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Active_reg/Q
                         net (fo=5, routed)           1.029     0.691    DemoInterconnect_i/internoc_ni_axi_master_0/U0/if00_send_busy
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124     0.815 f  DemoInterconnect_i/internoc_ni_axi_master_0/U0/if00_load_out_INST_0_i_1/O
                         net (fo=2, routed)           0.831     1.646    DemoInterconnect_i/internoc_ni_axi_master_0/U0/if00_load_out_INST_0_i_1_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.770 r  DemoInterconnect_i/internoc_ni_axi_master_0/U0/if00_load_out_INST_0/O
                         net (fo=5, routed)           2.897     4.667    DemoInterconnect_i/ila_0/U0/ila_core_inst/probe2[0]
    SLICE_X45Y64         LUT3 (Prop_lut3_I1_O)        0.124     4.791 r  DemoInterconnect_i/ila_0/U0/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.791    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X45Y64         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.433    12.346    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X45Y64         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.398    12.744    
                         clock uncertainty           -0.462    12.282    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.031    12.313    DemoInterconnect_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  7.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DemoInterconnect_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.164ns (15.416%)  route 0.900ns (84.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          0.565    -0.599    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X52Y41         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[2]/Q
                         net (fo=4, routed)           0.900     0.465    DemoInterconnect_i/ila_0/U0/ila_core_inst/probe1[2]
    SLICE_X51Y42         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.836    -0.835    DemoInterconnect_i/ila_0/U0/ila_core_inst/clk
    SLICE_X51Y42         FDRE                                         r  DemoInterconnect_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][3]/C
                         clock pessimism              0.555    -0.280    
                         clock uncertainty            0.462     0.182    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.070     0.252    DemoInterconnect_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.980ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/internoc_ni_axi_master_0/U0/FSM_sequential_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.889ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@83.333ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@69.444ns)
  Data Path Delay:        5.080ns  (logic 0.828ns (16.300%)  route 4.252ns (83.700%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 81.875 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 68.583 - 69.444 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     69.444    69.444 r  
    L17                                               0.000    69.444 r  sys_clk (IN)
                         net (fo=0)                   0.000    69.444    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    70.920 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.153    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    65.189 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    66.855    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    66.951 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.632    68.583    DemoInterconnect_i/internoc_ni_axi_master_0/U0/m00_axi_aclk
    SLICE_X58Y35         FDRE                                         r  DemoInterconnect_i/internoc_ni_axi_master_0/U0/FSM_sequential_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    69.039 f  DemoInterconnect_i/internoc_ni_axi_master_0/U0/FSM_sequential_current_state_reg[3]/Q
                         net (fo=32, routed)          1.678    70.718    DemoInterconnect_i/internoc_ni_axi_master_0/U0/current_state[3]
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.124    70.842 f  DemoInterconnect_i/internoc_ni_axi_master_0/U0/if00_load_out_INST_0_i_1/O
                         net (fo=2, routed)           0.831    71.673    DemoInterconnect_i/internoc_ni_axi_master_0/U0/if00_load_out_INST_0_i_1_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I5_O)        0.124    71.797 r  DemoInterconnect_i/internoc_ni_axi_master_0/U0/if00_load_out_INST_0/O
                         net (fo=5, routed)           0.984    72.781    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_TX_Load
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.124    72.905 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.758    73.663    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X60Y45         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    83.333    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    80.266    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    80.357 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          1.518    81.875    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X60Y45         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[0]/C
                         clock pessimism              0.398    82.274    
                         clock uncertainty           -0.462    81.812    
    SLICE_X60Y45         FDRE (Setup_fdre_C_CE)      -0.169    81.643    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.643    
                         arrival time                         -73.663    
  -------------------------------------------------------------------
                         slack                                  7.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/internoc_ni_axi_master_1/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.254ns (19.885%)  route 1.023ns (80.115%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.581    -0.583    DemoInterconnect_i/internoc_ni_axi_master_1/U0/m00_axi_aclk
    SLICE_X60Y24         FDRE                                         r  DemoInterconnect_i/internoc_ni_axi_master_1/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  DemoInterconnect_i/internoc_ni_axi_master_1/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=31, routed)          0.508     0.089    DemoInterconnect_i/internoc_ni_axi_master_1/U0/current_state[1]
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.134 r  DemoInterconnect_i/internoc_ni_axi_master_1/U0/if00_load_out_INST_0/O
                         net (fo=3, routed)           0.515     0.649    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_TX_Load
    SLICE_X62Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.694 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.000     0.694    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=97, routed)          0.859    -0.812    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    SLICE_X62Y33         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.462     0.205    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.091     0.296    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/o_TX_Active_reg
  -------------------------------------------------------------------
                         required time                         -0.296    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.889ns  (USE_DIVIDER.dclk_mmcm rise@13.889ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.456ns (16.450%)  route 2.316ns (83.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 15.563 - 13.889 ) 
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.575    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.661     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        1.554     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X33Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     2.938 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.316     5.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X44Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     13.889    13.889 r  
    L17                                               0.000    13.889 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.889    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    15.294 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.456    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.235 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    10.822    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.913 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        1.457    12.370    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.581    14.034    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        1.438    15.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X44Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.698    16.261    
                         clock uncertainty           -0.151    16.110    
    SLICE_X44Y54         FDCE (Recov_fdce_C_CLR)     -0.405    15.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.705    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 10.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@6.944ns period=13.889ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.566%)  route 0.175ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.549    -0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.486    -0.079    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        0.563     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X36Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDPE (Prop_fdpe_C_Q)         0.141     0.651 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     0.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X39Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3004, routed)        0.817    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.N_ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.530    -0.272    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
                         net (fo=2598, routed)        0.833     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/CLK
    SLICE_X39Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.063     0.527    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.049ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.897ns (19.985%)  route 3.591ns (80.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.563     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.478     3.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.295     6.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.295     6.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.949     7.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X31Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     7.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X31Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X31Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X31Y48         FDCE (Recov_fdce_C_CLR)     -0.405    35.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.925    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                 28.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.656%)  route 0.132ns (48.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X40Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X38Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X38Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.343     1.309    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.305    





