0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/led_twinkle/led_twinkle.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/led_twinkle/led_twinkle.srcs/sim_1/new/led_twinkle_tb.v,1709711616,verilog,,,,led_twinkle_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/led_twinkle/led_twinkle.srcs/sources_1/new/led_4_twinkle.v,1709714307,verilog,,D:/NEW/TYUT/FPGA/Project/led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v,,led_4_twinkle,,,,,,,,
D:/NEW/TYUT/FPGA/Project/led_twinkle/led_twinkle.srcs/sources_1/new/led_twinkle.v,1709710900,verilog,,D:/NEW/TYUT/FPGA/Project/led_twinkle/led_twinkle.srcs/sim_1/new/led_twinkle_tb.v,,led_twinkle,,,,,,,,
