// Seed: 2593227116
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri   id_3,
    input  wor   id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_1 (
    input tri1 id_0,
    inout wor id_1,
    output tri id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7
);
  assign id_7 = id_1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri0 id_3;
  assign id_1 = id_1;
  assign id_3 = 1;
  id_4(
      .id_0(1), .id_1(1)
  );
  wire id_5;
  assign module_0.type_2 = 0;
endmodule
