Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat May  4 22:52:24 2024
| Host         : LAPTOP-CRD9DT0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    63          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: current_pix_clock/clk_en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.023        0.000                      0                    5        0.199        0.000                      0                    5        9.600        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                19.023        0.000                      0                    5        0.199        0.000                      0                    5        9.600        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       19.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 current_pix_clock/clk_en_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.322ns (32.962%)  route 0.655ns (67.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 25.640 - 20.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.762     1.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.216     3.978    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.903     6.001    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.269     6.270 r  current_pix_clock/clk_en_cnt_reg[0]/Q
                         net (fo=5, routed)           0.655     6.925    current_pix_clock/clk_en_cnt[0]
    SLICE_X4Y74          LUT4 (Prop_lut4_I3_O)        0.053     6.978 r  current_pix_clock/clk_en_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.978    current_pix_clock/clk_en_cnt[1]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    F22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.620    21.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.113    23.733    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    23.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.794    25.640    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/C
                         clock pessimism              0.362    26.001    
                         clock uncertainty           -0.035    25.966    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.035    26.001    current_pix_clock/clk_en_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.001    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.026ns  (required time - arrival time)
  Source:                 current_pix_clock/clk_en_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.322ns (33.102%)  route 0.651ns (66.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 25.640 - 20.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.762     1.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.216     3.978    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.903     6.001    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.269     6.270 r  current_pix_clock/clk_en_cnt_reg[0]/Q
                         net (fo=5, routed)           0.651     6.921    current_pix_clock/clk_en_cnt[0]
    SLICE_X4Y74          LUT3 (Prop_lut3_I2_O)        0.053     6.974 r  current_pix_clock/clk_en_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.974    current_pix_clock/clk_en_cnt[2]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    F22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.620    21.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.113    23.733    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    23.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.794    25.640    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[2]/C
                         clock pessimism              0.362    26.001    
                         clock uncertainty           -0.035    25.966    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.034    26.000    current_pix_clock/clk_en_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.000    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                 19.026    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 current_pix_clock/clk_en_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.337ns (34.118%)  route 0.651ns (65.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 25.640 - 20.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.762     1.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.216     3.978    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.903     6.001    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.269     6.270 r  current_pix_clock/clk_en_cnt_reg[0]/Q
                         net (fo=5, routed)           0.651     6.921    current_pix_clock/clk_en_cnt[0]
    SLICE_X4Y74          LUT4 (Prop_lut4_I2_O)        0.068     6.989 r  current_pix_clock/clk_en/O
                         net (fo=1, routed)           0.000     6.989    current_pix_clock/clk_en_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    F22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.620    21.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.113    23.733    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    23.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.794    25.640    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_reg/C
                         clock pessimism              0.362    26.001    
                         clock uncertainty           -0.035    25.966    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.063    26.029    current_pix_clock/clk_en_reg
  -------------------------------------------------------------------
                         required time                         26.029    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.041ns  (required time - arrival time)
  Source:                 current_pix_clock/clk_en_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.332ns (33.642%)  route 0.655ns (66.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 25.640 - 20.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.762     1.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.216     3.978    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.903     6.001    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.269     6.270 r  current_pix_clock/clk_en_cnt_reg[0]/Q
                         net (fo=5, routed)           0.655     6.925    current_pix_clock/clk_en_cnt[0]
    SLICE_X4Y74          LUT4 (Prop_lut4_I3_O)        0.063     6.988 r  current_pix_clock/clk_en_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.988    current_pix_clock/clk_en_cnt[3]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    F22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.620    21.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.113    23.733    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    23.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.794    25.640    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[3]/C
                         clock pessimism              0.362    26.001    
                         clock uncertainty           -0.035    25.966    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.063    26.029    current_pix_clock/clk_en_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.029    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 19.041    

Slack (MET) :             19.216ns  (required time - arrival time)
  Source:                 current_pix_clock/clk_en_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.322ns (41.077%)  route 0.462ns (58.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 25.640 - 20.000 ) 
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.762     1.762 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.216     3.978    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.903     6.001    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.269     6.270 f  current_pix_clock/clk_en_cnt_reg[0]/Q
                         net (fo=5, routed)           0.462     6.732    current_pix_clock/clk_en_cnt[0]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.053     6.785 r  current_pix_clock/clk_en_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.785    current_pix_clock/clk_en_cnt[0]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    F22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         1.620    21.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.113    23.733    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    23.846 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.794    25.640    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
                         clock pessimism              0.362    26.001    
                         clock uncertainty           -0.035    25.966    
    SLICE_X4Y74          FDCE (Setup_fdce_C_D)        0.035    26.001    current_pix_clock/clk_en_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.001    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                 19.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 current_pix_clock/clk_en_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.130ns (47.487%)  route 0.144ns (52.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.397    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.714     2.137    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.100     2.237 f  current_pix_clock/clk_en_cnt_reg[1]/Q
                         net (fo=4, routed)           0.144     2.380    current_pix_clock/clk_en_cnt[1]
    SLICE_X4Y74          LUT4 (Prop_lut4_I3_O)        0.030     2.410 r  current_pix_clock/clk_en/O
                         net (fo=1, routed)           0.000     2.410    current_pix_clock/clk_en_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.662    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.951     2.643    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_reg/C
                         clock pessimism             -0.507     2.137    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.075     2.212    current_pix_clock/clk_en_reg
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 current_pix_clock/clk_en_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.129ns (46.413%)  route 0.149ns (53.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.397    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.714     2.137    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.100     2.237 r  current_pix_clock/clk_en_cnt_reg[1]/Q
                         net (fo=4, routed)           0.149     2.386    current_pix_clock/clk_en_cnt[1]
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.029     2.415 r  current_pix_clock/clk_en_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.415    current_pix_clock/clk_en_cnt[3]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.662    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.951     2.643    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[3]/C
                         clock pessimism             -0.507     2.137    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.075     2.212    current_pix_clock/clk_en_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 current_pix_clock/clk_en_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.100%)  route 0.144ns (52.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.397    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.714     2.137    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.100     2.237 r  current_pix_clock/clk_en_cnt_reg[1]/Q
                         net (fo=4, routed)           0.144     2.380    current_pix_clock/clk_en_cnt[1]
    SLICE_X4Y74          LUT3 (Prop_lut3_I0_O)        0.028     2.408 r  current_pix_clock/clk_en_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.408    current_pix_clock/clk_en_cnt[2]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.662    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.951     2.643    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[2]/C
                         clock pessimism             -0.507     2.137    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.060     2.197    current_pix_clock/clk_en_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 current_pix_clock/clk_en_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.220%)  route 0.149ns (53.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.397    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.714     2.137    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.100     2.237 r  current_pix_clock/clk_en_cnt_reg[1]/Q
                         net (fo=4, routed)           0.149     2.386    current_pix_clock/clk_en_cnt[1]
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.028     2.414 r  current_pix_clock/clk_en_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.414    current_pix_clock/clk_en_cnt[1]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.662    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.951     2.643    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[1]/C
                         clock pessimism             -0.507     2.137    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.060     2.197    current_pix_clock/clk_en_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 current_pix_clock/clk_en_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            current_pix_clock/clk_en_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.397%)  route 0.197ns (60.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.397    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.714     2.137    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.100     2.237 f  current_pix_clock/clk_en_cnt_reg[0]/Q
                         net (fo=5, routed)           0.197     2.433    current_pix_clock/clk_en_cnt[0]
    SLICE_X4Y74          LUT1 (Prop_lut1_I0_O)        0.028     2.461 r  current_pix_clock/clk_en_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.461    current_pix_clock/clk_en_cnt[0]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.662    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.951     2.643    current_pix_clock/CLK
    SLICE_X4Y74          FDCE                                         r  current_pix_clock/clk_en_cnt_reg[0]/C
                         clock pessimism             -0.507     2.137    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.061     2.198    current_pix_clock/clk_en_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         20.000      19.250     SLICE_X4Y74    current_pix_clock/clk_en_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y74    current_pix_clock/clk_en_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         10.000      9.600      SLICE_X4Y74    current_pix_clock/clk_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X4Y74    current_pix_clock/clk_en_reg/C



