{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603195615038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603195615048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 20:06:54 2020 " "Processing started: Tue Oct 20 20:06:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603195615048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1603195615048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conv_kernel -c conv_kernel --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off conv_kernel -c conv_kernel --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1603195615048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1603195618298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1603195618298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_kernel " "Found entity 1: conv_kernel" {  } { { "conv_kernel.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_kernel.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195656984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195656984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bits01.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bits01.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bits01 " "Found entity 1: conv_lut_bits01" {  } { { "conv_lut_bits01.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bits01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bits23.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bits23.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bits23 " "Found entity 1: conv_lut_bits23" {  } { { "conv_lut_bits23.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bits23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bits45.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bits45.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bits45 " "Found entity 1: conv_lut_bits45" {  } { { "conv_lut_bits45.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bits45.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bits67.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bits67.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bits67 " "Found entity 1: conv_lut_bits67" {  } { { "conv_lut_bits67.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bits67.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bits89.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bits89.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bits89 " "Found entity 1: conv_lut_bits89" {  } { { "conv_lut_bits89.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bits89.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bitsab.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bitsab.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bitsab " "Found entity 1: conv_lut_bitsab" {  } { { "conv_lut_bitsab.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bitsab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bitscd.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bitscd.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bitscd " "Found entity 1: conv_lut_bitscd" {  } { { "conv_lut_bitscd.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bitscd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_lut_bitsef.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_lut_bitsef.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_lut_bitsef " "Found entity 1: conv_lut_bitsef" {  } { { "conv_lut_bitsef.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_lut_bitsef.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_kernel_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_kernel_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_kernel_tb " "Found entity 1: conv_kernel_tb" {  } { { "conv_kernel_tb.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_kernel_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603195657224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603195657224 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dout_bits_01 conv_kernel.v(39) " "Verilog HDL error at conv_kernel.v(39): object \"dout_bits_01\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "conv_kernel.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_kernel.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1603195657234 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "dout_bits_89 conv_kernel.v(41) " "Verilog HDL error at conv_kernel.v(41): object \"dout_bits_89\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "conv_kernel.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_kernel.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1603195657234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dout conv_kernel.v(47) " "Verilog HDL Procedural Assignment error at conv_kernel.v(47): object \"dout\" on left-hand side of assignment must have a variable data type" {  } { { "conv_kernel.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_kernel.v" 47 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1603195657234 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "dout conv_kernel.v(50) " "Verilog HDL Procedural Assignment error at conv_kernel.v(50): object \"dout\" on left-hand side of assignment must have a variable data type" {  } { { "conv_kernel.v" "" { Text "C:/Users/caoshizhuo/Desktop/conv_kernel/conv_kernel.v" 50 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1603195657234 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603195657484 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 20 20:07:37 2020 " "Processing ended: Tue Oct 20 20:07:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603195657484 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603195657484 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603195657484 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1603195657484 ""}
