

================================================================
== Vitis HLS Report for 'FIR_filter_transposed_2'
================================================================
* Date:           Sun Nov 16 16:33:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:80]   --->   Operation 5 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_17" [FIR_HLS.cpp:80]   --->   Operation 6 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_16" [FIR_HLS.cpp:80]   --->   Operation 7 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_15" [FIR_HLS.cpp:80]   --->   Operation 8 'read' 'FIR_delays_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_14" [FIR_HLS.cpp:80]   --->   Operation 9 'read' 'FIR_delays_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read" [FIR_HLS.cpp:80]   --->   Operation 10 'read' 'FIR_delays_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 11 'sext' 'sext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [3/3] (0.99ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i25 %sext_ln84_3, i25 436" [FIR_HLS.cpp:84]   --->   Operation 12 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 13 [2/3] (0.99ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i25 %sext_ln84_3, i25 436" [FIR_HLS.cpp:84]   --->   Operation 13 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 14 [1/3] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%mul_ln84 = mul i25 %sext_ln84_3, i25 436" [FIR_HLS.cpp:84]   --->   Operation 14 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 15 [1/1] (0.00ns) (grouped into DSP with root node add_ln84)   --->   "%sext_ln84_4 = sext i25 %mul_ln84" [FIR_HLS.cpp:84]   --->   Operation 15 'sext' 'sext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln84 = add i32 %sext_ln84_4, i32 %FIR_delays_read_9" [FIR_HLS.cpp:84]   --->   Operation 16 'add' 'add_ln84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [FIR_HLS.cpp:80]   --->   Operation 17 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 18 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 19 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i16 %x_n_read" [FIR_HLS.cpp:84]   --->   Operation 20 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln84 = add i32 %sext_ln84_4, i32 %FIR_delays_read_9" [FIR_HLS.cpp:84]   --->   Operation 21 'add' 'add_ln84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln84, i32 16, i32 31" [FIR_HLS.cpp:84]   --->   Operation 22 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (2.38ns)   --->   "%mul_ln87 = mul i29 %sext_ln84_2, i29 536868858" [FIR_HLS.cpp:87]   --->   Operation 23 'mul' 'mul_ln87' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i29 %mul_ln87" [FIR_HLS.cpp:87]   --->   Operation 24 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.01ns)   --->   "%add_ln87 = add i32 %sext_ln87, i32 %FIR_delays_read_4" [FIR_HLS.cpp:87]   --->   Operation 25 'add' 'add_ln87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (2.38ns)   --->   "%mul_ln87_1 = mul i31 %sext_ln84_1, i31 9860" [FIR_HLS.cpp:87]   --->   Operation 26 'mul' 'mul_ln87_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i31 %mul_ln87_1" [FIR_HLS.cpp:87]   --->   Operation 27 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (2.38ns)   --->   "%mul_ln87_2 = mul i26 %sext_ln84, i26 436" [FIR_HLS.cpp:87]   --->   Operation 28 'mul' 'mul_ln87_2' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i26 %mul_ln87_2" [FIR_HLS.cpp:87]   --->   Operation 29 'sext' 'sext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.01ns)   --->   "%add_ln87_1 = add i32 %sext_ln87_1, i32 %FIR_delays_read_3" [FIR_HLS.cpp:87]   --->   Operation 30 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.01ns)   --->   "%add_ln87_2 = add i32 %sext_ln87_1, i32 %FIR_delays_read_2" [FIR_HLS.cpp:87]   --->   Operation 31 'add' 'add_ln87_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.01ns)   --->   "%add_ln87_3 = add i32 %sext_ln87, i32 %FIR_delays_read_1" [FIR_HLS.cpp:87]   --->   Operation 32 'add' 'add_ln87_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue i176 <undef>, i16 %y" [FIR_HLS.cpp:89]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i176 %mrv, i32 %add_ln87" [FIR_HLS.cpp:89]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i176 %mrv_1, i32 %add_ln87_1" [FIR_HLS.cpp:89]   --->   Operation 35 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i176 %mrv_2, i32 %add_ln87_2" [FIR_HLS.cpp:89]   --->   Operation 36 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i176 %mrv_3, i32 %add_ln87_3" [FIR_HLS.cpp:89]   --->   Operation 37 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i176 %mrv_4, i32 %sext_ln87_2" [FIR_HLS.cpp:89]   --->   Operation 38 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln89 = ret i176 %mrv_5" [FIR_HLS.cpp:89]   --->   Operation 39 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_n_read          (read        ) [ 01111]
FIR_delays_read_1 (read        ) [ 01111]
FIR_delays_read_2 (read        ) [ 01111]
FIR_delays_read_3 (read        ) [ 01111]
FIR_delays_read_4 (read        ) [ 01111]
FIR_delays_read_9 (read        ) [ 01111]
sext_ln84_3       (sext        ) [ 01110]
mul_ln84          (mul         ) [ 00000]
sext_ln84_4       (sext        ) [ 01001]
specpipeline_ln80 (specpipeline) [ 00000]
sext_ln84         (sext        ) [ 00000]
sext_ln84_1       (sext        ) [ 00000]
sext_ln84_2       (sext        ) [ 00000]
add_ln84          (add         ) [ 00000]
y                 (partselect  ) [ 00000]
mul_ln87          (mul         ) [ 00000]
sext_ln87         (sext        ) [ 00000]
add_ln87          (add         ) [ 00000]
mul_ln87_1        (mul         ) [ 00000]
sext_ln87_1       (sext        ) [ 00000]
mul_ln87_2        (mul         ) [ 00000]
sext_ln87_2       (sext        ) [ 00000]
add_ln87_1        (add         ) [ 00000]
add_ln87_2        (add         ) [ 00000]
add_ln87_3        (add         ) [ 00000]
mrv               (insertvalue ) [ 00000]
mrv_1             (insertvalue ) [ 00000]
mrv_2             (insertvalue ) [ 00000]
mrv_3             (insertvalue ) [ 00000]
mrv_4             (insertvalue ) [ 00000]
mrv_5             (insertvalue ) [ 00000]
ret_ln89          (ret         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_delays_read_17">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_n">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_n"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="x_n_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="FIR_delays_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="FIR_delays_read_2_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="FIR_delays_read_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="FIR_delays_read_4_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="FIR_delays_read_9_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_9/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln84_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln84_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="3"/>
<pin id="82" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sext_ln84_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="3"/>
<pin id="85" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_1/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln84_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="3"/>
<pin id="88" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_2/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="y_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="0" index="3" bw="6" slack="0"/>
<pin id="94" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mul_ln87_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="13" slack="0"/>
<pin id="101" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln87_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="29" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln87_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="29" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="3"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="mul_ln87_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="15" slack="0"/>
<pin id="116" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87_1/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln87_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_1/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="mul_ln87_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87_2/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sext_ln87_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="26" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87_2/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln87_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="31" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="3"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_1/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln87_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="3"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_2/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln87_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="29" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="3"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87_3/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="176" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mrv_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="176" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mrv_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="176" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="176" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="176" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="176" slack="0"/>
<pin id="180" dir="0" index="1" bw="26" slack="0"/>
<pin id="181" dir="1" index="2" bw="176" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="184" class="1007" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln84/1 sext_ln84_4/3 add_ln84/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="x_n_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="3"/>
<pin id="194" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="x_n_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="FIR_delays_read_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="3"/>
<pin id="201" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FIR_delays_read_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="FIR_delays_read_2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="3"/>
<pin id="206" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FIR_delays_read_2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="FIR_delays_read_3_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="3"/>
<pin id="211" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FIR_delays_read_3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="FIR_delays_read_4_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="3"/>
<pin id="216" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FIR_delays_read_4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="FIR_delays_read_9_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_9 "/>
</bind>
</comp>

<comp id="224" class="1005" name="sext_ln84_3_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="1"/>
<pin id="226" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln84_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="40" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="102"><net_src comp="86" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="83" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="80" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="119" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="119" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="104" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="89" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="108" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="133" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="138" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="143" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="129" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="76" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="195"><net_src comp="40" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="202"><net_src comp="46" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="207"><net_src comp="52" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="212"><net_src comp="58" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="217"><net_src comp="64" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="222"><net_src comp="70" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="227"><net_src comp="76" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: FIR_filter_transposed.2 : FIR_delays_read | {1 }
	Port: FIR_filter_transposed.2 : FIR_delays_read_14 | {1 }
	Port: FIR_filter_transposed.2 : FIR_delays_read_15 | {1 }
	Port: FIR_filter_transposed.2 : FIR_delays_read_16 | {1 }
	Port: FIR_filter_transposed.2 : FIR_delays_read_17 | {1 }
	Port: FIR_filter_transposed.2 : x_n | {1 }
  - Chain level:
	State 1
		mul_ln84 : 1
	State 2
	State 3
		sext_ln84_4 : 1
		add_ln84 : 2
	State 4
		y : 1
		mul_ln87 : 1
		sext_ln87 : 2
		add_ln87 : 3
		mul_ln87_1 : 1
		sext_ln87_1 : 2
		mul_ln87_2 : 1
		sext_ln87_2 : 2
		add_ln87_1 : 3
		add_ln87_2 : 3
		add_ln87_3 : 3
		mrv : 2
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		ret_ln89 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln87_fu_108       |    0    |    0    |    39   |
|    add   |       add_ln87_1_fu_133      |    0    |    0    |    39   |
|          |       add_ln87_2_fu_138      |    0    |    0    |    39   |
|          |       add_ln87_3_fu_143      |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln87_fu_98        |    1    |    0    |    5    |
|    mul   |       mul_ln87_1_fu_113      |    1    |    0    |    5    |
|          |       mul_ln87_2_fu_123      |    1    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_184          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      x_n_read_read_fu_40     |    0    |    0    |    0    |
|          | FIR_delays_read_1_read_fu_46 |    0    |    0    |    0    |
|   read   | FIR_delays_read_2_read_fu_52 |    0    |    0    |    0    |
|          | FIR_delays_read_3_read_fu_58 |    0    |    0    |    0    |
|          | FIR_delays_read_4_read_fu_64 |    0    |    0    |    0    |
|          | FIR_delays_read_9_read_fu_70 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln84_3_fu_76      |    0    |    0    |    0    |
|          |        sext_ln84_fu_80       |    0    |    0    |    0    |
|          |       sext_ln84_1_fu_83      |    0    |    0    |    0    |
|   sext   |       sext_ln84_2_fu_86      |    0    |    0    |    0    |
|          |       sext_ln87_fu_104       |    0    |    0    |    0    |
|          |      sext_ln87_1_fu_119      |    0    |    0    |    0    |
|          |      sext_ln87_2_fu_129      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|            y_fu_89           |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_148          |    0    |    0    |    0    |
|          |         mrv_1_fu_154         |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_160         |    0    |    0    |    0    |
|          |         mrv_3_fu_166         |    0    |    0    |    0    |
|          |         mrv_4_fu_172         |    0    |    0    |    0    |
|          |         mrv_5_fu_178         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   171   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|FIR_delays_read_1_reg_199|   32   |
|FIR_delays_read_2_reg_204|   32   |
|FIR_delays_read_3_reg_209|   32   |
|FIR_delays_read_4_reg_214|   32   |
|FIR_delays_read_9_reg_219|   32   |
|   sext_ln84_3_reg_224   |   25   |
|     x_n_read_reg_192    |   16   |
+-------------------------+--------+
|          Total          |   201  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_184 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_184 |  p1  |   2  |   9  |   18   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   50   ||  0.854  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   171  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   201  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   201  |   189  |
+-----------+--------+--------+--------+--------+
