<dec f='codebrowser/include/hw/pci/pcie.h' l='87' type='int pcie_cap_init(PCIDevice * dev, uint8_t offset, uint8_t type, uint8_t port, Error ** errp)'/>
<doc f='codebrowser/include/hw/pci/pcie.h' l='86'>/* PCI express capability helper functions */</doc>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='81' u='c' c='rp_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='84' u='c' c='xio3130_downstream_realize'/>
<use f='codebrowser/hw/pci-bridge/xio3130_upstream.c' l='80' u='c' c='xio3130_upstream_realize'/>
<def f='codebrowser/hw/pci/pcie.c' l='89' ll='122' type='int pcie_cap_init(PCIDevice * dev, uint8_t offset, uint8_t type, uint8_t port, Error ** errp)'/>
<use f='codebrowser/hw/pci/pcie.c' l='165' u='c' c='pcie_endpoint_cap_common_init'/>
