<profile>

<section name = "Vivado HLS Report for 'biquadv2end'" level="0">
<item name = "Date">Mon Dec 23 23:08:51 2024
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">Biquadv2End</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.42, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">49, 49, 50, 50, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_PROCESSING">40, 40, 8, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 518, 424</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 3, 426, 586</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 379</column>
<column name="Register">-, -, 722, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 4, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="biquadv2end_biquadv2_s_axi_U">biquadv2end_biquadv2_s_axi, 0, 0, 261, 406</column>
<column name="biquadv2end_mul_2bkb_U0">biquadv2end_mul_2bkb, 0, 3, 165, 180</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="array_r_U">biquadv2end_array_r, 2, 0, 0, 15, 27, 1, 405</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addr1_fu_347_p2">+, 0, 17, 9, 4, 4</column>
<column name="addr5_fu_332_p2">+, 0, 17, 9, 3, 4</column>
<column name="i_V_fu_317_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_Val2_2_fu_385_p2">+, 0, 158, 56, 51, 51</column>
<column name="p_Val2_4_fu_420_p2">+, 0, 77, 29, 24, 24</column>
<column name="p_Val2_7_fu_579_p2">+, 0, 158, 56, 51, 51</column>
<column name="p_Val2_9_fu_614_p2">+, 0, 77, 29, 24, 24</column>
<column name="brmerge40_demorgan_i_1_fu_762_p2">and, 0, 0, 2, 1, 1</column>
<column name="brmerge40_demorgan_i_fu_539_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_1_fu_634_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_fu_440_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_1_fu_756_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_533_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_38_i_i1_fu_736_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_38_i_i_fu_513_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_41_i_i1_fu_725_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_41_i_i_fu_502_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_1_fu_779_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_556_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_1_fu_666_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="Range1_all_ones_fu_472_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="Range1_all_zeros_1_fu_672_p2">icmp, 0, 0, 1, 3, 1</column>
<column name="Range1_all_zeros_fu_478_p2">icmp, 0, 0, 1, 3, 1</column>
<column name="Range2_all_ones_1_fu_650_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="Range2_all_ones_fu_456_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_2_fu_311_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i1_fu_746_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_fu_523_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i1_fu_784_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_fu_561_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_678_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_demorgan_fu_767_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_790_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_demorgan_fu_544_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_1_not_fu_794_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_not_fu_682_p2">or, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_1_fu_730_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_507_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_1_fu_714_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_491_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_Val2_4_4_fu_693_p3">select, 0, 0, 25, 1, 25</column>
<column name="p_Val2_4_mux_fu_687_p3">select, 0, 0, 24, 1, 23</column>
<column name="p_Val2_9_5_fu_805_p3">select, 0, 0, 25, 1, 25</column>
<column name="p_Val2_9_mux_fu_799_p3">select, 0, 0, 24, 1, 23</column>
<column name="resultLeft_V_fu_699_p3">select, 0, 0, 24, 1, 24</column>
<column name="resultRight_V_fu_811_p3">select, 0, 0, 24, 1, 24</column>
<column name="p_not_i_i1_fu_740_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_not_i_i_fu_517_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp2_fu_773_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_12_fu_628_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_15_fu_719_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_16_fu_751_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_1_fu_496_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_9_fu_528_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_fu_550_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_s_fu_434_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="array_r_address0">65, 12, 4, 48</column>
<column name="array_r_address1">55, 10, 4, 40</column>
<column name="array_r_d0">50, 9, 27, 243</column>
<column name="array_r_d1">45, 8, 27, 216</column>
<column name="grp_fu_277_p0">15, 3, 27, 81</column>
<column name="grp_fu_277_p1">15, 3, 24, 72</column>
<column name="inDataLeft_V_blk_n">9, 2, 1, 2</column>
<column name="inDataRight_V_blk_n">9, 2, 1, 2</column>
<column name="p_Val2_5_reg_240">9, 2, 24, 48</column>
<column name="p_Val2_s_reg_253">9, 2, 24, 48</column>
<column name="p_s_reg_266">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP1_V_reg_934">51, 0, 51, 0</column>
<column name="Range1_all_ones_1_reg_1071">1, 0, 1, 0</column>
<column name="Range1_all_ones_reg_994">1, 0, 1, 0</column>
<column name="Range1_all_zeros_1_reg_1078">1, 0, 1, 0</column>
<column name="Range1_all_zeros_reg_1001">1, 0, 1, 0</column>
<column name="Range2_all_ones_1_reg_1066">1, 0, 1, 0</column>
<column name="Range2_all_ones_reg_989">1, 0, 1, 0</column>
<column name="a1_a0_V_read_reg_876">27, 0, 27, 0</column>
<column name="a2_a0_V_read_reg_871">27, 0, 27, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="array_load_4_reg_919">27, 0, 27, 0</column>
<column name="b2_a0_V_read_reg_881">27, 0, 27, 0</column>
<column name="brmerge40_demorgan_i_1_reg_1098">1, 0, 1, 0</column>
<column name="brmerge40_demorgan_i_reg_1021">1, 0, 1, 0</column>
<column name="brmerge_i_i_i1_reg_1108">1, 0, 1, 0</column>
<column name="brmerge_i_i_i_reg_1031">1, 0, 1, 0</column>
<column name="carry_1_reg_1059">1, 0, 1, 0</column>
<column name="carry_reg_982">1, 0, 1, 0</column>
<column name="i_V_reg_899">3, 0, 3, 0</column>
<column name="inDataLeft_V_read_reg_866">24, 0, 24, 0</column>
<column name="inDataLeft_V_trunc_reg_886">24, 0, 27, 3</column>
<column name="inDataRight_V_read_reg_861">24, 0, 24, 0</column>
<column name="inDataRight_V_trunc_reg_891">24, 0, 27, 3</column>
<column name="newsignbit_1_reg_1053">1, 0, 1, 0</column>
<column name="newsignbit_reg_976">1, 0, 1, 0</column>
<column name="p_38_i_i1_reg_1088">1, 0, 1, 0</column>
<column name="p_38_i_i_reg_1011">1, 0, 1, 0</column>
<column name="p_Val2_2_reg_959">51, 0, 51, 0</column>
<column name="p_Val2_4_reg_970">24, 0, 24, 0</column>
<column name="p_Val2_5_reg_240">24, 0, 24, 0</column>
<column name="p_Val2_7_reg_1036">51, 0, 51, 0</column>
<column name="p_Val2_9_reg_1047">24, 0, 24, 0</column>
<column name="p_Val2_s_reg_253">24, 0, 24, 0</column>
<column name="p_s_reg_266">3, 0, 3, 0</column>
<column name="reg_299">51, 0, 51, 0</column>
<column name="resultLeft_V_reg_1083">24, 0, 24, 0</column>
<column name="signbit_1_reg_1041">1, 0, 1, 0</column>
<column name="signbit_reg_964">1, 0, 1, 0</column>
<column name="tmp_16_reg_1093">1, 0, 1, 0</column>
<column name="tmp_17_reg_1123">24, 0, 24, 0</column>
<column name="tmp_18_reg_1128">24, 0, 24, 0</column>
<column name="tmp_19_reg_1133">24, 0, 24, 0</column>
<column name="tmp_20_reg_924">24, 0, 24, 0</column>
<column name="tmp_22_reg_949">1, 0, 1, 0</column>
<column name="tmp_26_reg_944">24, 0, 24, 0</column>
<column name="tmp_28_reg_1006">1, 0, 1, 0</column>
<column name="tmp_3_cast_reg_904">3, 0, 4, 1</column>
<column name="tmp_4_reg_1118">24, 0, 24, 0</column>
<column name="tmp_9_reg_1016">1, 0, 1, 0</column>
<column name="underflow_1_reg_1103">1, 0, 1, 0</column>
<column name="underflow_reg_1026">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_biquadv2_AWVALID">in, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_AWREADY">out, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_AWADDR">in, 7, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_WVALID">in, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_WREADY">out, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_WDATA">in, 32, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_WSTRB">in, 4, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_ARVALID">in, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_ARREADY">out, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_ARADDR">in, 7, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_RVALID">out, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_RREADY">in, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_RDATA">out, 32, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_RRESP">out, 2, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_BVALID">out, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_BREADY">in, 1, s_axi, biquadv2, pointer</column>
<column name="s_axi_biquadv2_BRESP">out, 2, s_axi, biquadv2, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, biquadv2end, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, biquadv2end, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, biquadv2end, return value</column>
<column name="inDataLeft_V">in, 24, ap_hs, inDataLeft_V, scalar</column>
<column name="inDataLeft_V_ap_vld">in, 1, ap_hs, inDataLeft_V, scalar</column>
<column name="inDataLeft_V_ap_ack">out, 1, ap_hs, inDataLeft_V, scalar</column>
<column name="inDataRight_V">in, 24, ap_hs, inDataRight_V, scalar</column>
<column name="inDataRight_V_ap_vld">in, 1, ap_hs, inDataRight_V, scalar</column>
<column name="inDataRight_V_ap_ack">out, 1, ap_hs, inDataRight_V, scalar</column>
</table>
</item>
</section>
</profile>
