TimeQuest Timing Analyzer report for COUNTER_LPM
Thu Dec 17 16:02:34 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLC'
 14. Slow 1200mV 85C Model Hold: 'CLC'
 15. Slow 1200mV 85C Model Recovery: 'CLC'
 16. Slow 1200mV 85C Model Removal: 'CLC'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLC'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLC'
 30. Slow 1200mV 0C Model Hold: 'CLC'
 31. Slow 1200mV 0C Model Recovery: 'CLC'
 32. Slow 1200mV 0C Model Removal: 'CLC'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLC'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'CLC'
 45. Fast 1200mV 0C Model Hold: 'CLC'
 46. Fast 1200mV 0C Model Recovery: 'CLC'
 47. Fast 1200mV 0C Model Removal: 'CLC'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'CLC'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                               ;
+--------------------+----------------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version ;
; Revision Name      ; COUNTER_LPM                                                                ;
; Device Family      ; Cyclone IV E                                                               ;
; Device Name        ; EP4CE115F29C7                                                              ;
; Timing Models      ; Final                                                                      ;
; Delay Model        ; Combined                                                                   ;
; Rise/Fall Delays   ; Enabled                                                                    ;
+--------------------+----------------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Thu Dec 17 16:02:33 2020 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+------------+------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period      ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLC        ; Base ; 1000000.000 ; 0.0 MHz   ; 0.000 ; 500000.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLC } ;
+------------+------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 137.89 MHz ; 137.89 MHz      ; CLC        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+------------+----------------+
; Clock ; Slack      ; End Point TNS  ;
+-------+------------+----------------+
; CLC   ; 499996.374 ; 0.000          ;
+-------+------------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLC   ; 0.666 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+------------+-------------------+
; Clock ; Slack      ; End Point TNS     ;
+-------+------------+-------------------+
; CLC   ; 999998.025 ; 0.000             ;
+-------+------------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLC   ; 1.500 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+------------+------------------------------+
; Clock ; Slack      ; End Point TNS                ;
+-------+------------+------------------------------+
; CLC   ; 499999.758 ; 0.000                        ;
+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLC'                                                                                                                                                                                                                                                 ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 499996.374 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 500000.000   ; 2.951      ; 6.595      ;
; 499996.374 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 500000.000   ; 2.951      ; 6.595      ;
; 499996.374 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 500000.000   ; 2.951      ; 6.595      ;
; 499996.374 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 500000.000   ; 2.951      ; 6.595      ;
; 499996.374 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 500000.000   ; 2.951      ; 6.595      ;
; 499997.932 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 500000.000   ; 2.951      ; 5.037      ;
; 999995.752 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 4.187      ;
; 999995.752 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 4.187      ;
; 999995.752 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 4.187      ;
; 999995.752 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 4.187      ;
; 999995.752 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 4.187      ;
; 999996.555 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; 2.951      ; 6.414      ;
; 999996.555 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; 2.951      ; 6.414      ;
; 999996.555 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; 2.951      ; 6.414      ;
; 999996.555 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; 2.951      ; 6.414      ;
; 999996.555 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; 2.951      ; 6.414      ;
; 999996.656 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.283      ;
; 999996.656 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.283      ;
; 999996.656 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.283      ;
; 999996.656 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.283      ;
; 999996.656 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.283      ;
; 999996.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.281      ;
; 999996.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.281      ;
; 999996.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.281      ;
; 999996.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.281      ;
; 999996.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.281      ;
; 999996.807 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.132      ;
; 999996.807 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.132      ;
; 999996.807 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.132      ;
; 999996.807 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.132      ;
; 999996.807 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 3.132      ;
; 999997.189 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 2.750      ;
; 999997.189 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 2.750      ;
; 999997.189 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 2.750      ;
; 999997.189 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 2.750      ;
; 999997.189 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 2.750      ;
; 999997.298 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 2.641      ;
; 999998.101 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; 2.951      ; 4.868      ;
; 999998.202 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 1.737      ;
; 999998.208 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 1.731      ;
; 999998.365 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 1.574      ;
; 999998.747 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 1.192      ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLC'                                                                                                                                                                                                                                                  ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.666      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 0.931      ;
; 0.667      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 0.932      ;
; 0.673      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 0.938      ;
; 0.675      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 0.940      ;
; 0.685      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 0.950      ;
; 0.789      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.054      ;
; 0.984      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.249      ;
; 0.992      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.257      ;
; 0.993      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.258      ;
; 0.994      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.259      ;
; 0.998      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.263      ;
; 0.999      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.264      ;
; 1.113      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.378      ;
; 1.118      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.383      ;
; 1.119      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.384      ;
; 1.124      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.389      ;
; 1.190      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.455      ;
; 1.223      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.488      ;
; 1.226      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.491      ;
; 1.320      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.585      ;
; 1.431      ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 3.062      ; 4.679      ;
; 2.232      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.497      ;
; 2.232      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.497      ;
; 2.650      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.915      ;
; 2.650      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.915      ;
; 2.650      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.915      ;
; 2.653      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.918      ;
; 2.653      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.918      ;
; 2.653      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.918      ;
; 2.653      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 2.918      ;
; 2.792      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.079      ; 3.057      ;
; 2.917      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 3.062      ; 6.165      ;
; 2.917      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 3.062      ; 6.165      ;
; 2.917      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 3.062      ; 6.165      ;
; 2.917      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 3.062      ; 6.165      ;
; 2.917      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 3.062      ; 6.165      ;
; 500001.607 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; -500000.000  ; 3.062      ; 4.855      ;
; 500003.034 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; -500000.000  ; 3.062      ; 6.282      ;
; 500003.034 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; -500000.000  ; 3.062      ; 6.282      ;
; 500003.034 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; -500000.000  ; 3.062      ; 6.282      ;
; 500003.034 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; -500000.000  ; 3.062      ; 6.282      ;
; 500003.034 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; -500000.000  ; 3.062      ; 6.282      ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLC'                                                                  ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 999998.025 ; inst29    ; inst29  ; CLC          ; CLC         ; 1000000.000  ; -0.079     ; 1.914      ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLC'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1.500 ; inst29    ; inst29  ; CLC          ; CLC         ; 0.000        ; 0.079      ; 1.765      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLC'                                                                                                                                    ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; 499999.758 ; 499999.946   ; 0.188          ; Low Pulse Width  ; CLC   ; Rise       ; inst29                                                                                         ;
; 499999.758 ; 499999.946   ; 0.188          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 499999.758 ; 499999.946   ; 0.188          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 499999.758 ; 499999.946   ; 0.188          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 499999.758 ; 499999.946   ; 0.188          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 499999.758 ; 499999.946   ; 0.188          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 499999.833 ; 500000.053   ; 0.220          ; High Pulse Width ; CLC   ; Rise       ; inst29                                                                                         ;
; 499999.833 ; 500000.053   ; 0.220          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 499999.833 ; 500000.053   ; 0.220          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 499999.833 ; 500000.053   ; 0.220          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 499999.833 ; 500000.053   ; 0.220          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 499999.833 ; 500000.053   ; 0.220          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 499999.894 ; 499999.894   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~input|o                                                                                    ;
; 499999.908 ; 499999.908   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~inputclkctrl|inclk[0]                                                                      ;
; 499999.908 ; 499999.908   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~inputclkctrl|outclk                                                                        ;
; 499999.911 ; 499999.911   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst29|clk                                                                                     ;
; 499999.911 ; 499999.911   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 499999.911 ; 499999.911   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 499999.911 ; 499999.911   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 499999.911 ; 499999.911   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 499999.911 ; 499999.911   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 500000.000 ; 500000.000   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~input|i                                                                                    ;
; 500000.000 ; 500000.000   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~input|i                                                                                    ;
; 500000.089 ; 500000.089   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst29|clk                                                                                     ;
; 500000.089 ; 500000.089   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 500000.089 ; 500000.089   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 500000.089 ; 500000.089   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 500000.089 ; 500000.089   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 500000.089 ; 500000.089   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 500000.092 ; 500000.092   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~inputclkctrl|inclk[0]                                                                      ;
; 500000.092 ; 500000.092   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~inputclkctrl|outclk                                                                        ;
; 500000.106 ; 500000.106   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~input|o                                                                                    ;
; 999996.000 ; 1000000.000  ; 4.000          ; Port Rate        ; CLC   ; Rise       ; CLC                                                                                            ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; inst29                                                                                         ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLC       ; CLC        ; 3.445 ; 3.626 ; Rise       ; CLC             ;
; CLS       ; CLC        ; 2.211 ; 2.576 ; Rise       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLC       ; CLC        ; -1.431 ; -1.607 ; Rise       ; CLC             ;
; CLS       ; CLC        ; -1.592 ; -1.987 ; Rise       ; CLC             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 7.324 ; 7.329 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 6.637 ; 6.648 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 6.954 ; 6.961 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 6.986 ; 6.995 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 7.324 ; 7.329 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 6.987 ; 6.994 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 8.782 ; 8.862 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 8.242 ; 8.027 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 6.417 ; 6.427 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 6.417 ; 6.427 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 6.722 ; 6.728 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 6.752 ; 6.760 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 7.077 ; 7.081 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 6.755 ; 6.760 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 7.139 ; 7.087 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 7.973 ; 7.761 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 144.51 MHz ; 144.51 MHz      ; CLC        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+------------+---------------+
; Clock ; Slack      ; End Point TNS ;
+-------+------------+---------------+
; CLC   ; 499996.540 ; 0.000         ;
+-------+------------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLC   ; 0.608 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+------------+------------------+
; Clock ; Slack      ; End Point TNS    ;
+-------+------------+------------------+
; CLC   ; 999998.224 ; 0.000            ;
+-------+------------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLC   ; 1.378 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+------------+-----------------------------+
; Clock ; Slack      ; End Point TNS               ;
+-------+------------+-----------------------------+
; CLC   ; 499999.777 ; 0.000                       ;
+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLC'                                                                                                                                                                                                                                                  ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 499996.540 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 500000.000   ; 2.680      ; 6.159      ;
; 499996.540 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 500000.000   ; 2.680      ; 6.159      ;
; 499996.540 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 500000.000   ; 2.680      ; 6.159      ;
; 499996.540 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 500000.000   ; 2.680      ; 6.159      ;
; 499996.540 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 500000.000   ; 2.680      ; 6.159      ;
; 499997.977 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 500000.000   ; 2.680      ; 4.722      ;
; 999996.178 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.770      ;
; 999996.178 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.770      ;
; 999996.178 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.770      ;
; 999996.178 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.770      ;
; 999996.178 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.770      ;
; 999996.868 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; 2.680      ; 5.831      ;
; 999996.868 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; 2.680      ; 5.831      ;
; 999996.868 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; 2.680      ; 5.831      ;
; 999996.868 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; 2.680      ; 5.831      ;
; 999996.868 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; 2.680      ; 5.831      ;
; 999996.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.003      ;
; 999996.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.003      ;
; 999996.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.003      ;
; 999996.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.003      ;
; 999996.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 3.003      ;
; 999996.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.987      ;
; 999996.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.987      ;
; 999996.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.987      ;
; 999996.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.987      ;
; 999996.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.987      ;
; 999997.062 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.886      ;
; 999997.062 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.886      ;
; 999997.062 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.886      ;
; 999997.062 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.886      ;
; 999997.062 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.886      ;
; 999997.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.527      ;
; 999997.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.527      ;
; 999997.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.527      ;
; 999997.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.527      ;
; 999997.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.527      ;
; 999997.587 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 2.361      ;
; 999998.277 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; 2.680      ; 4.422      ;
; 999998.382 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 1.566      ;
; 999998.390 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 1.558      ;
; 999998.499 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 1.449      ;
; 999998.858 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 1.090      ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLC'                                                                                                                                                                                                                                                   ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.608      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 0.850      ;
; 0.609      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 0.851      ;
; 0.615      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 0.857      ;
; 0.617      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 0.859      ;
; 0.627      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 0.869      ;
; 0.713      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.071      ; 0.955      ;
; 0.895      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.137      ;
; 0.896      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.138      ;
; 0.896      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.138      ;
; 0.904      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.146      ;
; 0.907      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.149      ;
; 0.907      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.149      ;
; 1.003      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.245      ;
; 1.006      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.248      ;
; 1.014      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.256      ;
; 1.017      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.259      ;
; 1.064      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.306      ;
; 1.119      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.361      ;
; 1.122      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.364      ;
; 1.181      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.423      ;
; 1.303      ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 2.779      ; 4.253      ;
; 2.058      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.300      ;
; 2.058      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.300      ;
; 2.438      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.680      ;
; 2.438      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.680      ;
; 2.438      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.680      ;
; 2.441      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.683      ;
; 2.441      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.683      ;
; 2.441      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.683      ;
; 2.441      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.683      ;
; 2.526      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.071      ; 2.768      ;
; 2.648      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 2.779      ; 5.598      ;
; 2.648      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 2.779      ; 5.598      ;
; 2.648      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 2.779      ; 5.598      ;
; 2.648      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 2.779      ; 5.598      ;
; 2.648      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 2.779      ; 5.598      ;
; 500001.601 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; -500000.000  ; 2.779      ; 4.551      ;
; 500002.920 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; -500000.000  ; 2.779      ; 5.870      ;
; 500002.920 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; -500000.000  ; 2.779      ; 5.870      ;
; 500002.920 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; -500000.000  ; 2.779      ; 5.870      ;
; 500002.920 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; -500000.000  ; 2.779      ; 5.870      ;
; 500002.920 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; -500000.000  ; 2.779      ; 5.870      ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLC'                                                                   ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 999998.224 ; inst29    ; inst29  ; CLC          ; CLC         ; 1000000.000  ; -0.071     ; 1.724      ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLC'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1.378 ; inst29    ; inst29  ; CLC          ; CLC         ; 0.000        ; 0.071      ; 1.620      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLC'                                                                                                                                     ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; 499999.777 ; 499999.963   ; 0.186          ; Low Pulse Width  ; CLC   ; Rise       ; inst29                                                                                         ;
; 499999.777 ; 499999.963   ; 0.186          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 499999.777 ; 499999.963   ; 0.186          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 499999.777 ; 499999.963   ; 0.186          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 499999.777 ; 499999.963   ; 0.186          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 499999.777 ; 499999.963   ; 0.186          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 499999.817 ; 500000.035   ; 0.218          ; High Pulse Width ; CLC   ; Rise       ; inst29                                                                                         ;
; 499999.817 ; 500000.035   ; 0.218          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 499999.817 ; 500000.035   ; 0.218          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 499999.817 ; 500000.035   ; 0.218          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 499999.817 ; 500000.035   ; 0.218          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 499999.817 ; 500000.035   ; 0.218          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 499999.916 ; 499999.916   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~input|o                                                                                    ;
; 499999.922 ; 499999.922   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~inputclkctrl|inclk[0]                                                                      ;
; 499999.922 ; 499999.922   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~inputclkctrl|outclk                                                                        ;
; 499999.925 ; 499999.925   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst29|clk                                                                                     ;
; 499999.925 ; 499999.925   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 499999.925 ; 499999.925   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 499999.925 ; 499999.925   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 499999.925 ; 499999.925   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 499999.925 ; 499999.925   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 500000.000 ; 500000.000   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~input|i                                                                                    ;
; 500000.000 ; 500000.000   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~input|i                                                                                    ;
; 500000.075 ; 500000.075   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst29|clk                                                                                     ;
; 500000.075 ; 500000.075   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 500000.075 ; 500000.075   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 500000.075 ; 500000.075   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 500000.075 ; 500000.075   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 500000.075 ; 500000.075   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 500000.078 ; 500000.078   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~inputclkctrl|inclk[0]                                                                      ;
; 500000.078 ; 500000.078   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~inputclkctrl|outclk                                                                        ;
; 500000.084 ; 500000.084   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~input|o                                                                                    ;
; 999996.000 ; 1000000.000  ; 4.000          ; Port Rate        ; CLC   ; Rise       ; CLC                                                                                            ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; inst29                                                                                         ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 999997.715 ; 1000000.000  ; 2.285          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLC       ; CLC        ; 3.132 ; 3.460 ; Rise       ; CLC             ;
; CLS       ; CLC        ; 1.938 ; 2.196 ; Rise       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLC       ; CLC        ; -1.303 ; -1.601 ; Rise       ; CLC             ;
; CLS       ; CLC        ; -1.384 ; -1.660 ; Rise       ; CLC             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 6.627 ; 6.582 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 5.985 ; 5.966 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 6.279 ; 6.247 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 6.310 ; 6.280 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 6.627 ; 6.582 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 6.314 ; 6.283 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 7.955 ; 7.946 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 7.592 ; 7.228 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 5.774 ; 5.755 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 5.774 ; 5.755 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 6.057 ; 6.025 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 6.086 ; 6.055 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 6.390 ; 6.346 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 6.090 ; 6.059 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 6.445 ; 6.357 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 7.330 ; 6.975 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+------------+---------------+
; Clock ; Slack      ; End Point TNS ;
+-------+------------+---------------+
; CLC   ; 499998.092 ; 0.000         ;
+-------+------------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLC   ; 0.305 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+------------+------------------+
; Clock ; Slack      ; End Point TNS    ;
+-------+------------+------------------+
; CLC   ; 999999.022 ; 0.000            ;
+-------+------------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLC   ; 0.705 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+------------+-----------------------------+
; Clock ; Slack      ; End Point TNS               ;
+-------+------------+-----------------------------+
; CLC   ; 499999.439 ; 0.000                       ;
+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLC'                                                                                                                                                                                                                                                  ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 499998.092 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 500000.000   ; 1.569      ; 3.484      ;
; 499998.092 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 500000.000   ; 1.569      ; 3.484      ;
; 499998.092 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 500000.000   ; 1.569      ; 3.484      ;
; 499998.092 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 500000.000   ; 1.569      ; 3.484      ;
; 499998.092 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 500000.000   ; 1.569      ; 3.484      ;
; 499998.798 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 500000.000   ; 1.569      ; 2.778      ;
; 999997.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 2.021      ;
; 999997.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 2.021      ;
; 999997.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 2.021      ;
; 999997.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 2.021      ;
; 999997.945 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 2.021      ;
; 999998.184 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; 1.569      ; 3.392      ;
; 999998.184 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; 1.569      ; 3.392      ;
; 999998.184 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; 1.569      ; 3.392      ;
; 999998.184 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; 1.569      ; 3.392      ;
; 999998.184 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; 1.569      ; 3.392      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.393 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.573      ;
; 999998.492 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.474      ;
; 999998.492 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.474      ;
; 999998.492 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.474      ;
; 999998.492 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.474      ;
; 999998.492 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.474      ;
; 999998.667 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.299      ;
; 999998.667 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.299      ;
; 999998.667 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.299      ;
; 999998.667 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.299      ;
; 999998.667 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.299      ;
; 999998.679 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 1.287      ;
; 999998.918 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; 1.569      ; 2.658      ;
; 999999.127 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 0.839      ;
; 999999.127 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 0.839      ;
; 999999.226 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 0.740      ;
; 999999.401 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; inst29                                                                                         ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 0.565      ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLC'                                                                                                                                                                                                                                                   ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.305      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.430      ;
; 0.305      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.430      ;
; 0.307      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.432      ;
; 0.311      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.436      ;
; 0.314      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.439      ;
; 0.358      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.483      ;
; 0.454      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.579      ;
; 0.460      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.585      ;
; 0.463      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.588      ;
; 0.463      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.588      ;
; 0.466      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.591      ;
; 0.466      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.591      ;
; 0.523      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.648      ;
; 0.526      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.651      ;
; 0.529      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.654      ;
; 0.532      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.657      ;
; 0.561      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.686      ;
; 0.562      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.687      ;
; 0.566      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.691      ;
; 0.621      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.746      ;
; 0.840      ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; 0.000        ; 1.630      ; 2.554      ;
; 1.008      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.133      ;
; 1.008      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.133      ;
; 1.211      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.336      ;
; 1.211      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.336      ;
; 1.211      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.336      ;
; 1.212      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.337      ;
; 1.212      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.337      ;
; 1.212      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.337      ;
; 1.212      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.337      ;
; 1.271      ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 0.041      ; 1.396      ;
; 1.554      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; 0.000        ; 1.630      ; 3.268      ;
; 1.554      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; 0.000        ; 1.630      ; 3.268      ;
; 1.554      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; 0.000        ; 1.630      ; 3.268      ;
; 1.554      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; 0.000        ; 1.630      ; 3.268      ;
; 1.554      ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; 0.000        ; 1.630      ; 3.268      ;
; 500000.978 ; CLC                                                                                            ; inst29                                                                                         ; CLC          ; CLC         ; -500000.000  ; 1.630      ; 2.692      ;
; 500001.628 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ; CLC          ; CLC         ; -500000.000  ; 1.630      ; 3.342      ;
; 500001.628 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ; CLC          ; CLC         ; -500000.000  ; 1.630      ; 3.342      ;
; 500001.628 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ; CLC          ; CLC         ; -500000.000  ; 1.630      ; 3.342      ;
; 500001.628 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ; CLC          ; CLC         ; -500000.000  ; 1.630      ; 3.342      ;
; 500001.628 ; CLC                                                                                            ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ; CLC          ; CLC         ; -500000.000  ; 1.630      ; 3.342      ;
+------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLC'                                                                   ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 999999.022 ; inst29    ; inst29  ; CLC          ; CLC         ; 1000000.000  ; -0.041     ; 0.944      ;
+------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLC'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.705 ; inst29    ; inst29  ; CLC          ; CLC         ; 0.000        ; 0.041      ; 0.830      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLC'                                                                                                                                     ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; 499999.439 ; 499999.623   ; 0.184          ; Low Pulse Width  ; CLC   ; Rise       ; inst29                                                                                         ;
; 499999.439 ; 499999.623   ; 0.184          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 499999.439 ; 499999.623   ; 0.184          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 499999.439 ; 499999.623   ; 0.184          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 499999.439 ; 499999.623   ; 0.184          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 499999.439 ; 499999.623   ; 0.184          ; Low Pulse Width  ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 499999.618 ; 499999.618   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst29|clk                                                                                     ;
; 499999.618 ; 499999.618   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 499999.618 ; 499999.618   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 499999.618 ; 499999.618   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 499999.618 ; 499999.618   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 499999.618 ; 499999.618   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 499999.620 ; 499999.620   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~input|o                                                                                    ;
; 499999.633 ; 499999.633   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~inputclkctrl|inclk[0]                                                                      ;
; 499999.633 ; 499999.633   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~inputclkctrl|outclk                                                                        ;
; 500000.000 ; 500000.000   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~input|i                                                                                    ;
; 500000.000 ; 500000.000   ; 0.000          ; Low Pulse Width  ; CLC   ; Rise       ; CLC~input|i                                                                                    ;
; 500000.160 ; 500000.376   ; 0.216          ; High Pulse Width ; CLC   ; Rise       ; inst29                                                                                         ;
; 500000.160 ; 500000.376   ; 0.216          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 500000.160 ; 500000.376   ; 0.216          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 500000.160 ; 500000.376   ; 0.216          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 500000.160 ; 500000.376   ; 0.216          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 500000.160 ; 500000.376   ; 0.216          ; High Pulse Width ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
; 500000.366 ; 500000.366   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~inputclkctrl|inclk[0]                                                                      ;
; 500000.366 ; 500000.366   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~inputclkctrl|outclk                                                                        ;
; 500000.380 ; 500000.380   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; CLC~input|o                                                                                    ;
; 500000.381 ; 500000.381   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst29|clk                                                                                     ;
; 500000.381 ; 500000.381   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 500000.381 ; 500000.381   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 500000.381 ; 500000.381   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 500000.381 ; 500000.381   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 500000.381 ; 500000.381   ; 0.000          ; High Pulse Width ; CLC   ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 999996.000 ; 1000000.000  ; 4.000          ; Port Rate        ; CLC   ; Rise       ; CLC                                                                                            ;
; 999998.000 ; 1000000.000  ; 2.000          ; Min Period       ; CLC   ; Rise       ; inst29                                                                                         ;
; 999998.000 ; 1000000.000  ; 2.000          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[0] ;
; 999998.000 ; 1000000.000  ; 2.000          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[1] ;
; 999998.000 ; 1000000.000  ; 2.000          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[2] ;
; 999998.000 ; 1000000.000  ; 2.000          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[3] ;
; 999998.000 ; 1000000.000  ; 2.000          ; Min Period       ; CLC   ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_msi:auto_generated|counter_reg_bit[4] ;
+------------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLC       ; CLC        ; 1.816 ; 1.908 ; Rise       ; CLC             ;
; CLS       ; CLC        ; 1.000 ; 1.590 ; Rise       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLC       ; CLC        ; -0.840 ; -0.978 ; Rise       ; CLC             ;
; CLS       ; CLC        ; -0.699 ; -1.299 ; Rise       ; CLC             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 3.896 ; 4.004 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 3.547 ; 3.610 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 3.700 ; 3.785 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 3.711 ; 3.806 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 3.896 ; 4.004 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 3.733 ; 3.821 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 4.557 ; 4.711 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 4.537 ; 4.452 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 3.435 ; 3.498 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 3.435 ; 3.498 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 3.583 ; 3.665 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 3.593 ; 3.685 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 3.771 ; 3.875 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 3.615 ; 3.700 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 3.768 ; 3.828 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 4.408 ; 4.313 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+------------------+------------+-------+------------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery   ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+------------+---------+---------------------+
; Worst-case Slack ; 499996.374 ; 0.305 ; 999998.025 ; 0.705   ; 499999.439          ;
;  CLC             ; 499996.374 ; 0.305 ; 999998.025 ; 0.705   ; 499999.439          ;
; Design-wide TNS  ; 0.0        ; 0.0   ; 0.0        ; 0.0     ; 0.0                 ;
;  CLC             ; 0.000      ; 0.000 ; 0.000      ; 0.000   ; 0.000               ;
+------------------+------------+-------+------------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLC       ; CLC        ; 3.445 ; 3.626 ; Rise       ; CLC             ;
; CLS       ; CLC        ; 2.211 ; 2.576 ; Rise       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLC       ; CLC        ; -0.840 ; -0.978 ; Rise       ; CLC             ;
; CLS       ; CLC        ; -0.699 ; -1.299 ; Rise       ; CLC             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 7.324 ; 7.329 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 6.637 ; 6.648 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 6.954 ; 6.961 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 6.986 ; 6.995 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 7.324 ; 7.329 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 6.987 ; 6.994 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 8.782 ; 8.862 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 8.242 ; 8.027 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT[*]    ; CLC        ; 3.435 ; 3.498 ; Rise       ; CLC             ;
;  OUT[0]   ; CLC        ; 3.435 ; 3.498 ; Rise       ; CLC             ;
;  OUT[1]   ; CLC        ; 3.583 ; 3.665 ; Rise       ; CLC             ;
;  OUT[2]   ; CLC        ; 3.593 ; 3.685 ; Rise       ; CLC             ;
;  OUT[3]   ; CLC        ; 3.771 ; 3.875 ; Rise       ; CLC             ;
;  OUT[4]   ; CLC        ; 3.615 ; 3.700 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 3.768 ; 3.828 ; Rise       ; CLC             ;
; OUT_AND   ; CLC        ; 4.408 ; 4.313 ; Fall       ; CLC             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OUT_AND       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SET[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLC                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLS                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SET[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT_AND       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; TR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT_AND       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; TR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT_AND       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLC        ; CLC      ; 103      ; 11       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLC        ; CLC      ; 103      ; 11       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLC        ; CLC      ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLC        ; CLC      ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.02,1.10 SJ Full Version
    Info: Processing started: Thu Dec 17 16:02:32 2020
Info: Command: quartus_sta COUNTER_LPM -c COUNTER_LPM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332060): Node: SET[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[4] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLC (Rise) to CLC (Rise) (setup and hold)
    Critical Warning (332169): From CLC (Fall) to CLC (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 499996.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 499996.374         0.000 CLC 
Info (332146): Worst-case hold slack is 0.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.666         0.000 CLC 
Info (332146): Worst-case recovery slack is 999998.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 999998.025         0.000 CLC 
Info (332146): Worst-case removal slack is 1.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.500         0.000 CLC 
Info (332146): Worst-case minimum pulse width slack is 499999.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 499999.758         0.000 CLC 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: SET[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[4] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLC (Rise) to CLC (Rise) (setup and hold)
    Critical Warning (332169): From CLC (Fall) to CLC (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 499996.540
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 499996.540         0.000 CLC 
Info (332146): Worst-case hold slack is 0.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.608         0.000 CLC 
Info (332146): Worst-case recovery slack is 999998.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 999998.224         0.000 CLC 
Info (332146): Worst-case removal slack is 1.378
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.378         0.000 CLC 
Info (332146): Worst-case minimum pulse width slack is 499999.777
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 499999.777         0.000 CLC 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: SET[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SET[4] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLC (Rise) to CLC (Rise) (setup and hold)
    Critical Warning (332169): From CLC (Fall) to CLC (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 499998.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 499998.092         0.000 CLC 
Info (332146): Worst-case hold slack is 0.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.305         0.000 CLC 
Info (332146): Worst-case recovery slack is 999999.022
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 999999.022         0.000 CLC 
Info (332146): Worst-case removal slack is 0.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.705         0.000 CLC 
Info (332146): Worst-case minimum pulse width slack is 499999.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119): 499999.439         0.000 CLC 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 448 megabytes
    Info: Processing ended: Thu Dec 17 16:02:34 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


