0.7
2020.2
May  7 2023
15:10:42
/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/hdl/simpleRisc_wrapper.v,1736686643,verilog,,,,simpleRisc_wrapper,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_Decode_0_0/sim/simpleRisc_Decode_0_0.v,1736515278,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_fakeMemIO_0_0/sim/simpleRisc_fakeMemIO_0_0.v,,simpleRisc_Decode_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_PC_0_0/sim/simpleRisc_PC_0_0.v,1736686373,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_Decode_0_0/sim/simpleRisc_Decode_0_0.v,,simpleRisc_PC_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_RegFile_0_0/sim/simpleRisc_RegFile_0_0.v,1736515279,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_writeBackLatch_0_0/sim/simpleRisc_writeBackLatch_0_0.v,,simpleRisc_RegFile_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_aluMuxComb_0_0/sim/simpleRisc_aluMuxComb_0_0.v,1736471691,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_RegFile_0_0/sim/simpleRisc_RegFile_0_0.v,,simpleRisc_aluMuxComb_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_alu_0_0/sim/simpleRisc_alu_0_0.v,1736686373,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_pcAlu_0_0/sim/simpleRisc_pcAlu_0_0.v,,simpleRisc_alu_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_bypassMux_0_0/sim/simpleRisc_bypassMux_0_0.v,1736667851,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_opLatch_0_0/sim/simpleRisc_opLatch_0_0.v,,simpleRisc_bypassMux_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_execLatch_0_0/sim/simpleRisc_execLatch_0_0.v,1736686373,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_resetManager_0_0/sim/simpleRisc_resetManager_0_0.v,,simpleRisc_execLatch_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_fakeMemIO_0_0/sim/simpleRisc_fakeMemIO_0_0.v,1736686643,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/sim/simpleRisc.v,,simpleRisc_fakeMemIO_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_opLatch_0_0/sim/simpleRisc_opLatch_0_0.v,1736686373,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_alu_0_0/sim/simpleRisc_alu_0_0.v,,simpleRisc_opLatch_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_pcAlu_0_0/sim/simpleRisc_pcAlu_0_0.v,1736686373,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_pcMuxSelector_0_0/sim/simpleRisc_pcMuxSelector_0_0.v,,simpleRisc_pcAlu_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_pcMuxSelector_0_0/sim/simpleRisc_pcMuxSelector_0_0.v,1736686373,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_execLatch_0_0/sim/simpleRisc_execLatch_0_0.v,,simpleRisc_pcMuxSelector_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_resetManager_0_0/sim/simpleRisc_resetManager_0_0.v,1736686373,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_PC_0_0/sim/simpleRisc_PC_0_0.v,,simpleRisc_resetManager_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_writeBackLatch_0_0/sim/simpleRisc_writeBackLatch_0_0.v,1736663287,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_bypassMux_0_0/sim/simpleRisc_bypassMux_0_0.v,,simpleRisc_writeBackLatch_0_0,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/sim/simpleRisc.v,1736687483,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/hdl/simpleRisc_wrapper.v,,simpleRisc,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.srcs/sources_1/new/aluMuxComb.v,1736409061,verilog,,/home/user/project/riscv2/src/RegFile.v,,aluMuxComb,,,,,,,,
/home/user/project/riscv2/genProject/riscv2/riscv2.srcs/sources_1/new/bypassMux.v,1736667520,verilog,,/home/user/project/riscv2/src/opLatch.v,,bypassMux,,,,,,,,
/home/user/project/riscv2/ips/dualPortRAM32kx32/sim/dualPortRAM32kx32.v,1736299035,verilog,,/home/user/project/riscv2/src/MemInputCtrl.v,,dualPortRAM32kx32,,,,,,,,
/home/user/project/riscv2/sim/ramTop_tb.v,1736407284,verilog,,,,ramTop_tb,,,,,,,,
/home/user/project/riscv2/src/Decode.v,1736722449,verilog,,/home/user/project/riscv2/src/fakeMemIO.v,,Decode,,,,,,,,
/home/user/project/riscv2/src/ExecStage.v,1736673899,verilog,,/home/user/project/riscv2/src/execLatch.v,,ExecStage;alu;inputAMux;inputBMux;pcAlu;pcMuxSelector,,,,,,,,
/home/user/project/riscv2/src/MemInputCtrl.v,1736295994,verilog,,/home/user/project/riscv2/src/MemOutputCtrl.v,,MemInputCtrl,,,,,,,,
/home/user/project/riscv2/src/MemOutputCtrl.v,1736295994,verilog,,/home/user/project/riscv2/src/MemoryMappedIO.v,,MemOutputCtrl,,,,,,,,
/home/user/project/riscv2/src/MemoryMappedIO.v,1736573444,verilog,,/home/user/project/riscv2/src/ROMRAM.v,,MemoryMappedIO,,,,,,,,
/home/user/project/riscv2/src/PC.v,1736681345,verilog,,/home/user/project/riscv2/src/Decode.v,,PC,,,,,,,,
/home/user/project/riscv2/src/ROMRAM.v,1736476319,verilog,,/home/user/project/riscv2/src/RamIO.v,,ROMRAM,,,,,,,,
/home/user/project/riscv2/src/RamIO.v,1736490742,verilog,,/home/user/project/riscv2/src/RomIO.v,,RamIO;portAFSM;portBFSM,,,,,,,,
/home/user/project/riscv2/src/RegFile.v,1736515261,verilog,,/home/user/project/riscv2/src/writeBackLatch.v,,RegFile,,,,,,,,
/home/user/project/riscv2/src/RomIO.v,1736656794,verilog,,/home/user/project/riscv2/sim/ramTop_tb.v,,RomIO,,,,,,,,
/home/user/project/riscv2/src/execLatch.v,1736675577,verilog,,/home/user/project/riscv2/src/resetManager.v,,execLatch,,,,,,,,
/home/user/project/riscv2/src/fakeMemIO.v,1736722871,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.ip_user_files/bd/simpleRisc/ip/simpleRisc_aluMuxComb_0_0/sim/simpleRisc_aluMuxComb_0_0.v,,fakeMemIO,,,,,,,,
/home/user/project/riscv2/src/opLatch.v,1736673151,verilog,,/home/user/project/riscv2/src/ExecStage.v,,opLatch,,,,,,,,
/home/user/project/riscv2/src/resetManager.v,1736680824,verilog,,/home/user/project/riscv2/src/PC.v,,resetManager,,,,,,,,
/home/user/project/riscv2/src/writeBackLatch.v,1736663116,verilog,,/home/user/project/riscv2/genProject/riscv2/riscv2.srcs/sources_1/new/bypassMux.v,,writeBackLatch,,,,,,,,
