<stg><name>decimate_pfb_Pipeline_compute_loop</name>


<trans_list>

<trans id="736" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem354 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem354"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul352 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul352"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:37 %write_bank_idx_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %write_bank_idx_load

]]></Node>
<StgValue><ssdm name="write_bank_idx_load_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:38 %store_ln31 = store i11 0, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i22 0, i22 %phi_mul352

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i11 0, i11 %phi_urem354

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:41 %br_ln0 = br void %channel_loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
channel_loop:0 %k_1 = load i11 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
channel_loop:1 %icmp_ln31 = icmp_eq  i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
channel_loop:2 %add_ln31 = add i11 %k_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
channel_loop:3 %br_ln31 = br i1 %icmp_ln31, void %channel_loop.split, void %for.end60.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
channel_loop.split:0 %phi_urem354_load = load i11 %phi_urem354

]]></Node>
<StgValue><ssdm name="phi_urem354_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
channel_loop.split:6 %xor_ln31 = xor i11 %k_1, i11 1024

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
channel_loop.split:7 %zext_ln60_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln60_4_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="11">
<![CDATA[
channel_loop.split:11 %trunc_ln31 = trunc i11 %phi_urem354_load

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="11">
<![CDATA[
channel_loop.split:69 %zext_ln60_3 = zext i11 %xor_ln31

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
channel_loop.split:70 %mul_ln60 = mul i23 %zext_ln60_3, i23 3277

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:71 %tmp_14 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln60, i32 14, i32 22

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="12">
<![CDATA[
channel_loop.split:85 %zext_ln60_4 = zext i12 %zext_ln60_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
channel_loop.split:86 %mul_ln60_1 = mul i25 %zext_ln60_4, i25 6554

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:87 %tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln60_1, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
channel_loop.split:137 %switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.case.3, i2 0, void %arrayidx173.1.case.0, i2 1, void %arrayidx173.1.case.1, i2 2, void %arrayidx173.1.case.2

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="11">
<![CDATA[
arrayidx173.1.exit_ifconv:0 %sext_ln60 = sext i11 %xor_ln31

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="12">
<![CDATA[
arrayidx173.1.exit_ifconv:1 %zext_ln60_5 = zext i12 %sext_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx173.1.exit_ifconv:2 %mul_ln60_2 = mul i25 %zext_ln60_5, i25 6554

]]></Node>
<StgValue><ssdm name="mul_ln60_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:3 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln60_2, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx173.1.exit_ifconv:103 %switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.1.case.3, i2 0, void %arrayidx173.1.1.case.0, i2 1, void %arrayidx173.1.1.case.1, i2 2, void %arrayidx173.1.1.case.2

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
arrayidx173.1.3.exit_ifconv:0 %phi_urem354_load_1 = load i11 %phi_urem354

]]></Node>
<StgValue><ssdm name="phi_urem354_load_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx173.1.3.exit_ifconv:1 %add_ln51 = add i11 %phi_urem354_load_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx173.1.3.exit_ifconv:2 %icmp_ln51 = icmp_ult  i11 %add_ln51, i11 5

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx173.1.3.exit_ifconv:3 %select_ln51 = select i1 %icmp_ln51, i11 %add_ln51, i11 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx173.1.3.exit_ifconv:52 %store_ln31 = store i11 %add_ln31, i11 %k

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx173.1.3.exit_ifconv:54 %store_ln51 = store i11 %select_ln51, i11 %phi_urem354

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
channel_loop.split:1 %phi_mul352_load = load i22 %phi_mul352

]]></Node>
<StgValue><ssdm name="phi_mul352_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
channel_loop.split:2 %zext_ln31 = zext i11 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
channel_loop.split:8 %add_ln31_1 = add i22 %phi_mul352_load, i22 3277

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:9 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul352_load, i32 14, i32 21

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
channel_loop.split:10 %zext_ln31_1 = zext i8 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
channel_loop.split:12 %stream_read_to_compute_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %stream_read_to_compute

]]></Node>
<StgValue><ssdm name="stream_read_to_compute_read"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="128">
<![CDATA[
channel_loop.split:13 %input_pack_i = trunc i128 %stream_read_to_compute_read

]]></Node>
<StgValue><ssdm name="input_pack_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:14 %input_pack_q = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="input_pack_q"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:15 %sample_i_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="sample_i_8"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:16 %sample_q_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="sample_q_8"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:17 %sample_i_12 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="sample_i_12"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:18 %sample_q_12 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="sample_q_12"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:19 %sample_i_14 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="sample_i_14"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
channel_loop.split:20 %sample_q_14 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %stream_read_to_compute_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="sample_q_14"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:21 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:22 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:23 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:24 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:25 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:26 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:27 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:28 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:29 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:30 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:31 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:32 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:33 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:34 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:35 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:36 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:37 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:38 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:39 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:40 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:41 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:42 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:43 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:44 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:45 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:46 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:47 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:48 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:49 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:50 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:51 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:52 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:53 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:54 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:55 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:56 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:57 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:58 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:59 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:60 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:61 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:62 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="9">
<![CDATA[
channel_loop.split:72 %zext_ln60 = zext i9 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:73 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:74 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:75 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:76 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:77 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:78 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:79 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:80 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:81 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:82 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="10">
<![CDATA[
channel_loop.split:88 %zext_ln60_1 = zext i10 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:89 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:90 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:91 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:92 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
channel_loop.split:93 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:94 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:95 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:96 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:97 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:98 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:101 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:102 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:103 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:104 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:119 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:120 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:121 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:122 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.2:0 %store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.2:1 %store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.case.2:2 %br_ln40 = br void %arrayidx173.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.1:0 %store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.1:1 %store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.case.1:2 %br_ln40 = br void %arrayidx173.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.0:0 %store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.0:1 %store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.case.0:2 %br_ln40 = br void %arrayidx173.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.3:0 %store_ln40 = store i16 %input_pack_i, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.case.3:1 %store_ln40 = store i16 %input_pack_q, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.case.3:2 %br_ln40 = br void %arrayidx173.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:4 %zext_ln60_2 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx173.1.exit_ifconv:5 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx173.1.exit_ifconv:6 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx173.1.exit_ifconv:7 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx173.1.exit_ifconv:8 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx173.1.exit_ifconv:9 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3 = getelementptr i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:11 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:12 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:13 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:14 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:67 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:68 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:69 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:70 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:85 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:86 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:87 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:88 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.2:0 %store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.2:1 %store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.1.case.2:2 %br_ln40 = br void %arrayidx173.1.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.1:0 %store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.1:1 %store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.1.case.1:2 %br_ln40 = br void %arrayidx173.1.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.0:0 %store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.0:1 %store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.1.case.0:2 %br_ln40 = br void %arrayidx173.1.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.3:0 %store_ln40 = store i16 %sample_i_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.1.case.3:1 %store_ln40 = store i16 %sample_q_8, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.1.case.3:2 %br_ln40 = br void %arrayidx173.1.1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:50 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:51 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:52 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:53 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:68 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:69 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:70 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:71 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx173.1.1.exit_ifconv:86 %switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.2.case.3, i2 0, void %arrayidx173.1.2.case.0, i2 1, void %arrayidx173.1.2.case.1, i2 2, void %arrayidx173.1.2.case.2

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.2:0 %store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.2:1 %store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.2.case.2:2 %br_ln40 = br void %arrayidx173.1.2.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.1:0 %store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.1:1 %store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.2.case.1:2 %br_ln40 = br void %arrayidx173.1.2.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.0:0 %store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.0:1 %store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.2.case.0:2 %br_ln40 = br void %arrayidx173.1.2.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.3:0 %store_ln40 = store i16 %sample_i_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.2.case.3:1 %store_ln40 = store i16 %sample_q_12, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.2.case.3:2 %br_ln40 = br void %arrayidx173.1.2.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:50 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:51 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:52 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:53 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:68 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:69 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:70 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:71 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx173.1.2.exit_ifconv:86 %switch_ln40 = switch i2 %write_bank_idx_load_read, void %arrayidx173.1.3.case.3, i2 0, void %arrayidx173.1.3.case.0, i2 1, void %arrayidx173.1.3.case.1, i2 2, void %arrayidx173.1.3.case.2

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.2:0 %store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.2:1 %store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.3.case.2:2 %br_ln40 = br void %arrayidx173.1.3.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.1:0 %store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.1:1 %store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.3.case.1:2 %br_ln40 = br void %arrayidx173.1.3.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.0:0 %store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.0:1 %store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.3.case.0:2 %br_ln40 = br void %arrayidx173.1.3.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.3:0 %store_ln40 = store i16 %sample_i_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx173.1.3.case.3:1 %store_ln40 = store i16 %sample_q_14, i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.3.case.3:2 %br_ln40 = br void %arrayidx173.1.3.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx173.1.3.exit_ifconv:53 %store_ln31 = store i22 %add_ln31_1, i22 %phi_mul352

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="251" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:58 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:59 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:60 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:61 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:62 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
channel_loop.split:63 %w = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load, i16 0, i3 %trunc_ln31

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:78 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:79 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:80 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:81 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:82 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_1

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
channel_loop.split:83 %w_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_1, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_1, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_1, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_1, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_1, i16 0, i3 %trunc_ln31

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:94 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:95 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:96 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:97 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:98 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_2

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
channel_loop.split:99 %w_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_2, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_2, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_2, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_2, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_2, i16 0, i3 %trunc_ln31

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:100 %sext_ln62_3 = sext i16 %w_2

]]></Node>
<StgValue><ssdm name="sext_ln62_3"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:101 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:102 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:103 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:104 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
channel_loop.split:105 %sample_i_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_1"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
channel_loop.split:108 %sample_i_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_2"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:109 %sext_ln62_5 = sext i16 %sample_i_2

]]></Node>
<StgValue><ssdm name="sext_ln62_5"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:110 %mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
channel_loop.split:118 %sample_i_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_3"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:119 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:120 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:121 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="10">
<![CDATA[
channel_loop.split:122 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
channel_loop.split:123 %sample_q_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_1"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
channel_loop.split:126 %sample_q_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_2"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:127 %sext_ln63_2 = sext i16 %sample_q_2

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:128 %mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
channel_loop.split:136 %sample_q_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_3"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:11 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:12 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:13 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln31" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:14 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3 = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_addr_3

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
arrayidx173.1.exit_ifconv:15 %w_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_load_3, i3 4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_load_3, i3 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_load_3, i3 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_load_3, i3 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_load_3, i16 0, i3 %trunc_ln31

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:67 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:68 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:69 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:70 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.exit_ifconv:71 %sample_i_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_5"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.exit_ifconv:74 %sample_i_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_6"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:75 %sext_ln62_11 = sext i16 %sample_i_6

]]></Node>
<StgValue><ssdm name="sext_ln62_11"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:76 %mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_6"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.exit_ifconv:84 %sample_i_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_7"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:85 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:86 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:87 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.exit_ifconv:88 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.exit_ifconv:89 %sample_q_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_5"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.exit_ifconv:92 %sample_q_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_6"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:93 %sext_ln63_7 = sext i16 %sample_q_6

]]></Node>
<StgValue><ssdm name="sext_ln63_7"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:94 %mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.exit_ifconv:102 %sample_q_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_7"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:50 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:51 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:52 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:53 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.1.exit_ifconv:54 %sample_i_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_9"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.1.exit_ifconv:57 %sample_i = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:58 %sext_ln62_16 = sext i16 %sample_i

]]></Node>
<StgValue><ssdm name="sext_ln62_16"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:59 %mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_10"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.1.exit_ifconv:67 %sample_i_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_13"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:68 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:69 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:70 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.1.exit_ifconv:71 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.1.exit_ifconv:72 %sample_q_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_9"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.1.exit_ifconv:75 %sample_q = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:76 %sext_ln63_12 = sext i16 %sample_q

]]></Node>
<StgValue><ssdm name="sext_ln63_12"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:77 %mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_10"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.1.exit_ifconv:85 %sample_q_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_13"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:50 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:51 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:52 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:53 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.2.exit_ifconv:54 %sample_i_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_16"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.2.exit_ifconv:57 %sample_i_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_10"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:58 %sext_ln62_21 = sext i16 %sample_i_10

]]></Node>
<StgValue><ssdm name="sext_ln62_21"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:59 %mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_14"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.2.exit_ifconv:67 %sample_i_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_i_11"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:68 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:69 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:70 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="write_bank_idx_load_read" val="-2"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="1"/>
</and_exp><and_exp><literal name="write_bank_idx_load_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="10">
<![CDATA[
arrayidx173.1.2.exit_ifconv:71 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load = load i10 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_addr

]]></Node>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.2.exit_ifconv:72 %sample_q_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_16"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.2.exit_ifconv:75 %sample_q_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_10"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:76 %sext_ln63_17 = sext i16 %sample_q_10

]]></Node>
<StgValue><ssdm name="sext_ln63_17"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:77 %mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_14"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
arrayidx173.1.2.exit_ifconv:85 %sample_q_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_load, i2 0, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_load, i2 1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_load, i2 2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_load, i16 0, i2 %write_bank_idx_load_read

]]></Node>
<StgValue><ssdm name="sample_q_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:84 %sext_ln62_2 = sext i16 %w_1

]]></Node>
<StgValue><ssdm name="sext_ln62_2"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:106 %sext_ln62_4 = sext i16 %sample_i_1

]]></Node>
<StgValue><ssdm name="sext_ln62_4"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:107 %mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:110 %mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_2"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:124 %sext_ln63_1 = sext i16 %sample_q_1

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:125 %mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:128 %mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:72 %sext_ln62_10 = sext i16 %sample_i_5

]]></Node>
<StgValue><ssdm name="sext_ln62_10"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:73 %mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_5"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:76 %mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_6"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:90 %sext_ln63_6 = sext i16 %sample_q_5

]]></Node>
<StgValue><ssdm name="sext_ln63_6"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:91 %mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:94 %mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:55 %sext_ln62_15 = sext i16 %sample_i_9

]]></Node>
<StgValue><ssdm name="sext_ln62_15"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:56 %mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_9"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:59 %mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_10"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:73 %sext_ln63_11 = sext i16 %sample_q_9

]]></Node>
<StgValue><ssdm name="sext_ln63_11"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:74 %mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:77 %mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_10"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:55 %sext_ln62_20 = sext i16 %sample_i_16

]]></Node>
<StgValue><ssdm name="sext_ln62_20"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:56 %mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_13"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:59 %mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_14"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:73 %sext_ln63_16 = sext i16 %sample_q_16

]]></Node>
<StgValue><ssdm name="sext_ln63_16"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:74 %mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:77 %mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:64 %sext_ln62 = sext i16 %input_pack_i

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:65 %sext_ln62_1 = sext i16 %w

]]></Node>
<StgValue><ssdm name="sext_ln62_1"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:66 %mul_ln62 = mul i32 %sext_ln62_1, i32 %sext_ln62

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="16">
<![CDATA[
channel_loop.split:67 %sext_ln63 = sext i16 %input_pack_q

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:68 %mul_ln63 = mul i32 %sext_ln62_1, i32 %sext_ln63

]]></Node>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:107 %mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_1"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:110 %mul_ln62_2 = mul i32 %sext_ln62_5, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_2"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="33" op_0_bw="32">
<![CDATA[
channel_loop.split:111 %mul_ln62_cast = sext i32 %mul_ln62

]]></Node>
<StgValue><ssdm name="mul_ln62_cast"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="32">
<![CDATA[
channel_loop.split:113 %mul_ln62_2_cast = sext i32 %mul_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_2_cast"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:114 %add_ln62_1 = add i33 %mul_ln62_cast, i33 %mul_ln62_2_cast

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:125 %mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:128 %mul_ln63_2 = mul i32 %sext_ln63_2, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_2"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="33" op_0_bw="32">
<![CDATA[
channel_loop.split:129 %mul_ln63_cast = sext i32 %mul_ln63

]]></Node>
<StgValue><ssdm name="mul_ln63_cast"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="33" op_0_bw="32">
<![CDATA[
channel_loop.split:131 %mul_ln63_2_cast = sext i32 %mul_ln63_2

]]></Node>
<StgValue><ssdm name="mul_ln63_2_cast"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:132 %add_ln63_1 = add i33 %mul_ln63_cast, i33 %mul_ln63_2_cast

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:63 %sext_ln62_9 = sext i16 %sample_i_8

]]></Node>
<StgValue><ssdm name="sext_ln62_9"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:64 %mul_ln62_4 = mul i32 %sext_ln62_1, i32 %sext_ln62_9

]]></Node>
<StgValue><ssdm name="mul_ln62_4"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:65 %sext_ln63_5 = sext i16 %sample_q_8

]]></Node>
<StgValue><ssdm name="sext_ln63_5"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:66 %mul_ln63_4 = mul i32 %sext_ln62_1, i32 %sext_ln63_5

]]></Node>
<StgValue><ssdm name="mul_ln63_4"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:73 %mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_5"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:76 %mul_ln62_6 = mul i32 %sext_ln62_11, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_6"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:77 %mul_ln62_4_cast = sext i32 %mul_ln62_4

]]></Node>
<StgValue><ssdm name="mul_ln62_4_cast"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:79 %mul_ln62_6_cast = sext i32 %mul_ln62_6

]]></Node>
<StgValue><ssdm name="mul_ln62_6_cast"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:80 %add_ln62_5 = add i33 %mul_ln62_4_cast, i33 %mul_ln62_6_cast

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:91 %mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:94 %mul_ln63_6 = mul i32 %sext_ln63_7, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_6"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:95 %mul_ln63_4_cast = sext i32 %mul_ln63_4

]]></Node>
<StgValue><ssdm name="mul_ln63_4_cast"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:97 %mul_ln63_6_cast = sext i32 %mul_ln63_6

]]></Node>
<StgValue><ssdm name="mul_ln63_6_cast"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:98 %add_ln63_5 = add i33 %mul_ln63_4_cast, i33 %mul_ln63_6_cast

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:46 %sext_ln62_14 = sext i16 %sample_i_12

]]></Node>
<StgValue><ssdm name="sext_ln62_14"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:47 %mul_ln62_8 = mul i32 %sext_ln62_1, i32 %sext_ln62_14

]]></Node>
<StgValue><ssdm name="mul_ln62_8"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:48 %sext_ln63_10 = sext i16 %sample_q_12

]]></Node>
<StgValue><ssdm name="sext_ln63_10"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:49 %mul_ln63_8 = mul i32 %sext_ln62_1, i32 %sext_ln63_10

]]></Node>
<StgValue><ssdm name="mul_ln63_8"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:56 %mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_9"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:59 %mul_ln62_10 = mul i32 %sext_ln62_16, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_10"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:60 %mul_ln62_8_cast = sext i32 %mul_ln62_8

]]></Node>
<StgValue><ssdm name="mul_ln62_8_cast"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:62 %mul_ln62_10_cast = sext i32 %mul_ln62_10

]]></Node>
<StgValue><ssdm name="mul_ln62_10_cast"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:63 %add_ln62_8 = add i33 %mul_ln62_8_cast, i33 %mul_ln62_10_cast

]]></Node>
<StgValue><ssdm name="add_ln62_8"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:74 %mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:77 %mul_ln63_10 = mul i32 %sext_ln63_12, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_10"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:78 %mul_ln63_8_cast = sext i32 %mul_ln63_8

]]></Node>
<StgValue><ssdm name="mul_ln63_8_cast"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:80 %mul_ln63_10_cast = sext i32 %mul_ln63_10

]]></Node>
<StgValue><ssdm name="mul_ln63_10_cast"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:81 %add_ln63_8 = add i33 %mul_ln63_8_cast, i33 %mul_ln63_10_cast

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:46 %sext_ln62_19 = sext i16 %sample_i_14

]]></Node>
<StgValue><ssdm name="sext_ln62_19"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:47 %mul_ln62_12 = mul i32 %sext_ln62_1, i32 %sext_ln62_19

]]></Node>
<StgValue><ssdm name="mul_ln62_12"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:48 %sext_ln63_15 = sext i16 %sample_q_14

]]></Node>
<StgValue><ssdm name="sext_ln63_15"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:49 %mul_ln63_12 = mul i32 %sext_ln62_1, i32 %sext_ln63_15

]]></Node>
<StgValue><ssdm name="mul_ln63_12"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:56 %mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_13"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:59 %mul_ln62_14 = mul i32 %sext_ln62_21, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln62_14"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:60 %mul_ln62_12_cast = sext i32 %mul_ln62_12

]]></Node>
<StgValue><ssdm name="mul_ln62_12_cast"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:62 %mul_ln62_14_cast = sext i32 %mul_ln62_14

]]></Node>
<StgValue><ssdm name="mul_ln62_14_cast"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:63 %add_ln62_10 = add i33 %mul_ln62_12_cast, i33 %mul_ln62_14_cast

]]></Node>
<StgValue><ssdm name="add_ln62_10"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:74 %mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:77 %mul_ln63_14 = mul i32 %sext_ln63_17, i32 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="mul_ln63_14"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:78 %mul_ln63_12_cast = sext i32 %mul_ln63_12

]]></Node>
<StgValue><ssdm name="mul_ln63_12_cast"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:80 %mul_ln63_14_cast = sext i32 %mul_ln63_14

]]></Node>
<StgValue><ssdm name="mul_ln63_14_cast"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:81 %add_ln63_10 = add i33 %mul_ln63_12_cast, i33 %mul_ln63_14_cast

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="430" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:107 %mul_ln62_1 = mul i32 %sext_ln62_4, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_1"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="33" op_0_bw="32">
<![CDATA[
channel_loop.split:112 %mul_ln62_1_cast = sext i32 %mul_ln62_1

]]></Node>
<StgValue><ssdm name="mul_ln62_1_cast"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:114 %add_ln62_1 = add i33 %mul_ln62_cast, i33 %mul_ln62_2_cast

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:115 %add_ln62 = add i33 %add_ln62_1, i33 %mul_ln62_1_cast

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
channel_loop.split:125 %mul_ln63_1 = mul i32 %sext_ln63_1, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_1"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="33" op_0_bw="32">
<![CDATA[
channel_loop.split:130 %mul_ln63_1_cast = sext i32 %mul_ln63_1

]]></Node>
<StgValue><ssdm name="mul_ln63_1_cast"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:132 %add_ln63_1 = add i33 %mul_ln63_cast, i33 %mul_ln63_2_cast

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:133 %add_ln63 = add i33 %add_ln63_1, i33 %mul_ln63_1_cast

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:16 %sext_ln62_6 = sext i16 %sample_i_3

]]></Node>
<StgValue><ssdm name="sext_ln62_6"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:17 %sext_ln62_7 = sext i16 %w_3

]]></Node>
<StgValue><ssdm name="sext_ln62_7"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:18 %mul_ln62_3 = mul i32 %sext_ln62_7, i32 %sext_ln62_6

]]></Node>
<StgValue><ssdm name="mul_ln62_3"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:22 %sext_ln63_3 = sext i16 %sample_q_3

]]></Node>
<StgValue><ssdm name="sext_ln63_3"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:23 %mul_ln63_3 = mul i32 %sext_ln62_7, i32 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="mul_ln63_3"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:73 %mul_ln62_5 = mul i32 %sext_ln62_10, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_5"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:78 %mul_ln62_5_cast = sext i32 %mul_ln62_5

]]></Node>
<StgValue><ssdm name="mul_ln62_5_cast"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:80 %add_ln62_5 = add i33 %mul_ln62_4_cast, i33 %mul_ln62_6_cast

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:81 %add_ln62_2 = add i33 %add_ln62_5, i33 %mul_ln62_5_cast

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:91 %mul_ln63_5 = mul i32 %sext_ln63_6, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_5"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:96 %mul_ln63_5_cast = sext i32 %mul_ln63_5

]]></Node>
<StgValue><ssdm name="mul_ln63_5_cast"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:98 %add_ln63_5 = add i33 %mul_ln63_4_cast, i33 %mul_ln63_6_cast

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:99 %add_ln63_2 = add i33 %add_ln63_5, i33 %mul_ln63_5_cast

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:0 %sext_ln62_12 = sext i16 %sample_i_7

]]></Node>
<StgValue><ssdm name="sext_ln62_12"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:1 %mul_ln62_7 = mul i32 %sext_ln62_12, i32 %sext_ln62_7

]]></Node>
<StgValue><ssdm name="mul_ln62_7"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:5 %sext_ln63_8 = sext i16 %sample_q_7

]]></Node>
<StgValue><ssdm name="sext_ln63_8"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:6 %mul_ln63_7 = mul i32 %sext_ln63_8, i32 %sext_ln62_7

]]></Node>
<StgValue><ssdm name="mul_ln63_7"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:56 %mul_ln62_9 = mul i32 %sext_ln62_15, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_9"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:61 %mul_ln62_9_cast = sext i32 %mul_ln62_9

]]></Node>
<StgValue><ssdm name="mul_ln62_9_cast"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:63 %add_ln62_8 = add i33 %mul_ln62_8_cast, i33 %mul_ln62_10_cast

]]></Node>
<StgValue><ssdm name="add_ln62_8"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:64 %add_ln62_4 = add i33 %add_ln62_8, i33 %mul_ln62_9_cast

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:74 %mul_ln63_9 = mul i32 %sext_ln63_11, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_9"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:79 %mul_ln63_9_cast = sext i32 %mul_ln63_9

]]></Node>
<StgValue><ssdm name="mul_ln63_9_cast"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:81 %add_ln63_8 = add i33 %mul_ln63_8_cast, i33 %mul_ln63_10_cast

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:82 %add_ln63_4 = add i33 %add_ln63_8, i33 %mul_ln63_9_cast

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:0 %sext_ln62_17 = sext i16 %sample_i_13

]]></Node>
<StgValue><ssdm name="sext_ln62_17"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:1 %mul_ln62_11 = mul i32 %sext_ln62_17, i32 %sext_ln62_7

]]></Node>
<StgValue><ssdm name="mul_ln62_11"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:5 %sext_ln63_13 = sext i16 %sample_q_13

]]></Node>
<StgValue><ssdm name="sext_ln63_13"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:6 %mul_ln63_11 = mul i32 %sext_ln63_13, i32 %sext_ln62_7

]]></Node>
<StgValue><ssdm name="mul_ln63_11"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:56 %mul_ln62_13 = mul i32 %sext_ln62_20, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln62_13"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:61 %mul_ln62_13_cast = sext i32 %mul_ln62_13

]]></Node>
<StgValue><ssdm name="mul_ln62_13_cast"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:63 %add_ln62_10 = add i33 %mul_ln62_12_cast, i33 %mul_ln62_14_cast

]]></Node>
<StgValue><ssdm name="add_ln62_10"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:64 %add_ln62_6 = add i33 %add_ln62_10, i33 %mul_ln62_13_cast

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:74 %mul_ln63_13 = mul i32 %sext_ln63_16, i32 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="mul_ln63_13"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="33" op_0_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:79 %mul_ln63_13_cast = sext i32 %mul_ln63_13

]]></Node>
<StgValue><ssdm name="mul_ln63_13_cast"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:81 %add_ln63_10 = add i33 %mul_ln63_12_cast, i33 %mul_ln63_14_cast

]]></Node>
<StgValue><ssdm name="add_ln63_10"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:82 %add_ln63_6 = add i33 %add_ln63_10, i33 %mul_ln63_13_cast

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.3.exit_ifconv:4 %sext_ln62_22 = sext i16 %sample_i_11

]]></Node>
<StgValue><ssdm name="sext_ln62_22"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:5 %mul_ln62_15 = mul i32 %sext_ln62_22, i32 %sext_ln62_7

]]></Node>
<StgValue><ssdm name="mul_ln62_15"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="16">
<![CDATA[
arrayidx173.1.3.exit_ifconv:9 %sext_ln63_18 = sext i16 %sample_q_11

]]></Node>
<StgValue><ssdm name="sext_ln63_18"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:10 %mul_ln63_15 = mul i32 %sext_ln63_18, i32 %sext_ln62_7

]]></Node>
<StgValue><ssdm name="mul_ln63_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
channel_loop.split:3 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
channel_loop.split:4 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
channel_loop.split:5 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:115 %add_ln62 = add i33 %add_ln62_1, i33 %mul_ln62_1_cast

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
channel_loop.split:116 %acc_i_1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62, i6 0

]]></Node>
<StgValue><ssdm name="acc_i_1"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="40" op_0_bw="39">
<![CDATA[
channel_loop.split:117 %sext_ln62_8 = sext i39 %acc_i_1

]]></Node>
<StgValue><ssdm name="sext_ln62_8"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
channel_loop.split:133 %add_ln63 = add i33 %add_ln63_1, i33 %mul_ln63_1_cast

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
channel_loop.split:134 %acc_q_1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63, i6 0

]]></Node>
<StgValue><ssdm name="acc_q_1"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="40" op_0_bw="39">
<![CDATA[
channel_loop.split:135 %sext_ln63_4 = sext i39 %acc_q_1

]]></Node>
<StgValue><ssdm name="sext_ln63_4"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.exit_ifconv:19 %shl_ln62_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.exit_ifconv:20 %sext_ln62_13 = sext i38 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="sext_ln62_13"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.exit_ifconv:21 %acc_i = add i40 %sext_ln62_8, i40 %sext_ln62_13

]]></Node>
<StgValue><ssdm name="acc_i"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.exit_ifconv:24 %shl_ln63_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln63_1"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.exit_ifconv:25 %sext_ln63_9 = sext i38 %shl_ln63_1

]]></Node>
<StgValue><ssdm name="sext_ln63_9"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.exit_ifconv:26 %acc_q = add i40 %sext_ln63_4, i40 %sext_ln63_9

]]></Node>
<StgValue><ssdm name="acc_q"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:27 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i, i32 39

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:28 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:29 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i, i32 36

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:30 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.exit_ifconv:31 %icmp_ln66 = icmp_ne  i3 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:32 %or_ln66 = or i1 %tmp_25, i1 %icmp_ln66

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:33 %xor_ln66 = xor i1 %tmp_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:34 %and_ln66 = and i1 %or_ln66, i1 %xor_ln66

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:35 %xor_ln66_1 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.exit_ifconv:36 %icmp_ln66_1 = icmp_ne  i3 %tmp_s, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:37 %tmp_2 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.exit_ifconv:38 %icmp_ln66_2 = icmp_eq  i15 %tmp_2, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_2"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:39 %or_ln66_1 = or i1 %icmp_ln66_2, i1 %xor_ln66_1

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:40 %or_ln66_2 = or i1 %or_ln66_1, i1 %icmp_ln66_1

]]></Node>
<StgValue><ssdm name="or_ln66_2"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:41 %and_ln66_1 = and i1 %or_ln66_2, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln66_1"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:42 %select_ln66 = select i1 %and_ln66, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:43 %or_ln66_3 = or i1 %and_ln66, i1 %and_ln66_1

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:44 %result_pack_i = select i1 %or_ln66_3, i16 %select_ln66, i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="result_pack_i"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:45 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q, i32 39

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:46 %trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:47 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q, i32 36

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:48 %tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.exit_ifconv:49 %icmp_ln67 = icmp_ne  i3 %tmp_3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:50 %or_ln67 = or i1 %tmp_27, i1 %icmp_ln67

]]></Node>
<StgValue><ssdm name="or_ln67"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:51 %xor_ln67 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:52 %and_ln67 = and i1 %or_ln67, i1 %xor_ln67

]]></Node>
<StgValue><ssdm name="and_ln67"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:53 %xor_ln67_1 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67_1"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.exit_ifconv:54 %icmp_ln67_1 = icmp_ne  i3 %tmp_3, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln67_1"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.exit_ifconv:55 %tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.exit_ifconv:56 %icmp_ln67_2 = icmp_eq  i15 %tmp_4, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_2"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:57 %or_ln67_1 = or i1 %icmp_ln67_2, i1 %xor_ln67_1

]]></Node>
<StgValue><ssdm name="or_ln67_1"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:58 %or_ln67_2 = or i1 %or_ln67_1, i1 %icmp_ln67_1

]]></Node>
<StgValue><ssdm name="or_ln67_2"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:59 %and_ln67_1 = and i1 %or_ln67_2, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln67_1"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:60 %select_ln67 = select i1 %and_ln67, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.exit_ifconv:61 %or_ln67_3 = or i1 %and_ln67, i1 %and_ln67_1

]]></Node>
<StgValue><ssdm name="or_ln67_3"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.exit_ifconv:62 %result_pack_q = select i1 %or_ln67_3, i16 %select_ln67, i16 %trunc_ln3

]]></Node>
<StgValue><ssdm name="result_pack_q"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:81 %add_ln62_2 = add i33 %add_ln62_5, i33 %mul_ln62_5_cast

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
arrayidx173.1.exit_ifconv:82 %acc_i_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_2, i6 0

]]></Node>
<StgValue><ssdm name="acc_i_2"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="40" op_0_bw="39">
<![CDATA[
arrayidx173.1.exit_ifconv:83 %sext_ln62_18 = sext i39 %acc_i_2

]]></Node>
<StgValue><ssdm name="sext_ln62_18"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.exit_ifconv:99 %add_ln63_2 = add i33 %add_ln63_5, i33 %mul_ln63_5_cast

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
arrayidx173.1.exit_ifconv:100 %acc_q_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_2, i6 0

]]></Node>
<StgValue><ssdm name="acc_q_2"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="40" op_0_bw="39">
<![CDATA[
arrayidx173.1.exit_ifconv:101 %sext_ln63_14 = sext i39 %acc_q_2

]]></Node>
<StgValue><ssdm name="sext_ln63_14"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.1.exit_ifconv:2 %shl_ln62_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_7, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln62_3"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.1.exit_ifconv:3 %sext_ln62_23 = sext i38 %shl_ln62_3

]]></Node>
<StgValue><ssdm name="sext_ln62_23"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.1.exit_ifconv:4 %acc_i_3 = add i40 %sext_ln62_18, i40 %sext_ln62_23

]]></Node>
<StgValue><ssdm name="acc_i_3"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.1.exit_ifconv:7 %shl_ln63_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_7, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln63_3"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.1.exit_ifconv:8 %sext_ln63_19 = sext i38 %shl_ln63_3

]]></Node>
<StgValue><ssdm name="sext_ln63_19"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.1.exit_ifconv:9 %acc_q_3 = add i40 %sext_ln63_14, i40 %sext_ln63_19

]]></Node>
<StgValue><ssdm name="acc_q_3"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:10 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:11 %trunc_ln66_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_3, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:12 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_3, i32 36

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:13 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_3, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.1.exit_ifconv:14 %icmp_ln66_3 = icmp_ne  i3 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_3"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:15 %or_ln66_4 = or i1 %tmp_29, i1 %icmp_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66_4"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:16 %xor_ln66_2 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:17 %and_ln66_2 = and i1 %or_ln66_4, i1 %xor_ln66_2

]]></Node>
<StgValue><ssdm name="and_ln66_2"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:18 %xor_ln66_3 = xor i1 %tmp_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_3"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.1.exit_ifconv:19 %icmp_ln66_4 = icmp_ne  i3 %tmp_5, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln66_4"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:20 %tmp_6 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_3, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.1.exit_ifconv:21 %icmp_ln66_5 = icmp_eq  i15 %tmp_6, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_5"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:22 %or_ln66_5 = or i1 %icmp_ln66_5, i1 %xor_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66_5"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:23 %or_ln66_6 = or i1 %or_ln66_5, i1 %icmp_ln66_4

]]></Node>
<StgValue><ssdm name="or_ln66_6"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:24 %and_ln66_3 = and i1 %or_ln66_6, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln66_3"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:25 %select_ln66_2 = select i1 %and_ln66_2, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:26 %or_ln66_7 = or i1 %and_ln66_2, i1 %and_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66_7"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:27 %result_pack_i_1 = select i1 %or_ln66_7, i16 %select_ln66_2, i16 %trunc_ln66_1

]]></Node>
<StgValue><ssdm name="result_pack_i_1"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:28 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:29 %trunc_ln67_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_3, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:30 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_3, i32 36

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:31 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_3, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.1.exit_ifconv:32 %icmp_ln67_3 = icmp_ne  i3 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_3"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:33 %or_ln67_4 = or i1 %tmp_31, i1 %icmp_ln67_3

]]></Node>
<StgValue><ssdm name="or_ln67_4"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:34 %xor_ln67_2 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67_2"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:35 %and_ln67_2 = and i1 %or_ln67_4, i1 %xor_ln67_2

]]></Node>
<StgValue><ssdm name="and_ln67_2"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:36 %xor_ln67_3 = xor i1 %tmp_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67_3"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.1.exit_ifconv:37 %icmp_ln67_4 = icmp_ne  i3 %tmp_7, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln67_4"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.1.exit_ifconv:38 %tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_3, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.1.exit_ifconv:39 %icmp_ln67_5 = icmp_eq  i15 %tmp_8, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_5"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:40 %or_ln67_5 = or i1 %icmp_ln67_5, i1 %xor_ln67_3

]]></Node>
<StgValue><ssdm name="or_ln67_5"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:41 %or_ln67_6 = or i1 %or_ln67_5, i1 %icmp_ln67_4

]]></Node>
<StgValue><ssdm name="or_ln67_6"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:42 %and_ln67_3 = and i1 %or_ln67_6, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln67_3"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:43 %select_ln67_2 = select i1 %and_ln67_2, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln67_2"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.1.exit_ifconv:44 %or_ln67_7 = or i1 %and_ln67_2, i1 %and_ln67_3

]]></Node>
<StgValue><ssdm name="or_ln67_7"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.1.exit_ifconv:45 %result_pack_q_1 = select i1 %or_ln67_7, i16 %select_ln67_2, i16 %trunc_ln67_1

]]></Node>
<StgValue><ssdm name="result_pack_q_1"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:64 %add_ln62_4 = add i33 %add_ln62_8, i33 %mul_ln62_9_cast

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
arrayidx173.1.1.exit_ifconv:65 %acc_i_4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_4, i6 0

]]></Node>
<StgValue><ssdm name="acc_i_4"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="40" op_0_bw="39">
<![CDATA[
arrayidx173.1.1.exit_ifconv:66 %sext_ln62_24 = sext i39 %acc_i_4

]]></Node>
<StgValue><ssdm name="sext_ln62_24"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.1.exit_ifconv:82 %add_ln63_4 = add i33 %add_ln63_8, i33 %mul_ln63_9_cast

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
arrayidx173.1.1.exit_ifconv:83 %acc_q_4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_4, i6 0

]]></Node>
<StgValue><ssdm name="acc_q_4"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="40" op_0_bw="39">
<![CDATA[
arrayidx173.1.1.exit_ifconv:84 %sext_ln63_20 = sext i39 %acc_q_4

]]></Node>
<StgValue><ssdm name="sext_ln63_20"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.2.exit_ifconv:2 %shl_ln62_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_11, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln62_5"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.2.exit_ifconv:3 %sext_ln62_25 = sext i38 %shl_ln62_5

]]></Node>
<StgValue><ssdm name="sext_ln62_25"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.2.exit_ifconv:4 %acc_i_5 = add i40 %sext_ln62_24, i40 %sext_ln62_25

]]></Node>
<StgValue><ssdm name="acc_i_5"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.2.exit_ifconv:7 %shl_ln63_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_11, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln63_5"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.2.exit_ifconv:8 %sext_ln63_21 = sext i38 %shl_ln63_5

]]></Node>
<StgValue><ssdm name="sext_ln63_21"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.2.exit_ifconv:9 %acc_q_5 = add i40 %sext_ln63_20, i40 %sext_ln63_21

]]></Node>
<StgValue><ssdm name="acc_q_5"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:10 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:11 %trunc_ln66_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_5, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:12 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_5, i32 36

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:13 %tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_5, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.2.exit_ifconv:14 %icmp_ln66_6 = icmp_ne  i3 %tmp_9, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_6"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:15 %or_ln66_8 = or i1 %tmp_33, i1 %icmp_ln66_6

]]></Node>
<StgValue><ssdm name="or_ln66_8"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:16 %xor_ln66_4 = xor i1 %tmp_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_4"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:17 %and_ln66_4 = and i1 %or_ln66_8, i1 %xor_ln66_4

]]></Node>
<StgValue><ssdm name="and_ln66_4"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:18 %xor_ln66_5 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.2.exit_ifconv:19 %icmp_ln66_7 = icmp_ne  i3 %tmp_9, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln66_7"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:20 %tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_5, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.2.exit_ifconv:21 %icmp_ln66_8 = icmp_eq  i15 %tmp_1, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_8"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:22 %or_ln66_9 = or i1 %icmp_ln66_8, i1 %xor_ln66_5

]]></Node>
<StgValue><ssdm name="or_ln66_9"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:23 %or_ln66_10 = or i1 %or_ln66_9, i1 %icmp_ln66_7

]]></Node>
<StgValue><ssdm name="or_ln66_10"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:24 %and_ln66_5 = and i1 %or_ln66_10, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="and_ln66_5"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:25 %select_ln66_4 = select i1 %and_ln66_4, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln66_4"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:26 %or_ln66_11 = or i1 %and_ln66_4, i1 %and_ln66_5

]]></Node>
<StgValue><ssdm name="or_ln66_11"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:27 %result_pack_i_2 = select i1 %or_ln66_11, i16 %select_ln66_4, i16 %trunc_ln66_2

]]></Node>
<StgValue><ssdm name="result_pack_i_2"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:28 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:29 %trunc_ln67_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_5, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln67_2"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:30 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_5, i32 36

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:31 %tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_5, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.2.exit_ifconv:32 %icmp_ln67_6 = icmp_ne  i3 %tmp_10, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_6"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:33 %or_ln67_8 = or i1 %tmp_35, i1 %icmp_ln67_6

]]></Node>
<StgValue><ssdm name="or_ln67_8"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:34 %xor_ln67_4 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67_4"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:35 %and_ln67_4 = and i1 %or_ln67_8, i1 %xor_ln67_4

]]></Node>
<StgValue><ssdm name="and_ln67_4"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:36 %xor_ln67_5 = xor i1 %tmp_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67_5"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.2.exit_ifconv:37 %icmp_ln67_7 = icmp_ne  i3 %tmp_10, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln67_7"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.2.exit_ifconv:38 %tmp_11 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_5, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.2.exit_ifconv:39 %icmp_ln67_8 = icmp_eq  i15 %tmp_11, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_8"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:40 %or_ln67_9 = or i1 %icmp_ln67_8, i1 %xor_ln67_5

]]></Node>
<StgValue><ssdm name="or_ln67_9"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:41 %or_ln67_10 = or i1 %or_ln67_9, i1 %icmp_ln67_7

]]></Node>
<StgValue><ssdm name="or_ln67_10"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:42 %and_ln67_5 = and i1 %or_ln67_10, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln67_5"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:43 %select_ln67_4 = select i1 %and_ln67_4, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln67_4"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.2.exit_ifconv:44 %or_ln67_11 = or i1 %and_ln67_4, i1 %and_ln67_5

]]></Node>
<StgValue><ssdm name="or_ln67_11"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.2.exit_ifconv:45 %result_pack_q_2 = select i1 %or_ln67_11, i16 %select_ln67_4, i16 %trunc_ln67_2

]]></Node>
<StgValue><ssdm name="result_pack_q_2"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:64 %add_ln62_6 = add i33 %add_ln62_10, i33 %mul_ln62_13_cast

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
arrayidx173.1.2.exit_ifconv:65 %acc_i_6 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln62_6, i6 0

]]></Node>
<StgValue><ssdm name="acc_i_6"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="40" op_0_bw="39">
<![CDATA[
arrayidx173.1.2.exit_ifconv:66 %sext_ln62_26 = sext i39 %acc_i_6

]]></Node>
<StgValue><ssdm name="sext_ln62_26"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
arrayidx173.1.2.exit_ifconv:82 %add_ln63_6 = add i33 %add_ln63_10, i33 %mul_ln63_13_cast

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="39" op_0_bw="39" op_1_bw="33" op_2_bw="6">
<![CDATA[
arrayidx173.1.2.exit_ifconv:83 %acc_q_6 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %add_ln63_6, i6 0

]]></Node>
<StgValue><ssdm name="acc_q_6"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="40" op_0_bw="39">
<![CDATA[
arrayidx173.1.2.exit_ifconv:84 %sext_ln63_22 = sext i39 %acc_q_6

]]></Node>
<StgValue><ssdm name="sext_ln63_22"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.3.exit_ifconv:6 %shl_ln62_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln62_15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln62_7"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.3.exit_ifconv:7 %sext_ln62_27 = sext i38 %shl_ln62_7

]]></Node>
<StgValue><ssdm name="sext_ln62_27"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.3.exit_ifconv:8 %acc_i_7 = add i40 %sext_ln62_26, i40 %sext_ln62_27

]]></Node>
<StgValue><ssdm name="acc_i_7"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
arrayidx173.1.3.exit_ifconv:11 %shl_ln63_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %mul_ln63_15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln63_7"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="40" op_0_bw="38">
<![CDATA[
arrayidx173.1.3.exit_ifconv:12 %sext_ln63_23 = sext i38 %shl_ln63_7

]]></Node>
<StgValue><ssdm name="sext_ln63_23"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
arrayidx173.1.3.exit_ifconv:13 %acc_q_7 = add i40 %sext_ln63_22, i40 %sext_ln63_23

]]></Node>
<StgValue><ssdm name="acc_q_7"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:14 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:15 %trunc_ln66_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_i_7, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:16 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_i_7, i32 36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:17 %tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_i_7, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.3.exit_ifconv:18 %icmp_ln66_9 = icmp_ne  i3 %tmp_16, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_9"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:19 %or_ln66_12 = or i1 %tmp_37, i1 %icmp_ln66_9

]]></Node>
<StgValue><ssdm name="or_ln66_12"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:20 %xor_ln66_6 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:21 %and_ln66_6 = and i1 %or_ln66_12, i1 %xor_ln66_6

]]></Node>
<StgValue><ssdm name="and_ln66_6"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:22 %xor_ln66_7 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.3.exit_ifconv:23 %icmp_ln66_10 = icmp_ne  i3 %tmp_16, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln66_10"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:24 %tmp_13 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_i_7, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.3.exit_ifconv:25 %icmp_ln66_11 = icmp_eq  i15 %tmp_13, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_11"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:26 %or_ln66_13 = or i1 %icmp_ln66_11, i1 %xor_ln66_7

]]></Node>
<StgValue><ssdm name="or_ln66_13"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:27 %or_ln66_14 = or i1 %or_ln66_13, i1 %icmp_ln66_10

]]></Node>
<StgValue><ssdm name="or_ln66_14"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:28 %and_ln66_7 = and i1 %or_ln66_14, i1 %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln66_7"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.3.exit_ifconv:29 %select_ln66_6 = select i1 %and_ln66_6, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln66_6"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:30 %or_ln66_15 = or i1 %and_ln66_6, i1 %and_ln66_7

]]></Node>
<StgValue><ssdm name="or_ln66_15"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.3.exit_ifconv:31 %result_pack_i_3 = select i1 %or_ln66_15, i16 %select_ln66_6, i16 %trunc_ln66_3

]]></Node>
<StgValue><ssdm name="result_pack_i_3"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:32 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:33 %trunc_ln67_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %acc_q_7, i32 21, i32 36

]]></Node>
<StgValue><ssdm name="trunc_ln67_3"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:34 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %acc_q_7, i32 36

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:35 %tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32.i32, i40 %acc_q_7, i32 37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.3.exit_ifconv:36 %icmp_ln67_9 = icmp_ne  i3 %tmp_17, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_9"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:37 %or_ln67_12 = or i1 %tmp_39, i1 %icmp_ln67_9

]]></Node>
<StgValue><ssdm name="or_ln67_12"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:38 %xor_ln67_6 = xor i1 %tmp_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67_6"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:39 %and_ln67_6 = and i1 %or_ln67_12, i1 %xor_ln67_6

]]></Node>
<StgValue><ssdm name="and_ln67_6"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:40 %xor_ln67_7 = xor i1 %tmp_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln67_7"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx173.1.3.exit_ifconv:41 %icmp_ln67_10 = icmp_ne  i3 %tmp_17, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln67_10"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="15" op_0_bw="15" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx173.1.3.exit_ifconv:42 %tmp_15 = partselect i15 @_ssdm_op_PartSelect.i15.i40.i32.i32, i40 %acc_q_7, i32 21, i32 35

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx173.1.3.exit_ifconv:43 %icmp_ln67_11 = icmp_eq  i15 %tmp_15, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_11"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:44 %or_ln67_13 = or i1 %icmp_ln67_11, i1 %xor_ln67_7

]]></Node>
<StgValue><ssdm name="or_ln67_13"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:45 %or_ln67_14 = or i1 %or_ln67_13, i1 %icmp_ln67_10

]]></Node>
<StgValue><ssdm name="or_ln67_14"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:46 %and_ln67_7 = and i1 %or_ln67_14, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln67_7"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.3.exit_ifconv:47 %select_ln67_6 = select i1 %and_ln67_6, i16 32767, i16 32769

]]></Node>
<StgValue><ssdm name="select_ln67_6"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx173.1.3.exit_ifconv:48 %or_ln67_15 = or i1 %and_ln67_6, i1 %and_ln67_7

]]></Node>
<StgValue><ssdm name="or_ln67_15"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx173.1.3.exit_ifconv:49 %result_pack_q_3 = select i1 %or_ln67_15, i16 %select_ln67_6, i16 %trunc_ln67_3

]]></Node>
<StgValue><ssdm name="result_pack_q_3"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0">
<![CDATA[
for.end60.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayidx173.1.3.exit_ifconv:50 %p_0 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %result_pack_q_3, i16 %result_pack_i_3, i16 %result_pack_q_2, i16 %result_pack_i_2, i16 %result_pack_q_1, i16 %result_pack_i_1, i16 %result_pack_q, i16 %result_pack_i

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
arrayidx173.1.3.exit_ifconv:51 %write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %stream_compute_to_fft, i128 %p_0

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
arrayidx173.1.3.exit_ifconv:55 %br_ln31 = br void %channel_loop

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
