rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv" TOP_MODULE="dut" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/StreamOpImplicitSliceSize/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv:2:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv:2:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv:7:3: Compile generate block "work@dut.genblk1".

[NTE:EL0503] UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv:2:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.PARAM), line:2:28, endln:2:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |UINT:1
    |vpiTypespec:
    \_bit_typespec: , line:2:24, endln:2:27
      |vpiParent:
      \_parameter: (work@dut.PARAM), line:2:28, endln:2:33
    |vpiName:PARAM
    |vpiFullName:work@dut.PARAM
  |vpiParamAssign:
  \_param_assign: , line:2:28, endln:2:37
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiRhs:
    \_constant: , line:2:36, endln:2:37
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiTypespec:
      \_bit_typespec: , line:2:24, endln:2:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.PARAM), line:2:28, endln:2:33
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:3:24, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.o), line:3:46, endln:3:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.t), line:5:19, endln:5:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:t
    |vpiFullName:work@dut.t
    |vpiNetType:1
  |vpiPort:
  \_port: (i), line:3:24, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.i), line:3:24, endln:3:25
    |vpiTypedef:
    \_logic_typespec: , line:3:12, endln:3:23
      |vpiRange:
      \_range: , line:3:18, endln:3:23
        |vpiLeftRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:18, endln:3:23
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:21, endln:3:22
          |vpiParent:
          \_range: , line:3:18, endln:3:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o), line:3:46, endln:3:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:3:46, endln:3:47
    |vpiTypedef:
    \_logic_typespec: , line:3:34, endln:3:45
      |vpiRange:
      \_range: , line:3:40, endln:3:45
        |vpiLeftRange:
        \_constant: , line:3:41, endln:3:42
          |vpiParent:
          \_range: , line:3:40, endln:3:45
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:43, endln:3:44
          |vpiParent:
          \_range: , line:3:40, endln:3:45
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiRhs:
    \_bit_select: (work@dut.t), line:12:14, endln:12:18
      |vpiParent:
      \_ref_obj: (work@dut.t)
        |vpiParent:
        \_cont_assign: , line:12:10, endln:12:18
        |vpiName:t
        |vpiFullName:work@dut.t
      |vpiName:t
      |vpiFullName:work@dut.t
      |vpiIndex:
      \_constant: , line:12:16, endln:12:17
        |vpiParent:
        \_bit_select: (work@dut.t), line:12:14, endln:12:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:12:10, endln:12:11
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:18
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:3:46, endln:3:47
  |vpiGenStmt:
  \_gen_if: , line:7:3, endln:7:5
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiCondition:
    \_ref_obj: (PARAM), line:7:7, endln:7:12
      |vpiName:PARAM
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_cont_assign: , line:8:12, endln:8:27
        |vpiRhs:
        \_operation: , line:8:23, endln:8:26
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:27
          |vpiOpType:72
          |vpiOperand:
          \_operation: , line:8:19, endln:8:27
            |vpiParent:
            \_operation: , line:8:23, endln:8:26
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (i), line:8:24, endln:8:25
              |vpiName:i
              |vpiActual:
              \_logic_net: (work@dut.i), line:3:24, endln:3:25
        |vpiLhs:
        \_bit_select: (t), line:8:12, endln:8:16
          |vpiParent:
          \_ref_obj: (t)
            |vpiParent:
            \_cont_assign: , line:8:12, endln:8:27
            |vpiName:t
          |vpiName:t
          |vpiIndex:
          \_constant: , line:8:14, endln:8:15
            |vpiParent:
            \_bit_select: (t), line:8:12, endln:8:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.PARAM), line:2:28, endln:2:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |UINT:1
    |vpiTypespec:
    \_bit_typespec: , line:2:24, endln:2:27
      |vpiParent:
      \_parameter: (work@dut.PARAM), line:2:28, endln:2:33
    |vpiName:PARAM
    |vpiFullName:work@dut.PARAM
  |vpiParamAssign:
  \_param_assign: , line:2:28, endln:2:37
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiRhs:
    \_constant: , line:2:36, endln:2:37
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiTypespec:
      \_bit_typespec: , line:2:24, endln:2:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.PARAM), line:2:28, endln:2:33
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.i), line:3:24, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:3:12, endln:3:23
      |vpiRange:
      \_range: , line:3:18, endln:3:23
        |vpiLeftRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:18, endln:3:23
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:21, endln:3:22
          |vpiParent:
          \_range: , line:3:18, endln:3:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.o), line:3:46, endln:3:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:3:34, endln:3:45
      |vpiRange:
      \_range: , line:3:40, endln:3:45
        |vpiLeftRange:
        \_constant: , line:3:41, endln:3:42
          |vpiParent:
          \_range: , line:3:40, endln:3:45
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:43, endln:3:44
          |vpiParent:
          \_range: , line:3:40, endln:3:45
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.t), line:5:19, endln:5:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:5:3, endln:5:18
      |vpiRange:
      \_range: , line:5:8, endln:5:13
        |vpiLeftRange:
        \_constant: , line:5:9, endln:5:10
          |vpiParent:
          \_range: , line:5:8, endln:5:13
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:11, endln:5:12
          |vpiParent:
          \_range: , line:5:8, endln:5:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:5:13, endln:5:18
        |vpiLeftRange:
        \_constant: , line:5:14, endln:5:15
          |vpiParent:
          \_range: , line:5:13, endln:5:18
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:16, endln:5:17
          |vpiParent:
          \_range: , line:5:13, endln:5:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:t
    |vpiFullName:work@dut.t
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:3:24, endln:3:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i), line:3:24, endln:3:25
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:3:24, endln:3:25
    |vpiTypedef:
    \_logic_typespec: , line:3:12, endln:3:23
      |vpiRange:
      \_range: , line:3:18, endln:3:23
        |vpiParent:
        \_port: (i), line:3:24, endln:3:25
        |vpiLeftRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:18, endln:3:23
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:21, endln:3:22
          |vpiParent:
          \_range: , line:3:18, endln:3:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o), line:3:46, endln:3:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), line:3:46, endln:3:47
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:3:46, endln:3:47
    |vpiTypedef:
    \_logic_typespec: , line:3:34, endln:3:45
      |vpiRange:
      \_range: , line:3:40, endln:3:45
        |vpiParent:
        \_port: (o), line:3:46, endln:3:47
        |vpiLeftRange:
        \_constant: , line:3:41, endln:3:42
          |vpiParent:
          \_range: , line:3:40, endln:3:45
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:43, endln:3:44
          |vpiParent:
          \_range: , line:3:40, endln:3:45
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1), line:7:3, endln:10:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/StreamOpImplicitSliceSize/dut.sv, line:2:1, endln:13:10
    |vpiName:genblk1
    |vpiFullName:work@dut.genblk1
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@dut.genblk1), line:7:3, endln:10:21
      |vpiFullName:work@dut.genblk1
      |vpiContAssign:
      \_cont_assign: , line:8:12, endln:8:27
        |vpiParent:
        \_gen_scope: (work@dut.genblk1)
        |vpiRhs:
        \_operation: , line:8:23, endln:8:26
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:27
          |vpiOpType:72
          |vpiOperand:
          \_operation: , line:8:19, endln:8:27
            |vpiParent:
            \_operation: , line:8:23, endln:8:26
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (i), line:8:24, endln:8:25
              |vpiName:i
              |vpiActual:
              \_logic_net: (work@dut.i), line:3:24, endln:3:25
        |vpiLhs:
        \_bit_select: (work@dut.genblk1.t), line:8:12, endln:8:16
          |vpiParent:
          \_ref_obj: (work@dut.genblk1.t)
            |vpiParent:
            \_cont_assign: , line:8:12, endln:8:27
            |vpiName:t
            |vpiFullName:work@dut.genblk1.t
          |vpiName:t
          |vpiFullName:work@dut.genblk1.t
          |vpiIndex:
          \_constant: , line:8:14, endln:8:15
            |vpiParent:
            \_bit_select: (work@dut.genblk1.t), line:8:12, endln:8:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:18
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'PARAM' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'PARAM' of type 'parameter'
      Object '' of type 'constant'
    Object 'i' of type 'logic_net'
    Object 'o' of type 'logic_net'
    Object 't' of type 'logic_net'
  Object 'work@dut' of type 'module_inst'
    Object 'PARAM' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'PARAM' of type 'parameter'
      Object '' of type 'constant'
    Object 'i' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'i' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 't' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'genblk1' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object '' of type 'cont_assign'
          Object 't' of type 'bit_select'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object '' of type 'operation'
              Object 'i' of type 'ref_obj'
    Object '' of type 'cont_assign'
      Object 'o' of type 'ref_obj'
      Object 't' of type 'bit_select'
        Object '' of type 'constant'
