// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_qpsk_hls_top_Pipeline_DDC_LOOP (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lo_lut_i_V_address0,
        lo_lut_i_V_ce0,
        lo_lut_i_V_q0,
        lo_lut_q_V_address0,
        lo_lut_q_V_ce0,
        lo_lut_q_V_q0,
        g_rx_samples_fixed_i_V_address0,
        g_rx_samples_fixed_i_V_ce0,
        g_rx_samples_fixed_i_V_q0,
        g_rx_samples_fixed_q_V_address0,
        g_rx_samples_fixed_q_V_ce0,
        g_rx_samples_fixed_q_V_q0,
        g_baseband_data_i_V_address0,
        g_baseband_data_i_V_ce0,
        g_baseband_data_i_V_we0,
        g_baseband_data_i_V_d0,
        g_baseband_data_q_V_address0,
        g_baseband_data_q_V_ce0,
        g_baseband_data_q_V_we0,
        g_baseband_data_q_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] lo_lut_i_V_address0;
output   lo_lut_i_V_ce0;
input  [17:0] lo_lut_i_V_q0;
output  [2:0] lo_lut_q_V_address0;
output   lo_lut_q_V_ce0;
input  [17:0] lo_lut_q_V_q0;
output  [13:0] g_rx_samples_fixed_i_V_address0;
output   g_rx_samples_fixed_i_V_ce0;
input  [17:0] g_rx_samples_fixed_i_V_q0;
output  [13:0] g_rx_samples_fixed_q_V_address0;
output   g_rx_samples_fixed_q_V_ce0;
input  [17:0] g_rx_samples_fixed_q_V_q0;
output  [13:0] g_baseband_data_i_V_address0;
output   g_baseband_data_i_V_ce0;
output   g_baseband_data_i_V_we0;
output  [17:0] g_baseband_data_i_V_d0;
output  [13:0] g_baseband_data_q_V_address0;
output   g_baseband_data_q_V_ce0;
output   g_baseband_data_q_V_we0;
output  [17:0] g_baseband_data_q_V_d0;

reg ap_idle;
reg lo_lut_i_V_ce0;
reg lo_lut_q_V_ce0;
reg g_rx_samples_fixed_i_V_ce0;
reg g_rx_samples_fixed_q_V_ce0;
reg g_baseband_data_i_V_ce0;
reg g_baseband_data_i_V_we0;
reg g_baseband_data_q_V_ce0;
reg g_baseband_data_q_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln139_fu_138_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln139_fu_150_p1;
reg   [63:0] zext_ln139_reg_280;
reg   [63:0] zext_ln139_reg_280_pp0_iter1_reg;
reg   [63:0] zext_ln139_reg_280_pp0_iter2_reg;
reg   [17:0] a_i_V_reg_306;
reg   [17:0] a_q_V_reg_311;
reg   [17:0] b_i_V_reg_316;
reg   [17:0] b_q_V_reg_321;
wire   [65:0] r_V_31_fu_193_p2;
reg   [65:0] r_V_31_reg_326;
wire   [65:0] r_V_32_fu_221_p2;
reg   [65:0] r_V_32_reg_331;
wire   [65:0] r_V_33_fu_227_p2;
reg   [65:0] r_V_33_reg_336;
wire   [65:0] r_V_34_fu_233_p2;
reg   [65:0] r_V_34_reg_341;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln142_fu_160_p1;
reg   [13:0] i_5_fu_48;
wire   [13:0] add_ln139_fu_144_p2;
wire    ap_loop_init;
reg   [13:0] ap_sig_allocacmp_i;
wire   [2:0] empty_101_fu_156_p1;
wire   [33:0] r_V_fu_171_p3;
wire   [33:0] shl_ln737_1_fu_178_p3;
wire  signed [33:0] r_V_31_fu_193_p0;
wire  signed [65:0] sext_ln1171_fu_189_p1;
wire  signed [33:0] r_V_31_fu_193_p1;
wire  signed [65:0] sext_ln1168_fu_185_p1;
wire   [33:0] r_V_2_fu_199_p3;
wire   [33:0] shl_ln737_3_fu_206_p3;
wire  signed [33:0] r_V_32_fu_221_p0;
wire  signed [65:0] sext_ln1171_1_fu_217_p1;
wire  signed [33:0] r_V_32_fu_221_p1;
wire  signed [65:0] sext_ln1168_1_fu_213_p1;
wire  signed [33:0] r_V_33_fu_227_p0;
wire  signed [33:0] r_V_33_fu_227_p1;
wire  signed [33:0] r_V_34_fu_233_p0;
wire  signed [33:0] r_V_34_fu_233_p1;
wire   [65:0] ret_V_fu_239_p2;
wire   [65:0] ret_V_7_fu_243_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

qpsk_hls_top_mul_34s_34s_66_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 66 ))
mul_34s_34s_66_1_1_U33(
    .din0(r_V_31_fu_193_p0),
    .din1(r_V_31_fu_193_p1),
    .dout(r_V_31_fu_193_p2)
);

qpsk_hls_top_mul_34s_34s_66_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 66 ))
mul_34s_34s_66_1_1_U34(
    .din0(r_V_32_fu_221_p0),
    .din1(r_V_32_fu_221_p1),
    .dout(r_V_32_fu_221_p2)
);

qpsk_hls_top_mul_34s_34s_66_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 66 ))
mul_34s_34s_66_1_1_U35(
    .din0(r_V_33_fu_227_p0),
    .din1(r_V_33_fu_227_p1),
    .dout(r_V_33_fu_227_p2)
);

qpsk_hls_top_mul_34s_34s_66_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 66 ))
mul_34s_34s_66_1_1_U36(
    .din0(r_V_34_fu_233_p0),
    .din1(r_V_34_fu_233_p1),
    .dout(r_V_34_fu_233_p2)
);

qpsk_hls_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln139_fu_138_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_5_fu_48 <= add_ln139_fu_144_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_5_fu_48 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_i_V_reg_306 <= g_rx_samples_fixed_i_V_q0;
        a_q_V_reg_311 <= g_rx_samples_fixed_q_V_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        b_i_V_reg_316 <= lo_lut_i_V_q0;
        b_q_V_reg_321 <= lo_lut_q_V_q0;
        zext_ln139_reg_280_pp0_iter1_reg[13 : 0] <= zext_ln139_reg_280[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        r_V_31_reg_326 <= r_V_31_fu_193_p2;
        r_V_32_reg_331 <= r_V_32_fu_221_p2;
        r_V_33_reg_336 <= r_V_33_fu_227_p2;
        r_V_34_reg_341 <= r_V_34_fu_233_p2;
        zext_ln139_reg_280_pp0_iter2_reg[13 : 0] <= zext_ln139_reg_280_pp0_iter1_reg[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln139_fu_138_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln139_reg_280[13 : 0] <= zext_ln139_fu_150_p1[13 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln139_fu_138_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 14'd0;
    end else begin
        ap_sig_allocacmp_i = i_5_fu_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        g_baseband_data_i_V_ce0 = 1'b1;
    end else begin
        g_baseband_data_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        g_baseband_data_i_V_we0 = 1'b1;
    end else begin
        g_baseband_data_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        g_baseband_data_q_V_ce0 = 1'b1;
    end else begin
        g_baseband_data_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        g_baseband_data_q_V_we0 = 1'b1;
    end else begin
        g_baseband_data_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g_rx_samples_fixed_i_V_ce0 = 1'b1;
    end else begin
        g_rx_samples_fixed_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g_rx_samples_fixed_q_V_ce0 = 1'b1;
    end else begin
        g_rx_samples_fixed_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lo_lut_i_V_ce0 = 1'b1;
    end else begin
        lo_lut_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lo_lut_q_V_ce0 = 1'b1;
    end else begin
        lo_lut_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln139_fu_144_p2 = (ap_sig_allocacmp_i + 14'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_101_fu_156_p1 = ap_sig_allocacmp_i[2:0];

assign g_baseband_data_i_V_address0 = zext_ln139_reg_280_pp0_iter2_reg;

assign g_baseband_data_i_V_d0 = {{ret_V_fu_239_p2[65:48]}};

assign g_baseband_data_q_V_address0 = zext_ln139_reg_280_pp0_iter2_reg;

assign g_baseband_data_q_V_d0 = {{ret_V_7_fu_243_p2[65:48]}};

assign g_rx_samples_fixed_i_V_address0 = zext_ln139_fu_150_p1;

assign g_rx_samples_fixed_q_V_address0 = zext_ln139_fu_150_p1;

assign icmp_ln139_fu_138_p2 = ((ap_sig_allocacmp_i == 14'd8196) ? 1'b1 : 1'b0);

assign lo_lut_i_V_address0 = zext_ln142_fu_160_p1;

assign lo_lut_q_V_address0 = zext_ln142_fu_160_p1;

assign r_V_2_fu_199_p3 = {{a_q_V_reg_311}, {16'd0}};

assign r_V_31_fu_193_p0 = sext_ln1171_fu_189_p1;

assign r_V_31_fu_193_p1 = sext_ln1168_fu_185_p1;

assign r_V_32_fu_221_p0 = sext_ln1171_1_fu_217_p1;

assign r_V_32_fu_221_p1 = sext_ln1168_1_fu_213_p1;

assign r_V_33_fu_227_p0 = sext_ln1171_1_fu_217_p1;

assign r_V_33_fu_227_p1 = sext_ln1168_fu_185_p1;

assign r_V_34_fu_233_p0 = sext_ln1171_fu_189_p1;

assign r_V_34_fu_233_p1 = sext_ln1168_1_fu_213_p1;

assign r_V_fu_171_p3 = {{a_i_V_reg_306}, {16'd0}};

assign ret_V_7_fu_243_p2 = (r_V_33_reg_336 + r_V_34_reg_341);

assign ret_V_fu_239_p2 = (r_V_31_reg_326 - r_V_32_reg_331);

assign sext_ln1168_1_fu_213_p1 = $signed(r_V_2_fu_199_p3);

assign sext_ln1168_fu_185_p1 = $signed(r_V_fu_171_p3);

assign sext_ln1171_1_fu_217_p1 = $signed(shl_ln737_3_fu_206_p3);

assign sext_ln1171_fu_189_p1 = $signed(shl_ln737_1_fu_178_p3);

assign shl_ln737_1_fu_178_p3 = {{b_i_V_reg_316}, {16'd0}};

assign shl_ln737_3_fu_206_p3 = {{b_q_V_reg_321}, {16'd0}};

assign zext_ln139_fu_150_p1 = ap_sig_allocacmp_i;

assign zext_ln142_fu_160_p1 = empty_101_fu_156_p1;

always @ (posedge ap_clk) begin
    zext_ln139_reg_280[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln139_reg_280_pp0_iter1_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln139_reg_280_pp0_iter2_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
end

endmodule //qpsk_hls_top_qpsk_hls_top_Pipeline_DDC_LOOP
