{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564473722276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564473722282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 12:32:02 2019 " "Processing started: Tue Jul 30 12:32:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564473722282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473722282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filtref -c filtref " "Command: quartus_map --read_settings_files=on --write_settings_files=off filtref -c filtref" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473722282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564473723194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564473723194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473755687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473755687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473755699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473755699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtref.bdf 1 1 " "Found 1 design units, including 1 entities, in source file filtref.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 filtref " "Found entity 1: filtref" {  } { { "filtref.bdf" "" { Schematic "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/filtref.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473755708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473755708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvalues.v 1 1 " "Found 1 design units, including 1 entities, in source file hvalues.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvalues " "Found entity 1: hvalues" {  } { { "hvalues.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/hvalues.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473755720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473755720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taps.v 1 1 " "Found 1 design units, including 1 entities, in source file taps.v" { { "Info" "ISGN_ENTITY_NAME" "1 taps " "Found entity 1: taps" {  } { { "taps.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/taps.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473755731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473755731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_m.v 1 1 " "Found 1 design units, including 1 entities, in source file state_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_m " "Found entity 1: state_m" {  } { { "state_m.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/state_m.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473755744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473755744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/acc.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473755756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473755756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filtref " "Elaborating entity \"filtref\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564473755832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_m state_m:inst1 " "Elaborating entity \"state_m\" for hierarchy \"state_m:inst1\"" {  } { { "filtref.bdf" "inst1" { Schematic "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/filtref.bdf" { { 280 -8 128 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473755851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc acc:inst3 " "Elaborating entity \"acc\" for hierarchy \"acc:inst3\"" {  } { { "filtref.bdf" "inst3" { Schematic "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/filtref.bdf" { { 80 344 488 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473755870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum acc:inst3\|accum:inst_1 " "Elaborating entity \"accum\" for hierarchy \"acc:inst3\|accum:inst_1\"" {  } { { "acc.v" "inst_1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/acc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473755888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "accum.v" "lpm_add_sub_component" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "accum.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756058 ""}  } { { "accum.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/accum.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564473756058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2me.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2me.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2me " "Found entity 1: add_sub_2me" {  } { { "db/add_sub_2me.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_2me.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473756144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473756144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2me acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_2me:auto_generated " "Elaborating entity \"add_sub_2me\" for hierarchy \"acc:inst3\|accum:inst_1\|lpm_add_sub:lpm_add_sub_component\|add_sub_2me:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst6 " "Elaborating entity \"mult\" for hierarchy \"mult:inst6\"" {  } { { "filtref.bdf" "inst6" { Schematic "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/filtref.bdf" { { 104 152 320 200 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:inst6\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "lpm_mult_component" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst6\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:inst6\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 3 " "Parameter \"lpm_widthb\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 11 " "Parameter \"lpm_widthp\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564473756334 ""}  } { { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564473756334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core mult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder mult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_94h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_94h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_94h " "Found entity 1: add_sub_94h" {  } { { "db/add_sub_94h.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_94h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473756659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473756659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_94h mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_94h:auto_generated " "Elaborating entity \"add_sub_94h\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_94h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add mult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5h " "Found entity 1: add_sub_h5h" {  } { { "db/add_sub_h5h.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/db/add_sub_h5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564473756802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473756802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5h mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_h5h:auto_generated " "Elaborating entity \"add_sub_h5h\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_h5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift mult:inst6\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"mult:inst6\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mult:inst6\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs mult:inst6\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mult.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/mult.v" 55 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "taps taps:inst " "Elaborating entity \"taps\" for hierarchy \"taps:inst\"" {  } { { "filtref.bdf" "inst" { Schematic "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/filtref.bdf" { { 0 -8 128 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvalues hvalues:inst2 " "Elaborating entity \"hvalues\" for hierarchy \"hvalues:inst2\"" {  } { { "filtref.bdf" "inst2" { Schematic "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/training_TCL/fir_filter/filtref.bdf" { { 168 -8 128 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473756914 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1564473757844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564473757976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564473758256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564473758531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564473758531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564473758687 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564473758687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564473758687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564473758687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564473758721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 12:32:38 2019 " "Processing ended: Tue Jul 30 12:32:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564473758721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564473758721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564473758721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564473758721 ""}
