// Seed: 3662143095
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (id_2);
  inout wire id_1;
  wire  id_3;
  logic id_4;
  ;
  logic id_5;
  assign id_1 = -1 - 1;
endmodule
module module_2 (
    input wor id_0
);
  wire id_2;
  always $unsigned(28);
  ;
  module_0 modCall_1 (id_2);
  wire id_3;
  ;
  logic id_4;
endmodule
module module_3 (
    output supply1 id_0,
    output uwire id_1,
    input tri id_2,
    output uwire id_3
);
  wire id_5, id_6, id_7, id_8, id_9;
  tri id_10;
  module_0 modCall_1 (id_10);
  assign id_10 = -1;
  assign id_10 = id_5;
  wire id_11 = $clog2(63);
  ;
  wire id_12;
endmodule : SymbolIdentifier
