// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_inst (
    input wire  [63:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARADDR,
    input wire  [ 1:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARBURST,
    input wire  [ 3:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARCACHE,
    input wire  [ 0:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARID,
    input wire  [ 7:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLEN,
    input wire  [ 1:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLOCK,
    input wire  [ 2:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARPROT,
    input wire  [ 3:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARQOS,
    output wire        __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARREADY,
    input wire  [ 2:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARSIZE,
    input wire         __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARVALID,
    input wire         ap_clk,
    output wire [63:0] m_axi_output_mmap_ARADDR,
    output wire [ 1:0] m_axi_output_mmap_ARBURST,
    output wire [ 3:0] m_axi_output_mmap_ARCACHE,
    output wire [ 0:0] m_axi_output_mmap_ARID,
    output wire [ 7:0] m_axi_output_mmap_ARLEN,
    output wire        m_axi_output_mmap_ARLOCK,
    output wire [ 2:0] m_axi_output_mmap_ARPROT,
    output wire [ 3:0] m_axi_output_mmap_ARQOS,
    input wire         m_axi_output_mmap_ARREADY,
    output wire [ 2:0] m_axi_output_mmap_ARSIZE,
    output wire        m_axi_output_mmap_ARVALID
);




__rs_pt_output_drainer_q_fp32_0_0 __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_output_mmap_ARADDR  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARADDR),
    .__rs_pt_m_axi_output_mmap_ARBURST (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARBURST),
    .__rs_pt_m_axi_output_mmap_ARCACHE (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARCACHE),
    .__rs_pt_m_axi_output_mmap_ARID    (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARID),
    .__rs_pt_m_axi_output_mmap_ARLEN   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLEN),
    .__rs_pt_m_axi_output_mmap_ARLOCK  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLOCK),
    .__rs_pt_m_axi_output_mmap_ARPROT  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARPROT),
    .__rs_pt_m_axi_output_mmap_ARQOS   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARQOS),
    .__rs_pt_m_axi_output_mmap_ARREADY (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARREADY),
    .__rs_pt_m_axi_output_mmap_ARSIZE  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARSIZE),
    .__rs_pt_m_axi_output_mmap_ARVALID (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARVALID),
    .ap_clk                            (ap_clk),
    .m_axi_output_mmap_ARADDR          (m_axi_output_mmap_ARADDR),
    .m_axi_output_mmap_ARBURST         (m_axi_output_mmap_ARBURST),
    .m_axi_output_mmap_ARCACHE         (m_axi_output_mmap_ARCACHE),
    .m_axi_output_mmap_ARID            (m_axi_output_mmap_ARID),
    .m_axi_output_mmap_ARLEN           (m_axi_output_mmap_ARLEN),
    .m_axi_output_mmap_ARLOCK          (m_axi_output_mmap_ARLOCK),
    .m_axi_output_mmap_ARPROT          (m_axi_output_mmap_ARPROT),
    .m_axi_output_mmap_ARQOS           (m_axi_output_mmap_ARQOS),
    .m_axi_output_mmap_ARREADY         (m_axi_output_mmap_ARREADY),
    .m_axi_output_mmap_ARSIZE          (m_axi_output_mmap_ARSIZE),
    .m_axi_output_mmap_ARVALID         (m_axi_output_mmap_ARVALID)
);

endmodule  // __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_inst