# Project exclude paths
/verilog/
/generated/