<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2 (64-bit)                              -->
<!--                                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                   -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.   -->

<Project Product="Vivado" Version="7" Minor="65" Path="D:/Vivado_files/Master_thesis/LDPC_SPA_v42/LDPC_SPA_v42.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="59ef558f67bb4bc7881b5fc8656e0545"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2023.2"/>
    <Option Name="SimulatorVersionModelSim" Val="2023.2"/>
    <Option Name="SimulatorVersionQuesta" Val="2023.2"/>
    <Option Name="SimulatorVersionXcelium" Val="23.03.002"/>
    <Option Name="SimulatorVersionVCS" Val="U-2023.03-1"/>
    <Option Name="SimulatorVersionRiviera" Val="2022.10"/>
    <Option Name="SimulatorVersionActiveHdl" Val="14.1"/>
    <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="SimCompileState" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="FeatureSet" Val="FeatureSet_Classic"/>
    <Option Name="WTXSimLaunchSim" Val="344"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="79"/>
    <Option Name="WTModelSimExportSim" Val="79"/>
    <Option Name="WTQuestaExportSim" Val="79"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="79"/>
    <Option Name="WTRivieraExportSim" Val="79"/>
    <Option Name="WTActivehdlExportSim" Val="79"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="32">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/float_to_fixed/float_to_fixed.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17/LDPC_SPA_v17.srcs/sources_1/ip/float_to_fixed/float_to_fixed.xci"/>
          <Attr Name="ImportTime" Val="1751504155"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Lj_tot_storage.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v21/LDPC_SPA_v21.srcs/sources_1/new/Lj_tot_storage.v"/>
          <Attr Name="ImportTime" Val="1752545798"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Lj_total.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v21/LDPC_SPA_v21.srcs/sources_1/new/Lj_total.v"/>
          <Attr Name="ImportTime" Val="1752600253"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/SPA_top_v3.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v22/LDPC_SPA_v22.srcs/sources_1/new/SPA_top_v3.v"/>
          <Attr Name="ImportTime" Val="1752656576"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/check_node_v3.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v20/LDPC_SPA_v20.srcs/sources_1/new/check_node_v3.v"/>
          <Attr Name="ImportTime" Val="1752508729"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/f_add.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v20/LDPC_SPA_v20.srcs/sources_1/new/f_add.v"/>
          <Attr Name="ImportTime" Val="1752274478"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/float2fixed.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17/LDPC_SPA_v17.srcs/sources_1/new/float2fixed.v"/>
          <Attr Name="ImportTime" Val="1751444627"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/float2fixed_t.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v32/LDPC_SPA_v32.srcs/sources_1/new/float2fixed_t.v"/>
          <Attr Name="ImportTime" Val="1753546955"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/float_multiply.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/float_multiply.v"/>
          <Attr Name="ImportTime" Val="1750211212"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/half_float_by2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v28/LDPC_SPA_v28.srcs/sources_1/new/half_float_by2.v"/>
          <Attr Name="ImportTime" Val="1752935408"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/half_float_mul2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v38/LDPC_SPA_v38.srcs/sources_1/new/half_float_mul2.v"/>
          <Attr Name="ImportTime" Val="1754136744"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/led_control.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v9/LDPC_SPA_v9.srcs/sources_1/new/led_control.v"/>
          <Attr Name="ImportTime" Val="1745336638"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/llr_float_snr2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/tanh_idx_v4.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v32/LDPC_SPA_v32.srcs/sources_1/new/tanh_idx_v4.v"/>
          <Attr Name="ImportTime" Val="1753540672"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/variable_node.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17_1/LDPC_SPA_v17_1.srcs/sources_1/new/variable_node.v"/>
          <Attr Name="ImportTime" Val="1751647645"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/SPA_top_TB.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v22/LDPC_SPA_v22.srcs/sources_1/new/SPA_top_TB.v"/>
          <Attr Name="ImportTime" Val="1752657071"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/llr_float_snr5.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/llr_float_snr4.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/llr_float_full_snr3.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/llr_float_full_snr6.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v41/LDPC_SPA_v41.srcs/sources_1/new/llr_float_full_snr6.v"/>
          <Attr Name="ImportTime" Val="1754398047"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/llr_float_data_snr3.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v28/LDPC_SPA_v28.srcs/sources_1/new/llr_float_data_snr3.v"/>
          <Attr Name="ImportTime" Val="1752973361"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/llr_sn6_full/llr_sn6_full.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v41/LDPC_SPA_v41.srcs/sources_1/ip/llr_sn6_full/llr_sn6_full.xci"/>
          <Attr Name="ImportTime" Val="1754348161"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/llr_float_data.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v19/LDPC_SPA_v19.srcs/sources_1/new/llr_float_data.v"/>
          <Attr Name="ImportTime" Val="1752035206"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Lji_storage.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v18/LDPC_SPA_v18.srcs/sources_1/new/Lji_storage.v"/>
          <Attr Name="ImportTime" Val="1751900766"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/Lij_storage.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17/LDPC_SPA_v17.srcs/sources_1/new/Lij_storage.v"/>
          <Attr Name="ImportTime" Val="1751259547"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/cordic_atanh/cordic_atanh.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/ip/cordic_atanh/cordic_atanh.xci"/>
          <Attr Name="ImportTime" Val="1750249759"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/atanh_lut.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/new/atanh_lut.v"/>
          <Attr Name="ImportTime" Val="1753354247"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/cordic_atanh_ip.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/cordic_atanh_ip.v"/>
          <Attr Name="ImportTime" Val="1750249787"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fixed_to_float.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v12/LDPC_SPA_v12.srcs/sources_1/new/fixed_to_float.v"/>
          <Attr Name="ImportTime" Val="1750781475"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/float32to16.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v12/LDPC_SPA_v12.srcs/sources_1/new/float32to16.v"/>
          <Attr Name="ImportTime" Val="1750822070"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/tanh_v3.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v28/LDPC_SPA_v28.srcs/sources_1/new/tanh_v3.v"/>
          <Attr Name="ImportTime" Val="1752938308"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Hmat_col_pos.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v19/LDPC_SPA_v19.srcs/sources_1/new/Hmat_col_pos.v"/>
          <Attr Name="ImportTime" Val="1751973070"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Hmat_row_pos.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/Hmat_row_pos.v"/>
          <Attr Name="ImportTime" Val="1750040394"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Hcol_count.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v19/LDPC_SPA_v19.srcs/sources_1/new/Hcol_count.v"/>
          <Attr Name="ImportTime" Val="1751979527"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Hrow_count.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/Hrow_count.v"/>
          <Attr Name="ImportTime" Val="1750161264"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/tanhsub_v2.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v19/LDPC_SPA_v19.srcs/sources_1/new/tanhsub_v2.v"/>
          <Attr Name="ImportTime" Val="1752070937"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/check_node_tb.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17/LDPC_SPA_v17.srcs/sources_1/new/check_node_tb.v"/>
          <Attr Name="ImportTime" Val="1751440282"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/check_node_v2.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17_1/LDPC_SPA_v17_1.srcs/sources_1/new/check_node_v2.v"/>
          <Attr Name="ImportTime" Val="1751694313"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/rx_data_gen.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v10/LDPC_SPA_v10.srcs/sources_1/new/rx_data_gen.v"/>
          <Attr Name="ImportTime" Val="1747236987"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/tanhsub_tb.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/tanhsub_tb.v"/>
          <Attr Name="ImportTime" Val="1750215466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Lji_storage_TB.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v18/LDPC_SPA_v18.srcs/sources_1/new/Lji_storage_TB.v"/>
          <Attr Name="ImportTime" Val="1751967235"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/tanhsub.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/tanhsub.v"/>
          <Attr Name="ImportTime" Val="1750193849"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/SPA_top_v2.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17_1/LDPC_SPA_v17_1.srcs/sources_1/new/SPA_top_v2.v"/>
          <Attr Name="ImportTime" Val="1751641816"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/cordic_atanh_tb.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/cordic_atanh_tb.v"/>
          <Attr Name="ImportTime" Val="1750253188"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/rx_data_TB.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/rx_data_TB.v"/>
          <Attr Name="ImportTime" Val="1750168509"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Hmat_row_pos_TB.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/new/Hmat_row_pos_TB.v"/>
          <Attr Name="ImportTime" Val="1750161546"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v9/LDPC_SPA_v9.srcs/sources_1/ip/ila_0/ila_0.xci"/>
          <Attr Name="ImportTime" Val="1745335549"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/H_mat_bits.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v9/LDPC_SPA_v9.srcs/sources_1/new/H_mat_bits.v"/>
          <Attr Name="ImportTime" Val="1745329521"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/SPA_top.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v9/LDPC_SPA_v9.srcs/sources_1/new/SPA_top.v"/>
          <Attr Name="ImportTime" Val="1745338873"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/H_matrix2_tb.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v8/LDPC_SPA_v8.srcs/sources_1/new/H_matrix2_tb.v"/>
          <Attr Name="ImportTime" Val="1744906897"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/check_node.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v12/LDPC_SPA_v12.srcs/sources_1/new/check_node.v"/>
          <Attr Name="ImportTime" Val="1750855102"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/Lij_storage_tb.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17/LDPC_SPA_v17.srcs/sources_1/new/Lij_storage_tb.v"/>
          <Attr Name="ImportTime" Val="1751310071"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/multiply_fixed/multiply_fixed.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v19/LDPC_SPA_v19.srcs/sources_1/ip/multiply_fixed/multiply_fixed.xci"/>
          <Attr Name="ImportTime" Val="1751984344"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/multiply_TB.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v19/LDPC_SPA_v19.srcs/sources_1/new/multiply_TB.v"/>
          <Attr Name="ImportTime" Val="1751991273"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/decoded_output.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v21/LDPC_SPA_v21.srcs/sources_1/new/decoded_output.v"/>
          <Attr Name="ImportTime" Val="1752545388"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v24/LDPC_SPA_v24.srcs/LLR_data_float.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v24/LDPC_SPA_v24.srcs/LLR_data_float.coe"/>
          <Attr Name="ImportTime" Val="1752735967"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v26/LDPC_SPA_v26.srcs/LLR_data_float.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v26/LDPC_SPA_v26.srcs/LLR_data_float.coe"/>
          <Attr Name="ImportTime" Val="1752735967"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v28/LDPC_SPA_v28.srcs/LLR_data_float.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v28/LDPC_SPA_v28.srcs/LLR_data_float.coe"/>
          <Attr Name="ImportTime" Val="1752735967"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/Hrow_count.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/Hrow_count.coe"/>
          <Attr Name="ImportTime" Val="1753055466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/Hcol_count.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/Hcol_count.coe"/>
          <Attr Name="ImportTime" Val="1753099865"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/Hrow_pos.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/Hrow_pos.coe"/>
          <Attr Name="ImportTime" Val="1753112635"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/Hcol_pos.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/Hcol_pos.coe"/>
          <Attr Name="ImportTime" Val="1753117687"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hrow_count.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hrow_count.coe"/>
          <Attr Name="ImportTime" Val="1753055466"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hcol_count.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hcol_count.coe"/>
          <Attr Name="ImportTime" Val="1753099865"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hrow_pos.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hrow_pos.coe"/>
          <Attr Name="ImportTime" Val="1753112635"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hcol_pos.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v31/LDPC_SPA_v31.srcs/sources_1/Hcol_pos.coe"/>
          <Attr Name="ImportTime" Val="1753117687"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/tanh_mem.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v32/LDPC_SPA_v32.srcs/sources_1/tanh_mem.coe"/>
          <Attr Name="ImportTime" Val="1753670801"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/atanh_mem.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v34/LDPC_SPA_v34.srcs/sources_1/atanh_mem.coe"/>
          <Attr Name="ImportTime" Val="1753742479"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v33/LDPC_SPA_v33.srcs/sources_1/tanh_mem.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v33/LDPC_SPA_v33.srcs/sources_1/tanh_mem.coe"/>
          <Attr Name="ImportTime" Val="1753734699"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/Master_thesis/LDPC_SPA_v35/LDPC_SPA_v35.srcs/sources_1/atanh_mem.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v35/LDPC_SPA_v35.srcs/sources_1/atanh_mem.coe"/>
          <Attr Name="ImportTime" Val="1753742479"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/LLR_snr6_fulltest.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v41/LDPC_SPA_v41.srcs/sources_1/LLR_snr6_fulltest.coe"/>
          <Attr Name="ImportTime" Val="1754347737"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SPA_top_TB"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Eclypse-Z7-Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v6/LDPC_SPA_v6.srcs/constrs_1/imports/digilent-xdc-master/Eclypse-Z7-Master.xdc"/>
          <Attr Name="ImportTime" Val="1745073456"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/LDPC_SPA_v17_1/check_node_tb_behav1.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v17_1/check_node_tb_behav1.wcfg"/>
          <Attr Name="ImportTime" Val="1752942725"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SPA_top_TB"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../LDPC_SPA_v17_1/check_node_tb_behav1.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <File Path="$PSRCDIR/utils_1/imports/synth_1/SPA_top.dcp">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v9/LDPC_SPA_v9.srcs/utils_1/imports/synth_1/SPA_top.dcp"/>
          <Attr Name="ImportTime" Val="1745338883"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedInSteps" Val="synth_1"/>
          <Attr Name="AutoDcp" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="floating_greaterthan" Type="BlockSrcs" RelSrcDir="$PSRCDIR/floating_greaterthan" RelGenDir="$PGENDIR/floating_greaterthan">
      <File Path="$PSRCDIR/sources_1/ip/floating_greaterthan/floating_greaterthan.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/ip/floating_greaterthan/floating_greaterthan.xci"/>
          <Attr Name="ImportTime" Val="1750203090"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="floating_greaterthan"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="float_lessthan" Type="BlockSrcs" RelSrcDir="$PSRCDIR/float_lessthan" RelGenDir="$PGENDIR/float_lessthan">
      <File Path="$PSRCDIR/sources_1/ip/float_lessthan/float_lessthan.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/ip/float_lessthan/float_lessthan.xci"/>
          <Attr Name="ImportTime" Val="1750203234"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="float_lessthan"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fixed2float" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fixed2float" RelGenDir="$PGENDIR/fixed2float">
      <File Path="$PSRCDIR/sources_1/ip/fixed2float/fixed2float.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v12/LDPC_SPA_v12.srcs/sources_1/ip/fixed2float/fixed2float.xci"/>
          <Attr Name="ImportTime" Val="1750776949"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="fixed2float"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="float2float" Type="BlockSrcs" RelSrcDir="$PSRCDIR/float2float" RelGenDir="$PGENDIR/float2float">
      <File Path="$PSRCDIR/sources_1/ip/float2float/float2float.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v12/LDPC_SPA_v12.srcs/sources_1/ip/float2float/float2float.xci"/>
          <Attr Name="ImportTime" Val="1750779729"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="float2float"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="floating_mul_half" Type="BlockSrcs" RelSrcDir="$PSRCDIR/floating_mul_half" RelGenDir="$PGENDIR/floating_mul_half">
      <File Path="$PSRCDIR/sources_1/ip/floating_mul_half/floating_mul_half.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v11/LDPC_SPA_v11.srcs/sources_1/ip/floating_mul_half/floating_mul_half.xci"/>
          <Attr Name="ImportTime" Val="1750172506"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="floating_mul_half"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="float_add" Type="BlockSrcs" RelSrcDir="$PSRCDIR/float_add" RelGenDir="$PGENDIR/float_add">
      <File Path="$PSRCDIR/sources_1/ip/float_add/float_add.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v20/LDPC_SPA_v20.srcs/sources_1/ip/float_add/float_add.xci"/>
          <Attr Name="ImportTime" Val="1752273479"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="float_add"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="hrow_count_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/hrow_count_mem" RelGenDir="$PGENDIR/hrow_count_mem">
      <File Path="$PSRCDIR/sources_1/ip/hrow_count_mem/hrow_count_mem.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/ip/hrow_count_mem/hrow_count_mem.xci"/>
          <Attr Name="ImportTime" Val="1753055578"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="hrow_count_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="hcol_count_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/hcol_count_mem" RelGenDir="$PGENDIR/hcol_count_mem">
      <File Path="$PSRCDIR/sources_1/ip/hcol_count_mem/hcol_count_mem.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/ip/hcol_count_mem/hcol_count_mem.xci"/>
          <Attr Name="ImportTime" Val="1753099869"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="hcol_count_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="hrow_pos_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/hrow_pos_mem" RelGenDir="$PGENDIR/hrow_pos_mem">
      <File Path="$PSRCDIR/sources_1/ip/hrow_pos_mem/hrow_pos_mem.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/ip/hrow_pos_mem/hrow_pos_mem.xci"/>
          <Attr Name="ImportTime" Val="1753113080"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="hrow_pos_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="hcol_pos_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/hcol_pos_mem" RelGenDir="$PGENDIR/hcol_pos_mem">
      <File Path="$PSRCDIR/sources_1/ip/hcol_pos_mem/hcol_pos_mem.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v29/LDPC_SPA_v29.srcs/sources_1/ip/hcol_pos_mem/hcol_pos_mem.xci"/>
          <Attr Name="ImportTime" Val="1753118128"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="hcol_pos_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="tanh_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/tanh_mem" RelGenDir="$PGENDIR/tanh_mem">
      <File Path="$PSRCDIR/sources_1/ip/tanh_mem/tanh_mem.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v32/LDPC_SPA_v32.srcs/sources_1/ip/tanh_mem/tanh_mem.xci"/>
          <Attr Name="ImportTime" Val="1753541387"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="tanh_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="atanh_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/atanh_mem" RelGenDir="$PGENDIR/atanh_mem">
      <File Path="$PSRCDIR/sources_1/ip/atanh_mem/atanh_mem.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v34/LDPC_SPA_v34.srcs/sources_1/ip/atanh_mem/atanh_mem.xci"/>
          <Attr Name="ImportTime" Val="1753742671"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="atanh_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="lij_mem_bram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/lij_mem_bram" RelGenDir="$PGENDIR/lij_mem_bram">
      <File Path="$PSRCDIR/sources_1/ip/lij_mem_bram/lij_mem_bram.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v36/LDPC_SPA_v36.srcs/sources_1/ip/lij_mem_bram/lij_mem_bram.xci"/>
          <Attr Name="ImportTime" Val="1753797030"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="lij_mem_bram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="float2fixed_idx" Type="BlockSrcs" RelSrcDir="$PSRCDIR/float2fixed_idx" RelGenDir="$PGENDIR/float2fixed_idx">
      <File Path="$PSRCDIR/sources_1/ip/float2fixed_idx/float2fixed_idx.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v32/LDPC_SPA_v32.srcs/sources_1/ip/float2fixed_idx/float2fixed_idx.xci"/>
          <Attr Name="ImportTime" Val="1753484877"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="float2fixed_idx"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Lji_mem_bram" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Lji_mem_bram" RelGenDir="$PGENDIR/Lji_mem_bram">
      <File Path="$PSRCDIR/sources_1/ip/Lji_mem_bram/Lji_mem_bram.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../LDPC_SPA_v36/LDPC_SPA_v36.srcs/sources_1/ip/Lji_mem_bram/Lji_mem_bram.xci"/>
          <Attr Name="ImportTime" Val="1753799743"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="Lji_mem_bram"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="21">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PSRCDIR/utils_1/imports/synth_1/SPA_top.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="floating_greaterthan_synth_1" Type="Ft3:Synth" SrcSet="floating_greaterthan" Part="xc7z020clg484-1" ConstrsSet="floating_greaterthan" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/floating_greaterthan_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/floating_greaterthan_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/floating_greaterthan_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float_lessthan_synth_1" Type="Ft3:Synth" SrcSet="float_lessthan" Part="xc7z020clg484-1" ConstrsSet="float_lessthan" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/float_lessthan_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float_lessthan_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float_lessthan_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="fixed2float_synth_1" Type="Ft3:Synth" SrcSet="fixed2float" Part="xc7z020clg484-1" ConstrsSet="fixed2float" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/fixed2float_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/fixed2float_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/fixed2float_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float2float_synth_1" Type="Ft3:Synth" SrcSet="float2float" Part="xc7z020clg484-1" ConstrsSet="float2float" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/float2float_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float2float_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float2float_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="floating_mul_half_synth_1" Type="Ft3:Synth" SrcSet="floating_mul_half" Part="xc7z020clg484-1" ConstrsSet="floating_mul_half" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/floating_mul_half_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/floating_mul_half_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/floating_mul_half_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float_add_synth_1" Type="Ft3:Synth" SrcSet="float_add" Part="xc7z020clg484-1" ConstrsSet="float_add" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/float_add_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float_add_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float_add_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hrow_count_mem_synth_1" Type="Ft3:Synth" SrcSet="hrow_count_mem" Part="xc7z020clg484-1" ConstrsSet="hrow_count_mem" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/hrow_count_mem_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hrow_count_mem_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hrow_count_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hcol_count_mem_synth_1" Type="Ft3:Synth" SrcSet="hcol_count_mem" Part="xc7z020clg484-1" ConstrsSet="hcol_count_mem" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/hcol_count_mem_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hcol_count_mem_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hcol_count_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hrow_pos_mem_synth_1" Type="Ft3:Synth" SrcSet="hrow_pos_mem" Part="xc7z020clg484-1" ConstrsSet="hrow_pos_mem" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/hrow_pos_mem_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hrow_pos_mem_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hrow_pos_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hcol_pos_mem_synth_1" Type="Ft3:Synth" SrcSet="hcol_pos_mem" Part="xc7z020clg484-1" ConstrsSet="hcol_pos_mem" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/hcol_pos_mem_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hcol_pos_mem_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hcol_pos_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="tanh_mem_synth_1" Type="Ft3:Synth" SrcSet="tanh_mem" Part="xc7z020clg484-1" ConstrsSet="tanh_mem" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/tanh_mem_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/tanh_mem_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/tanh_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="atanh_mem_synth_1" Type="Ft3:Synth" SrcSet="atanh_mem" Part="xc7z020clg484-1" ConstrsSet="atanh_mem" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/atanh_mem_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/atanh_mem_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/atanh_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="lij_mem_bram_synth_1" Type="Ft3:Synth" SrcSet="lij_mem_bram" Part="xc7z020clg484-1" ConstrsSet="lij_mem_bram" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/lij_mem_bram_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/lij_mem_bram_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/lij_mem_bram_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float2fixed_idx_synth_1" Type="Ft3:Synth" SrcSet="float2fixed_idx" Part="xc7z020clg484-1" ConstrsSet="float2fixed_idx" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/float2fixed_idx_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float2fixed_idx_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float2fixed_idx_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="Lji_mem_bram_synth_1" Type="Ft3:Synth" SrcSet="Lji_mem_bram" Part="xc7z020clg484-1" ConstrsSet="Lji_mem_bram" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/Lji_mem_bram_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/Lji_mem_bram_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/Lji_mem_bram_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 8 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="floating_greaterthan_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="floating_greaterthan" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="floating_greaterthan_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/floating_greaterthan_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/floating_greaterthan_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float_lessthan_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="float_lessthan" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="float_lessthan_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float_lessthan_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float_lessthan_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="fixed2float_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="fixed2float" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="fixed2float_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/fixed2float_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/fixed2float_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float2float_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="float2float" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="float2float_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float2float_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float2float_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="floating_mul_half_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="floating_mul_half" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="floating_mul_half_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/floating_mul_half_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/floating_mul_half_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float_add_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="float_add" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="float_add_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float_add_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float_add_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hrow_count_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="hrow_count_mem" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="hrow_count_mem_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hrow_count_mem_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hrow_count_mem_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hcol_count_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="hcol_count_mem" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="hcol_count_mem_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hcol_count_mem_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hcol_count_mem_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hrow_pos_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="hrow_pos_mem" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="hrow_pos_mem_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hrow_pos_mem_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hrow_pos_mem_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="hcol_pos_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="hcol_pos_mem" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="hcol_pos_mem_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/hcol_pos_mem_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/hcol_pos_mem_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="tanh_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="tanh_mem" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="tanh_mem_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/tanh_mem_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/tanh_mem_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="atanh_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="atanh_mem" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="atanh_mem_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/atanh_mem_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/atanh_mem_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="lij_mem_bram_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="lij_mem_bram" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="lij_mem_bram_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/lij_mem_bram_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/lij_mem_bram_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="float2fixed_idx_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="float2fixed_idx" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="float2fixed_idx_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/float2fixed_idx_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/float2fixed_idx_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="Lji_mem_bram_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="Lji_mem_bram" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="Lji_mem_bram_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/Lji_mem_bram_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/Lji_mem_bram_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Vivado 12-172"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="16"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
