INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass2/ass2.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
ERROR: [VRFC 10-1280] procedural assignment to a non-register in is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass2/ass2.srcs/sources_1/new/FSM.v:70]
ERROR: [VRFC 10-8530] module 'FSM' is ignored due to previous errors [C:/Users/neilt/Documents/UNSW/Vivado-Projects/ass2/ass2.srcs/sources_1/new/FSM.v:23]
