// Generated by CIRCT firtool-1.108.0
module AddressDecoder(	// @[src/main/scala/memctrl/AddressDecoder.scala:14:7]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/AddressDecoder.scala:15:14]
  output [2:0]  io_bankIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:15:14]
  output        io_bankGroupIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:15:14]
                io_rankIndex	// @[src/main/scala/memctrl/AddressDecoder.scala:15:14]
);

  assign io_bankIndex = io_addr[2:0];	// @[src/main/scala/memctrl/AddressDecoder.scala:14:7, :26:31]
  assign io_bankGroupIndex = io_addr[3];	// @[src/main/scala/memctrl/AddressDecoder.scala:14:7, :27:31]
  assign io_rankIndex = io_addr[4];	// @[src/main/scala/memctrl/AddressDecoder.scala:14:7, :28:31]
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module ram_256x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [99:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module MultiRankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_request_id	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
);

  wire _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _addrDec_io_rankIndex;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
    .io_addr           (io_enq_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (_addrDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (~_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23, :36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:23, :36:20, :41:27, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  assign io_enq_ready =
    ~_addrDec_io_rankIndex & _queues_0_io_enq_ready | _addrDec_io_rankIndex
    & _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7, :19:23, :25:11, :41:18, :47:78, :48:15]
endmodule

module MultiBankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_1_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_2_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_2_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_2_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_2_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_2_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_2_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_3_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_3_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_3_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_3_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_3_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_3_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_4_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_4_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_4_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_4_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_4_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_4_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_5_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_5_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_5_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_5_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_5_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_5_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_6_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_6_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_6_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_6_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_6_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_6_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  input         io_deq_7_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_7_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_7_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output        io_deq_7_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
                io_deq_7_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
  output [31:0] io_deq_7_bits_request_id	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:13:14]
);

  wire       _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire       _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  wire [2:0] _addrDec_io_bankIndex;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
  wire       _io_enq_ready_T = _addrDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_2 = _addrDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_4 = _addrDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_6 = _addrDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_8 = _addrDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_10 = _addrDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  wire       _io_enq_ready_T_12 = _addrDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :39:18]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
    .io_addr           (io_enq_bits_addr),
    .io_bankIndex      (_addrDec_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_2 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_2 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_2_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_4 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_2_ready),
    .io_deq_valid           (io_deq_2_valid),
    .io_deq_bits_addr       (io_deq_2_bits_addr),
    .io_deq_bits_data       (io_deq_2_bits_data),
    .io_deq_bits_cs         (io_deq_2_bits_cs),
    .io_deq_bits_ras        (io_deq_2_bits_ras),
    .io_deq_bits_cas        (io_deq_2_bits_cas),
    .io_deq_bits_we         (io_deq_2_bits_we),
    .io_deq_bits_request_id (io_deq_2_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_3 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_3_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_6 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_3_ready),
    .io_deq_valid           (io_deq_3_valid),
    .io_deq_bits_addr       (io_deq_3_bits_addr),
    .io_deq_bits_data       (io_deq_3_bits_data),
    .io_deq_bits_cs         (io_deq_3_bits_cs),
    .io_deq_bits_ras        (io_deq_3_bits_ras),
    .io_deq_bits_cas        (io_deq_3_bits_cas),
    .io_deq_bits_we         (io_deq_3_bits_we),
    .io_deq_bits_request_id (io_deq_3_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_4 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_4_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_8 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_4_ready),
    .io_deq_valid           (io_deq_4_valid),
    .io_deq_bits_addr       (io_deq_4_bits_addr),
    .io_deq_bits_data       (io_deq_4_bits_data),
    .io_deq_bits_cs         (io_deq_4_bits_cs),
    .io_deq_bits_ras        (io_deq_4_bits_ras),
    .io_deq_bits_cas        (io_deq_4_bits_cas),
    .io_deq_bits_we         (io_deq_4_bits_we),
    .io_deq_bits_request_id (io_deq_4_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_5 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_5_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_10 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_5_ready),
    .io_deq_valid           (io_deq_5_valid),
    .io_deq_bits_addr       (io_deq_5_bits_addr),
    .io_deq_bits_data       (io_deq_5_bits_data),
    .io_deq_bits_cs         (io_deq_5_bits_cs),
    .io_deq_bits_ras        (io_deq_5_bits_ras),
    .io_deq_bits_cas        (io_deq_5_bits_cas),
    .io_deq_bits_we         (io_deq_5_bits_we),
    .io_deq_bits_request_id (io_deq_5_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_6 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_6_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_12 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_6_ready),
    .io_deq_valid           (io_deq_6_valid),
    .io_deq_bits_addr       (io_deq_6_bits_addr),
    .io_deq_bits_data       (io_deq_6_bits_data),
    .io_deq_bits_cs         (io_deq_6_bits_cs),
    .io_deq_bits_ras        (io_deq_6_bits_ras),
    .io_deq_bits_cas        (io_deq_6_bits_cas),
    .io_deq_bits_we         (io_deq_6_bits_we),
    .io_deq_bits_request_id (io_deq_6_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  Queue256_PhysicalMemoryCommand queues_7 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_7_io_enq_ready),
    .io_enq_valid           ((&_addrDec_io_bankIndex) & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:20:23, :34:20, :39:{18,27}, :40:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_7_ready),
    .io_deq_valid           (io_deq_7_valid),
    .io_deq_bits_addr       (io_deq_7_bits_addr),
    .io_deq_bits_data       (io_deq_7_bits_data),
    .io_deq_bits_cs         (io_deq_7_bits_cs),
    .io_deq_bits_ras        (io_deq_7_bits_ras),
    .io_deq_bits_cas        (io_deq_7_bits_cas),
    .io_deq_bits_we         (io_deq_7_bits_we),
    .io_deq_bits_request_id (io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:26:11]
  assign io_enq_ready =
    _io_enq_ready_T & _queues_0_io_enq_ready | _io_enq_ready_T_2 & _queues_1_io_enq_ready
    | _io_enq_ready_T_4 & _queues_2_io_enq_ready | _io_enq_ready_T_6
    & _queues_3_io_enq_ready | _io_enq_ready_T_8 & _queues_4_io_enq_ready
    | _io_enq_ready_T_10 & _queues_5_io_enq_ready | _io_enq_ready_T_12
    & _queues_6_io_enq_ready | (&_addrDec_io_bankIndex) & _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:8:7, :20:23, :26:11, :39:18, :45:78, :46:15]
endmodule

module BankPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

// VCS coverage exclude_file
module mem_2097152x32(	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  input  [20:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [20:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:2097151];	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    if (W0_en & 1'h1)	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
        for (logic [21:0] i = 22'h0; i < 22'h200000; i += 22'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
          Memory[i[20:0]] = _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
endmodule


// Users can define 'PRINTF_FD' to add a specified fd to prints.
`ifndef PRINTF_FD_
  `ifdef PRINTF_FD
    `define PRINTF_FD_ (`PRINTF_FD)
  `else  // PRINTF_FD
    `define PRINTF_FD_ 32'h80000002
  `endif // PRINTF_FD
`endif // not def PRINTF_FD_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module DRAMBank(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h0, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_1(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h1, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_1 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_2(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h2, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_2 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_3(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h3, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_3 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_4(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h4, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_4 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_5(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h5, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_5 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_6(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h6, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_6 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_7(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h7, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_7 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

// VCS coverage exclude_file
module ram_256x96(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [95:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [95:0] W0_data
);

  reg [95:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 96'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_BankMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module Rank(	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  reg  [31:0] lastColBank;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
      if ((`PRINTF_COND_) & _GEN & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h0,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_0_io_phyResp_bits_request_id, _banks_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_0 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h1,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_1_io_phyResp_bits_request_id, _banks_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_1 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h2,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_2_io_phyResp_bits_request_id, _banks_2_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h3,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_3_io_phyResp_bits_request_id, _banks_3_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_3 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h4,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_4_io_phyResp_bits_request_id, _banks_4_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_4 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h5,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_5_io_phyResp_bits_request_id, _banks_5_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_5 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h6,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_6_io_phyResp_bits_request_id, _banks_6_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_6 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h7,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_7_io_phyResp_bits_request_id, _banks_7_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      lastColBank <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    end
    else begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      if (_GEN_6)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h7;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_5)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h6;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_4)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h5;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h4;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h3;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_1)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h2;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h1;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:67:25, :69:20]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :69:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        lastColBank = _RANDOM[1'h0];	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :19:34]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  DRAMBank banks_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_1 banks_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_2 banks_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_3 banks_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_4 banks_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_5 banks_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_6 banks_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_7 banks_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
endmodule

module BankPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_8(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h0, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_8 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_9(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h1, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_9 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_10(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h2, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_10 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_11(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h3, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_11 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_12(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h4, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_12 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_13(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h5, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_13 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_14(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h6, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_14 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:84:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29, :93:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7, :92:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:83:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:96:32]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:103:32]
endmodule

module DRAMBank_15(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:131:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:{34,45,48,63,73}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :67:15, :73:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :66:15, :75:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :69:15, :73:{26,35,44}, :118:24]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :75:{26,36,46}, :123:30]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :68:15, :73:26, :78:{35,44}, :128:34]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :73:{35,44}, :118:{24,43}, :123:{30,49}, :128:48]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :56:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :56:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :56:{19,28}, :59:48, :69:15, :73:26, :82:{35,45}, :141:{23,41,81}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :59:48, :73:26, :79:{35,45}, :149:30]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:56:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :56:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :56:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :56:{19,28}, :151:47]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:56:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h0 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :56:{19,28}, :87:22, :88:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :56:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :56:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :80:{26,36,45}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :170:60]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :85:28, :170:60]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :169:11]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :35:30, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :56:{19,28}, :59:48, :66:15, :68:15, :69:15, :81:{26,36,45}, :186:{19,32,50}, :187:{52,96}, :188:52]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16, :73:{35,44}, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:{30,49}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :189:11]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :52:16, :63:24, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :207:26]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :118:43, :205:27, :207:{26,35}, :208:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :59:34, :60:24, :78:{35,44}, :79:{35,45}, :80:{26,36,45}, :81:{26,36,45}, :82:{35,45}, :94:17, :118:43, :123:49, :128:{34,48}, :141:{23,41,81}, :142:11, :145:25, :149:{30,49}, :151:{47,90}, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :172:26, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :205:27, :207:35, :208:25, :211:25]
  wire        _GEN_23 = io_phyResp_ready & io_phyResp_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
  wire        _GEN_24 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_25 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :228:30]
  wire        _GEN_26 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  wire        _GEN_27 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
    wire _GEN_28 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_29 = _GEN_28 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :118:{24,43}]
    wire _GEN_30 = _GEN_29 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:118:43, :123:{30,49}]
    wire _GEN_31 = _GEN_30 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :123:49, :128:{34,48}]
    wire _GEN_32 = _GEN_31 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :128:48, :141:{23,41,81}, :142:11]
    wire _GEN_33 = _GEN_32 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :142:11, :149:{30,49}]
    wire _GEN_34 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34, :94:17]
    wire _GEN_35 = _GEN_34 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:99:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :99:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :94:17, :99:15, :118:{24,43}, :119:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :119:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:99:15, :118:43, :123:{30,49}, :124:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :124:17]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:78:{35,44}, :99:15, :123:49, :128:{34,48}, :131:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h7, cycleCounter, 2'h3);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :131:17]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:82:{35,45}, :99:15, :128:48, :141:{23,41,81}, :142:11, :146:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :146:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,45}, :99:15, :142:11, :149:{30,49}, :151:{47,90}, :158:19]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :84:28, :158:19]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :174:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :52:16, :85:28, :174:17]
      if ((`PRINTF_COND_) & _GEN_33 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{26,36,45}, :81:{26,36,45}, :99:15, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11, :194:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :85:28, :194:17]
      if ((`PRINTF_COND_) & _GEN_28 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :205:27, :207:{26,35}, :212:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :212:17]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_23 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:94:17, :99:15, :216:23, :217:15]
        $fwrite(`PRINTF_FD_, "Response fired from bank end.\n");	// @[src/main/scala/memctrl/memories/BankModel.scala:217:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_24 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :225:28, :228:{30,39}, :230:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :230:15]
      if ((`PRINTF_COND_) & _GEN_35 & _GEN_26 & refreshInProg & _GEN_25 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :94:17, :99:15, :228:30, :240:28, :244:35, :247:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :247:17]
      if ((`PRINTF_COND_) & _GEN_35 & state != 3'h3 & _GEN_27 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :99:15, :258:{12,25}, :259:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :259:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_36 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :73:{35,44}, :78:{35,44}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :142:11]
  wire        _GEN_37 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :79:{35,45}, :149:{30,49}, :151:{47,90}, :152:35]
  wire        _GEN_38 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :73:{35,44}, :78:{35,44}, :82:{35,45}, :118:{24,43}, :123:{30,49}, :128:{34,48}, :141:{23,41,81}, :142:11, :149:49]
  wire        _GEN_39 = ~(|state) | ~_GEN_0 | _GEN_38 | ~_GEN_37;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :48:26, :49:26, :59:34, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :151:90, :152:35]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :59:34]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:73:{35,44}, :118:24]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:123:30]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :206:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :78:{35,44}, :118:43, :123:49, :128:{34,48}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :118:43, :123:49, :128:48]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_24) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (refreshInProg & _GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :44:30, :225:28, :228:{30,39}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :233:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
          if (_GEN_26 | ~(_GEN_27 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :75:{26,36,46}, :94:17, :258:{12,25}, :260:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :94:17]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
          if (_GEN_26) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:94:17]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_25)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :228:30, :244:35, :246:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :249:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_24
              | (_GEN_26 ? ~refreshInProg | ~_GEN_25 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :59:48, :78:{35,44}, :94:17, :118:43, :123:49, :128:{34,48}, :205:27, :207:35, :208:25, :225:28, :228:30, :240:28, :241:23, :244:35, :246:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:32]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_36 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :59:34, :82:{35,45}, :94:17, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :94:17, :118:43, :123:49, :128:48, :142:11]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :173:42]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :36:30, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :189:11]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :193:{42,57}]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :156:45]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :48:26, :59:34, :94:17]
        rowActive <= ~_GEN_22 & (_GEN_36 ? rowActive : ~_GEN_7 & (_GEN_37 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :82:{35,45}, :118:43, :123:49, :128:48, :141:{23,41,81}, :142:11, :143:25, :149:49, :151:90, :152:35, :205:27, :207:35, :208:25, :210:25]
      if (_GEN_39) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :84:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_38 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :34:30, :40:26, :41:30, :49:26, :59:34, :79:{35,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:{30,49}, :151:{47,90}, :155:35]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:74, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :80:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :163:{18,31,49}, :164:{52,96}, :165:{51,93}, :169:11]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:170:60, :190:50]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:74, :52:16, :59:34, :81:{26,36,45}, :94:17, :118:43, :123:49, :128:48, :142:11, :149:49, :169:11, :186:{19,32,50}, :187:{52,96}, :188:52, :189:11]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:52:16]
  BankPerformanceStatistics_15 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:59:{45,63}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:24, :94:17, :205:27]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:63:24, :94:17]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:268:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :59:{45,63}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:24, :94:17, :205:27]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :63:24, :94:17]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module Rank_1(	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  reg  [31:0] lastColBank;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:33:22, :59:11]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:70:13]
      if ((`PRINTF_COND_) & _GEN & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h0,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_0_io_phyResp_bits_request_id, _banks_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_0 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 1'h1,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_1_io_phyResp_bits_request_id, _banks_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_1 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h2,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_2_io_phyResp_bits_request_id, _banks_2_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 2'h3,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_3_io_phyResp_bits_request_id, _banks_3_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_3 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h4,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_4_io_phyResp_bits_request_id, _banks_4_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_4 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h5,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_5_io_phyResp_bits_request_id, _banks_5_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_5 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h6,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_6_io_phyResp_bits_request_id, _banks_6_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
      if ((`PRINTF_COND_) & _GEN_6 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:70:13, :71:13]
        $fwrite(`PRINTF_FD_, "[Rank] Response enqueued from bank %d at cycle %d\n", 3'h7,
                lastColCycle);	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :70:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x\n",
                _banks_7_io_phyResp_bits_request_id, _banks_7_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Rank.scala:33:22, :71:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      lastColBank <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    end
    else begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      if (_GEN_6)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h7;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_5)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h6;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_4)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h5;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_3)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h4;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h3;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_1)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h2;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h1;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        lastColBank <= 32'h0;	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Rank.scala:67:25, :69:20]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/Rank.scala:20:34, :69:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    initial begin	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        end	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
        lastColBank = _RANDOM[1'h0];	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :19:34]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/Rank.scala:10:7, :20:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/Rank.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
  DRAMBank_8 banks_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_9 banks_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_10 banks_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_11 banks_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_12 banks_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_13 banks_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_14 banks_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  DRAMBank_15 banks_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:23:24]
    .io_memCmd_bits_lastColBankGroup (lastColBank),	// @[src/main/scala/memctrl/memories/Rank.scala:19:34]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/Rank.scala:20:34]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:59:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:76:19]
endmodule

module Queue256_PhysicalMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter_2(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:92:26, :94:{24,33}]
  wire io_out_valid_0 = io_chosen_choice ? io_in_1_valid : io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}]
  reg  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire ctrl_validMask_1 = io_in_1_valid & ~ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  assign io_chosen_choice = ctrl_validMask_1 | ~io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & io_out_valid_0)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:26, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~ctrl_validMask_1 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :74:21, :83:76, :118:7]
  assign io_in_1_ready =
    (~ctrl_validMask_grantMask_lastGrant | ~(ctrl_validMask_1 | io_in_0_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :83:76, :87:50, :118:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = io_chosen_choice ? io_in_1_bits_addr : io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_data = io_chosen_choice ? io_in_1_bits_data : io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_request_id =
    io_chosen_choice ? io_in_1_bits_request_id : io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
endmodule

module Channel(	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:125:14]
);

  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _ranks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
      if ((`PRINTF_COND_) & _respQueues_0_io_enq_ready & _ranks_0_io_phyResp_valid
          & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Channel.scala:22:23, :33:11, :43:13, :44:13]
        $fwrite(`PRINTF_FD_, "[Channel] Response enqueued from Rank %d\n", 1'h0);	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
        $fwrite(`PRINTF_FD_, " [Channel]  -> request_id = %d, data = 0x%x\n",
                _ranks_0_io_phyResp_bits_request_id, _ranks_0_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Channel.scala:22:23, :44:13]
      end
      if ((`PRINTF_COND_) & _respQueues_1_io_enq_ready & _ranks_1_io_phyResp_valid
          & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/Channel.scala:22:23, :33:11, :43:13, :44:13]
        $fwrite(`PRINTF_FD_, "[Channel] Response enqueued from Rank %d\n", 1'h1);	// @[src/main/scala/memctrl/memories/Channel.scala:43:13]
        $fwrite(`PRINTF_FD_, " [Channel]  -> request_id = %d, data = 0x%x\n",
                _ranks_1_io_phyResp_bits_request_id, _ranks_1_io_phyResp_bits_data);	// @[src/main/scala/memctrl/memories/Channel.scala:22:23, :44:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  MultiRankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_ranks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_ranks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  Rank ranks_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_0_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Rank_1 ranks_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Queue256_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_ranks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  Queue256_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_ranks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  RRArbiter_2 respArb (	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
    .clock                   (clock),
    .io_in_0_ready           (_respArb_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_ready           (_respArb_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:53:23]
endmodule

module Queue1_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [97:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <=
        {io_enq_bits_rd_en,
         io_enq_bits_wr_en,
         io_enq_bits_addr,
         io_enq_bits_wdata,
         io_enq_bits_request_id};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[2'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2], _RANDOM[2'h3][2:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_rd_en = ram[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = ram[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = ram[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = ram[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
endmodule

module Queue1_ControllerResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [129:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg          full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <=
        {io_enq_bits_rd_en,
         io_enq_bits_wr_en,
         io_enq_bits_addr,
         io_enq_bits_wdata,
         io_enq_bits_data,
         io_enq_bits_request_id};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[3'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
        ram =
          {_RANDOM[3'h0][31:1],
           _RANDOM[3'h1],
           _RANDOM[3'h2],
           _RANDOM[3'h3],
           _RANDOM[3'h4][2:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_rd_en = ram[129];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = ram[128];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = ram[127:96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = ram[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = ram[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
endmodule

module Queue1_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [99:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <=
        {io_enq_bits_addr,
         io_enq_bits_data,
         io_enq_bits_cs,
         io_enq_bits_ras,
         io_enq_bits_cas,
         io_enq_bits_we,
         io_enq_bits_request_id};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        full = _RANDOM[2'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2], _RANDOM[2'h3][4:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_addr = ram[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = ram[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = ram[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = ram[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = ram[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = ram[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = ram[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module BankSchedulerPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 1'h0, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h0 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_1(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 1'h1, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_1 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_2(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 2'h2, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h2 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_2 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_3(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 2'h3, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h3 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_3 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_4(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 3'h4, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h4 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_4 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_5(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 3'h5, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h5 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_5 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_6(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 3'h6, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h6 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_6 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_7(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h0, 3'h7, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h7 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_7 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_8(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 1'h0, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h8 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_8 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_9(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 1'h1, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h9 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_9 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_10(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 2'h2, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hA : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_10 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_11(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 2'h3, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hB : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_11 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_12(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 3'h4, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hC : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_12 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_13(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 3'h5, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hD : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_13 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_14(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 3'h6, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hE : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_14 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_15(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h0, 1'h1, 3'h7, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hF : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:{27,63}, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_15 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_16(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_16(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 1'h0, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h10 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_16 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_17(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_17(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 1'h1, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h11 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_17 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_18(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_18(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 2'h2, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h12 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_18 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_19(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_19(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 2'h3, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h13 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_19 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_20(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_20(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 3'h4, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h14 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_20 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_21(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_21(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 3'h5, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h15 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_21 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_22(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_22(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 3'h6, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h16 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_22 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_23(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_23(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h0, 3'h7, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 0, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h17 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:{32,73}, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_23 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_24(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_24(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 1'h0, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 0\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h18 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_24 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_25(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_25(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 1'h1, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 1\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h19 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_25 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_26(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_26(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 2'h2, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 2\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1A : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_26 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_27(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_27(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 2'h3, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 3\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1B : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_27 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_28(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_28(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 3'h4, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 4\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1C : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_28 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_29(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_29(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 3'h5, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 5\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1D : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_29 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_30(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_30(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 3'h6, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 6\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1E : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_30 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module BankSchedulerPerformanceStatistics_31(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:150:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29, :163:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7, :162:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:149:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:166:32]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:173:32]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:180:32]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:187:32]
endmodule

module MemoryControllerFSM_31(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:57:132]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :83:{14,25}, :84:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :103:21, :111:{40,60,66,69,78,81}, :130:17, :145:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :123:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_1 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
  wire        _GEN_2 = io_phyResp_ready_0 & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  wire        _GEN_3 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
  wire        _GEN_4 = _GEN_3 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17]
  wire        _GEN_5 = _GEN_2 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :233:{39,63}]
  wire        _GEN_6 =
    _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :111:40, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  assign cmdReg_cs = ~(|state) | ~_GEN_0 & (_GEN | ~_GEN_6) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :82:26, :83:{14,25}, :84:42, :103:21, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_7 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :225:22, :246:22]
  wire        _GEN_8 = ~(|state) | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :104:21, :130:17, :145:22]
  wire        cmdReg_ras = ~_GEN_8 & (_GEN_3 | ~_waitingForResp_T & _GEN_7) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22]
  wire        cmdReg_cas = ~_GEN_8 & (_GEN_4 | ~_GEN_7 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :60:132, :104:21, :105:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22]
  wire        _GEN_9 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :246:22, :265:22]
  wire        cmdReg_we =
    ~_GEN_8
    & (_GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_9 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :104:21, :106:21, :111:{40,69}, :130:17, :145:22, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22]
  wire        _GEN_10 =
    ~(|state) | _GEN_0 | _GEN | _GEN_3 | _waitingForResp_T | _waitingForResp_T_1 | _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :82:26, :83:{14,25}, :84:42, :101:21, :111:40, :130:17, :246:22, :265:22]
  wire        _GEN_11 = _GEN_10 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :101:21, :111:{40,69}, :130:17, :282:22, :287:27]
  wire [31:0] cmdReg_addr = _GEN_11 ? reqAddrReg : 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :101:21, :130:17]
  wire [31:0] cmdReg_request_id = _GEN_11 ? reqIDReg : 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :101:21, :107:21, :130:17]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
    wire _GEN_12 = (|state) & state != 4'h7 & state != 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17]
    wire _GEN_13 = _GEN_12 & state != 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :130:17]
    wire _GEN_14 = _GEN_13 & _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17]
    wire _GEN_15 = _GEN_13 & state != 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_16 = _GEN_15 & state != 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    wire _GEN_17 = _GEN_16 & state != 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:154:15]
      if ((`PRINTF_COND_) & (|state) & _GEN_0 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :130:17, :151:40, :154:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_ENTER -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :154:15]
      if ((`PRINTF_COND_) & _GEN_12 & _GEN_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :173:40, :176:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: SREF_EXIT -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :176:15]
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_1 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :186:28, :188:15]
        $fwrite(`PRINTF_FD_, "Issued activate.\n");	// @[src/main/scala/memctrl/controller/BankScheduler.scala:188:15]
      if ((`PRINTF_COND_) & _GEN_14 & sentCmd & ~_GEN_2 & ~reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :130:17, :154:15, :190:{20,23,41}, :191:15, :199:15]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rdy=%d valid=%d  waiting for ACTIVATE response; addr=%d reqId=%d \n",
                cycleCounter, io_phyResp_ready_0, io_phyResp_valid, reqAddrReg, reqIDReg);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :45:32, :47:32, :83:14, :191:15, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
        $fwrite(`PRINTF_FD_,
                "[Cycle %d]; rankIdx=%d bgI=%d bankIdx=%d respIdx=%d respBGI=%d respBI=%d addr=%d reqId=%d \n",
                cycleCounter, 1'h1, 1'h1, 3'h7, _respDec_io_rankIndex,
                _respDec_io_bankGroupIndex, _respDec_io_bankIndex, io_phyResp_bits_addr,
                io_phyResp_bits_request_id);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :28:29, :199:15]
      end
      if ((`PRINTF_COND_) & _GEN_14 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:130:17, :154:15, :212:40, :218:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: ACTIVATE -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :218:15]
      if ((`PRINTF_COND_) & _GEN_15 & _waitingForResp_T_1 & _GEN_5 & ~reset)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :233:{39,82}, :238:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: READ -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :238:15]
      if ((`PRINTF_COND_) & _GEN_16 & _waitingForResp_T_2 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :253:40, :257:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: WRITE -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :257:15]
      if ((`PRINTF_COND_) & _GEN_17 & _waitingForResp_T_3 & _GEN_2 & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:40, :130:17, :154:15, :271:40, :275:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: PRECHARGE -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :275:15]
      if ((`PRINTF_COND_) & _GEN_17 & state != 4'h4 & _waitingForResp_T_4 & _GEN_2
          & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :111:40, :130:17, :154:15, :293:40, :297:15]
        $fwrite(`PRINTF_FD_, "[Cycle %d] CMD FIRE: REFRESH -> BankGroup 1, Bank 7\n",
                cycleCounter);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :297:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_phyResp_ready_0 =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1F : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :56:132, :60:132, :83:{14,25}, :84:42, :111:40, :328:35, :329:25, :330:{20,61,67}, :333:38, :334:{33,40,47,62,71,111}, :335:63, :336:73, :337:27]
  wire        _GEN_18 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132, :60:132, :61:{18,29,39}]
  wire        _GEN_19 = ~(|state) & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :84:22]
  wire        _GEN_20 = _GEN | ~_GEN_19;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:{22,42}]
  wire        _GEN_21 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37, :126:{59,68}]
  wire        _GEN_22 = idleCounter > 32'h3E7 & _GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :126:68, :132:{24,48}]
  wire        _GEN_23 = (|state) | _GEN_22 | ~_GEN_21;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26, :83:25, :126:68, :130:17, :132:{48,89}, :134:56]
  wire        _GEN_24 = _GEN_1 | _GEN_18;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:132, :61:{18,29,39}, :148:28, :149:17]
  wire        _GEN_25 = ~_GEN_2 & _GEN_24;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:61:29, :148:28, :149:17, :151:40, :153:17]
  wire        _GEN_26 = ~(|state) | _GEN_0 | _GEN | _GEN_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :56:132, :82:26, :83:{14,25}, :84:42, :130:17]
  wire        _GEN_27 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :123:32, :130:17, :305:26, :306:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:60:132]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_10 | ~(_waitingForResp_T_4 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :101:21, :111:40, :130:17, :293:40, :294:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:37, :130:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:37]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :83:{14,25}, :84:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :83:{14,25}, :84:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :83:{14,25}, :84:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqAddrReg <= 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :83:{14,25}, :84:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :83:{14,25}, :84:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_23) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        if (_GEN_20) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :83:{14,25}, :84:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :83:{14,25}, :84:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:83:25, :130:17, :132:89, :134:56]
        reqIDReg <= 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (~(|state) | _GEN_0 | _GEN | _GEN_6 | ~_GEN_27)
        & (~_GEN & _GEN_19 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :56:132, :82:26, :83:{14,25}, :84:{22,42}, :103:21, :130:17, :167:22, :183:22, :225:22, :246:22, :265:22, :282:22, :305:26, :306:23]
      if (_GEN_26 | ~(_waitingForResp_T_1 & _GEN_1)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :111:40, :130:17, :228:28, :230:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :130:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_26 | ~(_waitingForResp_T_1 ? _GEN_5 : _waitingForResp_T_2 & _GEN_2)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :111:40, :130:17, :233:{39,82}, :234:25, :253:40, :256:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :130:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (|state) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :83:{14,25}, :84:42]
          if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
            state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_GEN_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:130:17]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :217:37]
        end
        else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_5)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:233:39]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:111:40]
          if (_GEN_2)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
            state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
        end
        else if (_waitingForResp_T_4 ? _GEN_2 : _GEN_27)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :83:25, :111:40, :130:17, :173:40, :174:17, :293:40, :305:26, :306:23, :307:23]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      end
      else if (_GEN_22)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:132:48]
        state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (_GEN_21)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:126:68]
        state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
        state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :83:{14,25}, :84:42]
        if (_GEN_19)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:84:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132]
        else if (~(|state))	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:132, :94:34]
      end
      sentCmd <=
        (|state)
          ? (_GEN_0
               ? _GEN_25
               : _GEN
                   ? _GEN_18
                   : _GEN_3 | _waitingForResp_T
                       ? _GEN_25
                       : _waitingForResp_T_1
                           ? ~_GEN_5 & _GEN_24
                           : _waitingForResp_T_2 | _waitingForResp_T_3
                             | _waitingForResp_T_4
                               ? _GEN_25
                               : _GEN_18)
          : _GEN_18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :56:132, :60:132, :61:{18,29,39}, :82:26, :83:{14,25}, :84:42, :111:40, :130:17, :148:28, :149:17, :151:40, :153:17, :173:40, :228:28, :233:{39,82}, :236:25, :253:40, :271:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :57:132]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:37]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:132]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :57:132]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :59:132, :60:132]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_31 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (~(|state) & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:56:132, :82:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:123:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:111:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:101:21, :130:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :130:17, :145:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :130:17, :145:22, :167:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :130:17, :145:22, :167:22, :183:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:107:21, :130:17]
    .io_mem_response_fire            (io_phyResp_ready_0 & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:315:22]
  assign io_req_ready = ~(|state);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :82:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :123:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :111:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :101:21, :130:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :130:17, :145:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :130:17, :145:22, :167:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :130:17, :145:22, :167:22, :183:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :130:17, :145:22, :167:22, :183:22, :225:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :107:21, :130:17]
  assign io_phyResp_ready = io_phyResp_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :83:14, :328:35, :329:25, :330:{20,67}, :333:38, :334:111, :335:63, :336:73]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :56:132, :62:15]
endmodule

module MultiDeqQueue(	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:8:7]
                reset,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:8:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_enq_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_enq_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_enq_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_enq_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_0_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_0_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_0_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_1_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_1_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_1_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_1_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_2_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_2_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_2_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_2_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_2_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_2_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_2_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_3_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_3_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_3_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_3_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_3_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_3_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_3_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_4_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_4_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_4_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_4_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_4_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_4_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_4_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_5_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_5_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_5_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_5_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_5_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_5_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_5_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_6_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_6_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_6_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_6_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_6_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_6_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_6_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_7_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_7_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_7_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_7_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_7_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_7_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_7_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_8_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_8_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_8_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_8_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_8_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_8_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_8_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_9_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_9_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_9_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_9_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_9_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_9_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_9_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_10_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_10_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_10_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_10_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_10_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_10_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_10_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_11_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_11_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_11_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_11_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_11_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_11_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_11_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_12_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_12_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_12_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_12_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_12_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_12_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_12_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_13_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_13_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_13_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_13_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_13_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_13_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_13_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_14_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_14_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_14_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_14_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_14_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_14_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_14_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_15_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_15_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_15_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_15_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_15_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_15_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_15_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_16_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_16_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_16_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_16_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_16_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_16_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_16_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_17_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_17_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_17_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_17_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_17_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_17_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_17_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_18_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_18_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_18_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_18_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_18_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_18_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_18_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_19_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_19_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_19_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_19_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_19_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_19_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_19_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_20_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_20_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_20_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_20_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_20_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_20_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_20_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_21_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_21_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_21_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_21_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_21_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_21_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_21_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_22_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_22_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_22_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_22_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_22_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_22_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_22_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_23_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_23_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_23_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_23_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_23_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_23_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_23_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_24_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_24_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_24_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_24_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_24_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_24_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_24_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_25_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_25_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_25_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_25_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_25_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_25_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_25_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_26_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_26_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_26_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_26_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_26_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_26_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_26_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_27_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_27_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_27_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_27_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_27_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_27_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_27_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_28_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_28_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_28_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_28_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_28_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_28_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_28_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_29_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_29_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_29_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_29_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_29_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_29_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_29_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_30_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_30_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_30_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_30_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_30_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_30_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_30_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  input         io_deq_31_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_deq_31_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_31_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_31_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output [31:0] io_deq_31_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_31_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_deq_31_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
  output        io_counts_0,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_1,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_2,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_3,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_4,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_5,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_6,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_7,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_8,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_9,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_10,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_11,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_12,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_13,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_14,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_15,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_16,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_17,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_18,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_19,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_20,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_21,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_22,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_23,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_24,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_25,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_26,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_27,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_28,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_29,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_30,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
                io_counts_31	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:14:14]
);

  wire       _queues_31_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_30_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_29_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_28_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_27_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_26_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_25_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_24_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_23_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_22_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_21_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_20_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_19_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_18_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_17_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_16_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_15_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_14_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_13_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_12_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_11_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_10_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_9_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_8_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_6_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_5_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_4_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_3_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_2_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire       _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  wire [2:0] _addrDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:21:23]
  wire       _addrDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:21:23]
  wire       _addrDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:21:23]
  wire [5:0] _flatIdx_T_4 =
    {1'h0, _addrDec_io_rankIndex, 4'h0} + {2'h0, _addrDec_io_bankGroupIndex, 3'h0}
    + {3'h0, _addrDec_io_bankIndex};	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:21:23, :25:55, :26:56]
  wire       _io_enq_ready_T = _flatIdx_T_4 == 6'h0;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_2 = _flatIdx_T_4 == 6'h1;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_4 = _flatIdx_T_4 == 6'h2;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_6 = _flatIdx_T_4 == 6'h3;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_8 = _flatIdx_T_4 == 6'h4;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_10 = _flatIdx_T_4 == 6'h5;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_12 = _flatIdx_T_4 == 6'h6;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_14 = _flatIdx_T_4 == 6'h7;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_16 = _flatIdx_T_4 == 6'h8;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_18 = _flatIdx_T_4 == 6'h9;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_20 = _flatIdx_T_4 == 6'hA;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_22 = _flatIdx_T_4 == 6'hB;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_24 = _flatIdx_T_4 == 6'hC;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_26 = _flatIdx_T_4 == 6'hD;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_28 = _flatIdx_T_4 == 6'hE;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_30 = _flatIdx_T_4 == 6'hF;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_32 = _flatIdx_T_4 == 6'h10;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_34 = _flatIdx_T_4 == 6'h11;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_36 = _flatIdx_T_4 == 6'h12;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_38 = _flatIdx_T_4 == 6'h13;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_40 = _flatIdx_T_4 == 6'h14;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_42 = _flatIdx_T_4 == 6'h15;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_44 = _flatIdx_T_4 == 6'h16;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_46 = _flatIdx_T_4 == 6'h17;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_48 = _flatIdx_T_4 == 6'h18;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_50 = _flatIdx_T_4 == 6'h19;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_52 = _flatIdx_T_4 == 6'h1A;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_54 = _flatIdx_T_4 == 6'h1B;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_56 = _flatIdx_T_4 == 6'h1C;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_58 = _flatIdx_T_4 == 6'h1D;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_60 = _flatIdx_T_4 == 6'h1E;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  wire       _io_enq_ready_T_62 = _flatIdx_T_4 == 6'h1F;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:25:55, :26:56, :51:18]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:21:23]
    .io_addr           (io_enq_bits_addr),
    .io_bankIndex      (_addrDec_io_bankIndex),
    .io_bankGroupIndex (_addrDec_io_bankGroupIndex),
    .io_rankIndex      (_addrDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:21:23]
  Queue1_ControllerRequest queues_0 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_rd_en      (io_deq_0_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_0_bits_wr_en),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_wdata      (io_deq_0_bits_wdata),
    .io_deq_bits_request_id (io_deq_0_bits_request_id),
    .io_count               (io_counts_0)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_1 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_2 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_rd_en      (io_deq_1_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_1_bits_wr_en),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_wdata      (io_deq_1_bits_wdata),
    .io_deq_bits_request_id (io_deq_1_bits_request_id),
    .io_count               (io_counts_1)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_2 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_2_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_4 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_2_ready),
    .io_deq_valid           (io_deq_2_valid),
    .io_deq_bits_rd_en      (io_deq_2_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_2_bits_wr_en),
    .io_deq_bits_addr       (io_deq_2_bits_addr),
    .io_deq_bits_wdata      (io_deq_2_bits_wdata),
    .io_deq_bits_request_id (io_deq_2_bits_request_id),
    .io_count               (io_counts_2)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_3 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_3_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_6 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_3_ready),
    .io_deq_valid           (io_deq_3_valid),
    .io_deq_bits_rd_en      (io_deq_3_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_3_bits_wr_en),
    .io_deq_bits_addr       (io_deq_3_bits_addr),
    .io_deq_bits_wdata      (io_deq_3_bits_wdata),
    .io_deq_bits_request_id (io_deq_3_bits_request_id),
    .io_count               (io_counts_3)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_4 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_4_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_8 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_4_ready),
    .io_deq_valid           (io_deq_4_valid),
    .io_deq_bits_rd_en      (io_deq_4_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_4_bits_wr_en),
    .io_deq_bits_addr       (io_deq_4_bits_addr),
    .io_deq_bits_wdata      (io_deq_4_bits_wdata),
    .io_deq_bits_request_id (io_deq_4_bits_request_id),
    .io_count               (io_counts_4)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_5 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_5_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_10 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_5_ready),
    .io_deq_valid           (io_deq_5_valid),
    .io_deq_bits_rd_en      (io_deq_5_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_5_bits_wr_en),
    .io_deq_bits_addr       (io_deq_5_bits_addr),
    .io_deq_bits_wdata      (io_deq_5_bits_wdata),
    .io_deq_bits_request_id (io_deq_5_bits_request_id),
    .io_count               (io_counts_5)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_6 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_6_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_12 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_6_ready),
    .io_deq_valid           (io_deq_6_valid),
    .io_deq_bits_rd_en      (io_deq_6_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_6_bits_wr_en),
    .io_deq_bits_addr       (io_deq_6_bits_addr),
    .io_deq_bits_wdata      (io_deq_6_bits_wdata),
    .io_deq_bits_request_id (io_deq_6_bits_request_id),
    .io_count               (io_counts_6)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_7 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_7_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_14 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_7_ready),
    .io_deq_valid           (io_deq_7_valid),
    .io_deq_bits_rd_en      (io_deq_7_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_7_bits_wr_en),
    .io_deq_bits_addr       (io_deq_7_bits_addr),
    .io_deq_bits_wdata      (io_deq_7_bits_wdata),
    .io_deq_bits_request_id (io_deq_7_bits_request_id),
    .io_count               (io_counts_7)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_8 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_8_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_16 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_8_ready),
    .io_deq_valid           (io_deq_8_valid),
    .io_deq_bits_rd_en      (io_deq_8_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_8_bits_wr_en),
    .io_deq_bits_addr       (io_deq_8_bits_addr),
    .io_deq_bits_wdata      (io_deq_8_bits_wdata),
    .io_deq_bits_request_id (io_deq_8_bits_request_id),
    .io_count               (io_counts_8)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_9 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_9_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_18 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_9_ready),
    .io_deq_valid           (io_deq_9_valid),
    .io_deq_bits_rd_en      (io_deq_9_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_9_bits_wr_en),
    .io_deq_bits_addr       (io_deq_9_bits_addr),
    .io_deq_bits_wdata      (io_deq_9_bits_wdata),
    .io_deq_bits_request_id (io_deq_9_bits_request_id),
    .io_count               (io_counts_9)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_10 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_10_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_20 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_10_ready),
    .io_deq_valid           (io_deq_10_valid),
    .io_deq_bits_rd_en      (io_deq_10_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_10_bits_wr_en),
    .io_deq_bits_addr       (io_deq_10_bits_addr),
    .io_deq_bits_wdata      (io_deq_10_bits_wdata),
    .io_deq_bits_request_id (io_deq_10_bits_request_id),
    .io_count               (io_counts_10)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_11 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_11_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_22 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_11_ready),
    .io_deq_valid           (io_deq_11_valid),
    .io_deq_bits_rd_en      (io_deq_11_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_11_bits_wr_en),
    .io_deq_bits_addr       (io_deq_11_bits_addr),
    .io_deq_bits_wdata      (io_deq_11_bits_wdata),
    .io_deq_bits_request_id (io_deq_11_bits_request_id),
    .io_count               (io_counts_11)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_12 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_12_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_24 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_12_ready),
    .io_deq_valid           (io_deq_12_valid),
    .io_deq_bits_rd_en      (io_deq_12_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_12_bits_wr_en),
    .io_deq_bits_addr       (io_deq_12_bits_addr),
    .io_deq_bits_wdata      (io_deq_12_bits_wdata),
    .io_deq_bits_request_id (io_deq_12_bits_request_id),
    .io_count               (io_counts_12)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_13 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_13_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_26 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_13_ready),
    .io_deq_valid           (io_deq_13_valid),
    .io_deq_bits_rd_en      (io_deq_13_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_13_bits_wr_en),
    .io_deq_bits_addr       (io_deq_13_bits_addr),
    .io_deq_bits_wdata      (io_deq_13_bits_wdata),
    .io_deq_bits_request_id (io_deq_13_bits_request_id),
    .io_count               (io_counts_13)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_14 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_14_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_28 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_14_ready),
    .io_deq_valid           (io_deq_14_valid),
    .io_deq_bits_rd_en      (io_deq_14_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_14_bits_wr_en),
    .io_deq_bits_addr       (io_deq_14_bits_addr),
    .io_deq_bits_wdata      (io_deq_14_bits_wdata),
    .io_deq_bits_request_id (io_deq_14_bits_request_id),
    .io_count               (io_counts_14)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_15 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_15_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_30 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_15_ready),
    .io_deq_valid           (io_deq_15_valid),
    .io_deq_bits_rd_en      (io_deq_15_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_15_bits_wr_en),
    .io_deq_bits_addr       (io_deq_15_bits_addr),
    .io_deq_bits_wdata      (io_deq_15_bits_wdata),
    .io_deq_bits_request_id (io_deq_15_bits_request_id),
    .io_count               (io_counts_15)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_16 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_16_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_32 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_16_ready),
    .io_deq_valid           (io_deq_16_valid),
    .io_deq_bits_rd_en      (io_deq_16_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_16_bits_wr_en),
    .io_deq_bits_addr       (io_deq_16_bits_addr),
    .io_deq_bits_wdata      (io_deq_16_bits_wdata),
    .io_deq_bits_request_id (io_deq_16_bits_request_id),
    .io_count               (io_counts_16)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_17 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_17_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_34 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_17_ready),
    .io_deq_valid           (io_deq_17_valid),
    .io_deq_bits_rd_en      (io_deq_17_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_17_bits_wr_en),
    .io_deq_bits_addr       (io_deq_17_bits_addr),
    .io_deq_bits_wdata      (io_deq_17_bits_wdata),
    .io_deq_bits_request_id (io_deq_17_bits_request_id),
    .io_count               (io_counts_17)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_18 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_18_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_36 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_18_ready),
    .io_deq_valid           (io_deq_18_valid),
    .io_deq_bits_rd_en      (io_deq_18_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_18_bits_wr_en),
    .io_deq_bits_addr       (io_deq_18_bits_addr),
    .io_deq_bits_wdata      (io_deq_18_bits_wdata),
    .io_deq_bits_request_id (io_deq_18_bits_request_id),
    .io_count               (io_counts_18)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_19 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_19_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_38 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_19_ready),
    .io_deq_valid           (io_deq_19_valid),
    .io_deq_bits_rd_en      (io_deq_19_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_19_bits_wr_en),
    .io_deq_bits_addr       (io_deq_19_bits_addr),
    .io_deq_bits_wdata      (io_deq_19_bits_wdata),
    .io_deq_bits_request_id (io_deq_19_bits_request_id),
    .io_count               (io_counts_19)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_20 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_20_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_40 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_20_ready),
    .io_deq_valid           (io_deq_20_valid),
    .io_deq_bits_rd_en      (io_deq_20_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_20_bits_wr_en),
    .io_deq_bits_addr       (io_deq_20_bits_addr),
    .io_deq_bits_wdata      (io_deq_20_bits_wdata),
    .io_deq_bits_request_id (io_deq_20_bits_request_id),
    .io_count               (io_counts_20)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_21 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_21_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_42 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_21_ready),
    .io_deq_valid           (io_deq_21_valid),
    .io_deq_bits_rd_en      (io_deq_21_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_21_bits_wr_en),
    .io_deq_bits_addr       (io_deq_21_bits_addr),
    .io_deq_bits_wdata      (io_deq_21_bits_wdata),
    .io_deq_bits_request_id (io_deq_21_bits_request_id),
    .io_count               (io_counts_21)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_22 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_22_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_44 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_22_ready),
    .io_deq_valid           (io_deq_22_valid),
    .io_deq_bits_rd_en      (io_deq_22_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_22_bits_wr_en),
    .io_deq_bits_addr       (io_deq_22_bits_addr),
    .io_deq_bits_wdata      (io_deq_22_bits_wdata),
    .io_deq_bits_request_id (io_deq_22_bits_request_id),
    .io_count               (io_counts_22)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_23 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_23_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_46 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_23_ready),
    .io_deq_valid           (io_deq_23_valid),
    .io_deq_bits_rd_en      (io_deq_23_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_23_bits_wr_en),
    .io_deq_bits_addr       (io_deq_23_bits_addr),
    .io_deq_bits_wdata      (io_deq_23_bits_wdata),
    .io_deq_bits_request_id (io_deq_23_bits_request_id),
    .io_count               (io_counts_23)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_24 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_24_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_48 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_24_ready),
    .io_deq_valid           (io_deq_24_valid),
    .io_deq_bits_rd_en      (io_deq_24_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_24_bits_wr_en),
    .io_deq_bits_addr       (io_deq_24_bits_addr),
    .io_deq_bits_wdata      (io_deq_24_bits_wdata),
    .io_deq_bits_request_id (io_deq_24_bits_request_id),
    .io_count               (io_counts_24)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_25 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_25_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_50 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_25_ready),
    .io_deq_valid           (io_deq_25_valid),
    .io_deq_bits_rd_en      (io_deq_25_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_25_bits_wr_en),
    .io_deq_bits_addr       (io_deq_25_bits_addr),
    .io_deq_bits_wdata      (io_deq_25_bits_wdata),
    .io_deq_bits_request_id (io_deq_25_bits_request_id),
    .io_count               (io_counts_25)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_26 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_26_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_52 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_26_ready),
    .io_deq_valid           (io_deq_26_valid),
    .io_deq_bits_rd_en      (io_deq_26_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_26_bits_wr_en),
    .io_deq_bits_addr       (io_deq_26_bits_addr),
    .io_deq_bits_wdata      (io_deq_26_bits_wdata),
    .io_deq_bits_request_id (io_deq_26_bits_request_id),
    .io_count               (io_counts_26)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_27 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_27_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_54 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_27_ready),
    .io_deq_valid           (io_deq_27_valid),
    .io_deq_bits_rd_en      (io_deq_27_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_27_bits_wr_en),
    .io_deq_bits_addr       (io_deq_27_bits_addr),
    .io_deq_bits_wdata      (io_deq_27_bits_wdata),
    .io_deq_bits_request_id (io_deq_27_bits_request_id),
    .io_count               (io_counts_27)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_28 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_28_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_56 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_28_ready),
    .io_deq_valid           (io_deq_28_valid),
    .io_deq_bits_rd_en      (io_deq_28_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_28_bits_wr_en),
    .io_deq_bits_addr       (io_deq_28_bits_addr),
    .io_deq_bits_wdata      (io_deq_28_bits_wdata),
    .io_deq_bits_request_id (io_deq_28_bits_request_id),
    .io_count               (io_counts_28)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_29 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_29_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_58 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_29_ready),
    .io_deq_valid           (io_deq_29_valid),
    .io_deq_bits_rd_en      (io_deq_29_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_29_bits_wr_en),
    .io_deq_bits_addr       (io_deq_29_bits_addr),
    .io_deq_bits_wdata      (io_deq_29_bits_wdata),
    .io_deq_bits_request_id (io_deq_29_bits_request_id),
    .io_count               (io_counts_29)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_30 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_30_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_60 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_30_ready),
    .io_deq_valid           (io_deq_30_valid),
    .io_deq_bits_rd_en      (io_deq_30_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_30_bits_wr_en),
    .io_deq_bits_addr       (io_deq_30_bits_addr),
    .io_deq_bits_wdata      (io_deq_30_bits_wdata),
    .io_deq_bits_request_id (io_deq_30_bits_request_id),
    .io_count               (io_counts_30)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  Queue1_ControllerRequest queues_31 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_31_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_62 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:46:20, :51:{18,27}, :52:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_31_ready),
    .io_deq_valid           (io_deq_31_valid),
    .io_deq_bits_rd_en      (io_deq_31_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_31_bits_wr_en),
    .io_deq_bits_addr       (io_deq_31_bits_addr),
    .io_deq_bits_wdata      (io_deq_31_bits_wdata),
    .io_deq_bits_request_id (io_deq_31_bits_request_id),
    .io_count               (io_counts_31)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:31:11]
  assign io_enq_ready =
    _io_enq_ready_T & _queues_0_io_enq_ready | _io_enq_ready_T_2 & _queues_1_io_enq_ready
    | _io_enq_ready_T_4 & _queues_2_io_enq_ready | _io_enq_ready_T_6
    & _queues_3_io_enq_ready | _io_enq_ready_T_8 & _queues_4_io_enq_ready
    | _io_enq_ready_T_10 & _queues_5_io_enq_ready | _io_enq_ready_T_12
    & _queues_6_io_enq_ready | _io_enq_ready_T_14 & _queues_7_io_enq_ready
    | _io_enq_ready_T_16 & _queues_8_io_enq_ready | _io_enq_ready_T_18
    & _queues_9_io_enq_ready | _io_enq_ready_T_20 & _queues_10_io_enq_ready
    | _io_enq_ready_T_22 & _queues_11_io_enq_ready | _io_enq_ready_T_24
    & _queues_12_io_enq_ready | _io_enq_ready_T_26 & _queues_13_io_enq_ready
    | _io_enq_ready_T_28 & _queues_14_io_enq_ready | _io_enq_ready_T_30
    & _queues_15_io_enq_ready | _io_enq_ready_T_32 & _queues_16_io_enq_ready
    | _io_enq_ready_T_34 & _queues_17_io_enq_ready | _io_enq_ready_T_36
    & _queues_18_io_enq_ready | _io_enq_ready_T_38 & _queues_19_io_enq_ready
    | _io_enq_ready_T_40 & _queues_20_io_enq_ready | _io_enq_ready_T_42
    & _queues_21_io_enq_ready | _io_enq_ready_T_44 & _queues_22_io_enq_ready
    | _io_enq_ready_T_46 & _queues_23_io_enq_ready | _io_enq_ready_T_48
    & _queues_24_io_enq_ready | _io_enq_ready_T_50 & _queues_25_io_enq_ready
    | _io_enq_ready_T_52 & _queues_26_io_enq_ready | _io_enq_ready_T_54
    & _queues_27_io_enq_ready | _io_enq_ready_T_56 & _queues_28_io_enq_ready
    | _io_enq_ready_T_58 & _queues_29_io_enq_ready | _io_enq_ready_T_60
    & _queues_30_io_enq_ready | _io_enq_ready_T_62 & _queues_31_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:8:7, :31:11, :51:18, :58:23, :59:14]
endmodule

module RRArbiter_3(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_16_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_17_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_18_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_19_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_20_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_21_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_22_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_23_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_24_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_25_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_26_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_27_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_28_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_29_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_30_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_31_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [4:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp = io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp = io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp = io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp = io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp = io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp = io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp = io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp = io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp = io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp = io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp = io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp = io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp = io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp = io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp = io_in_30_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_31_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_0 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_0 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_0 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_0 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_0 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_0 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_0 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_0 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_0 = io_in_16_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_0 = io_in_17_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_0 = io_in_18_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_0 = io_in_19_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_0 = io_in_20_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_0 = io_in_21_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_0 = io_in_22_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_0 = io_in_23_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_0 = io_in_24_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_0 = io_in_25_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_0 = io_in_26_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_0 = io_in_27_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_0 = io_in_28_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_0 = io_in_29_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_0 = io_in_30_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_31_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_1 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_1 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_1 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_1 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_1 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_1 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_1 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_1 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_1 = io_in_16_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_1 = io_in_17_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_1 = io_in_18_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_1 = io_in_19_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_1 = io_in_20_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_1 = io_in_21_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_1 = io_in_22_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_1 = io_in_23_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_1 = io_in_24_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_1 = io_in_25_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_1 = io_in_26_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_1 = io_in_27_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_1 = io_in_28_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_1 = io_in_29_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_1 = io_in_30_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_31_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_2 = io_in_0_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_2 = io_in_1_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_2 = io_in_2_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_2 = io_in_3_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_2 = io_in_4_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_2 = io_in_5_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_2 = io_in_6_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_2 = io_in_7_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_2 = io_in_8_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_2 = io_in_9_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_2 = io_in_10_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_2 = io_in_11_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_2 = io_in_12_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_2 = io_in_13_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_2 = io_in_14_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_2 = io_in_15_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_2 = io_in_16_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_2 = io_in_17_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_2 = io_in_18_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_2 = io_in_19_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_2 = io_in_20_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_2 = io_in_21_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_2 = io_in_22_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_2 = io_in_23_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_2 = io_in_24_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_2 = io_in_25_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_2 = io_in_26_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_2 = io_in_27_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_2 = io_in_28_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_2 = io_in_29_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_2 = io_in_30_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_31_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_3 = io_in_0_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_3 = io_in_1_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_3 = io_in_2_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_3 = io_in_3_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_3 = io_in_4_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_3 = io_in_5_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_3 = io_in_6_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_3 = io_in_7_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_3 = io_in_8_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_3 = io_in_9_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_3 = io_in_10_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_3 = io_in_11_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_3 = io_in_12_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_3 = io_in_13_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_3 = io_in_14_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_3 = io_in_15_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_3 = io_in_16_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_3 = io_in_17_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_3 = io_in_18_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_3 = io_in_19_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_3 = io_in_20_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_3 = io_in_21_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_3 = io_in_22_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_3 = io_in_23_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_3 = io_in_24_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_3 = io_in_25_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_3 = io_in_26_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_3 = io_in_27_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_3 = io_in_28_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_3 = io_in_29_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_3 = io_in_30_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_31_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_4 = io_in_0_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_4 = io_in_1_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_4 = io_in_2_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_4 = io_in_3_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_4 = io_in_4_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_4 = io_in_5_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_4 = io_in_6_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_4 = io_in_7_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_4 = io_in_8_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_4 = io_in_9_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_4 = io_in_10_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_4 = io_in_11_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_4 = io_in_12_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_4 = io_in_13_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_4 = io_in_14_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_4 = io_in_15_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_4 = io_in_16_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_4 = io_in_17_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_4 = io_in_18_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_4 = io_in_19_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_4 = io_in_20_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_4 = io_in_21_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_4 = io_in_22_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_4 = io_in_23_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_4 = io_in_24_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_4 = io_in_25_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_4 = io_in_26_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_4 = io_in_27_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_4 = io_in_28_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_4 = io_in_29_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_4 = io_in_30_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_31_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_5 = io_in_0_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_5 = io_in_1_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_5 = io_in_2_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_5 = io_in_3_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_5 = io_in_4_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_5 = io_in_5_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_5 = io_in_6_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_5 = io_in_7_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_5 = io_in_8_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_5 = io_in_9_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_5 = io_in_10_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_5 = io_in_11_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_5 = io_in_12_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_5 = io_in_13_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_5 = io_in_14_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_5 = io_in_15_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_5 = io_in_16_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_5 = io_in_17_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_5 = io_in_18_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_5 = io_in_19_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_5 = io_in_20_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_5 = io_in_21_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_5 = io_in_22_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_5 = io_in_23_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_5 = io_in_24_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_5 = io_in_25_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_5 = io_in_26_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_5 = io_in_27_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_5 = io_in_28_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_5 = io_in_29_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_5 = io_in_30_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_31_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_6 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_6 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_6 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_6 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_6 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_6 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_6 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_6 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_6 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_6 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_6 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_6 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_6 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_6 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_6 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_6 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_6 = io_in_16_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_6 = io_in_17_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_6 = io_in_18_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_6 = io_in_19_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_6 = io_in_20_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_6 = io_in_21_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_6 = io_in_22_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_6 = io_in_23_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_6 = io_in_24_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_6 = io_in_25_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_6 = io_in_26_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_6 = io_in_27_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_6 = io_in_28_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_6 = io_in_29_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_6 = io_in_30_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_6 = io_in_31_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [4:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 5'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 5'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 5'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 5'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 5'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 5'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 5'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_8 = ctrl_validMask_grantMask_lastGrant < 5'h8;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 5'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 5'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 5'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 = ctrl_validMask_grantMask_lastGrant < 5'hC;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 5'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 = ctrl_validMask_grantMask_lastGrant < 5'hE;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant < 5'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_17 = ctrl_validMask_grantMask_lastGrant < 5'h11;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_18 = ctrl_validMask_grantMask_lastGrant < 5'h12;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_19 = ctrl_validMask_grantMask_lastGrant < 5'h13;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_20 = ctrl_validMask_grantMask_lastGrant < 5'h14;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_21 = ctrl_validMask_grantMask_lastGrant < 5'h15;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_22 = ctrl_validMask_grantMask_lastGrant < 5'h16;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_23 = ctrl_validMask_grantMask_lastGrant < 5'h17;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_24 =
    ctrl_validMask_grantMask_lastGrant[4:3] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_25 = ctrl_validMask_grantMask_lastGrant < 5'h19;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_26 = ctrl_validMask_grantMask_lastGrant < 5'h1A;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_27 = ctrl_validMask_grantMask_lastGrant < 5'h1B;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_28 =
    ctrl_validMask_grantMask_lastGrant[4:2] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_29 = ctrl_validMask_grantMask_lastGrant < 5'h1D;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_30 =
    ctrl_validMask_grantMask_lastGrant[4:1] != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_31 = ctrl_validMask_grantMask_lastGrant != 5'h1F;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ctrl_validMask_grantMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_16 =
    io_in_16_valid & ~(ctrl_validMask_grantMask_lastGrant[4]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_17 = io_in_17_valid & ctrl_validMask_grantMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_18 = io_in_18_valid & ctrl_validMask_grantMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_19 = io_in_19_valid & ctrl_validMask_grantMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_20 = io_in_20_valid & ctrl_validMask_grantMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_21 = io_in_21_valid & ctrl_validMask_grantMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_22 = io_in_22_valid & ctrl_validMask_grantMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_23 = io_in_23_valid & ctrl_validMask_grantMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_24 = io_in_24_valid & ctrl_validMask_grantMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_25 = io_in_25_valid & ctrl_validMask_grantMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_26 = io_in_26_valid & ctrl_validMask_grantMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_27 = io_in_27_valid & ctrl_validMask_grantMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_28 = io_in_28_valid & ctrl_validMask_grantMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_29 = io_in_29_valid & ctrl_validMask_grantMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_30 = io_in_30_valid & ctrl_validMask_grantMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_31 = io_in_31_valid & ctrl_validMask_grantMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | ctrl_validMask_16;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_16 = _ctrl_T_15 | ctrl_validMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_17 = _ctrl_T_16 | ctrl_validMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_18 = _ctrl_T_17 | ctrl_validMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_19 = _ctrl_T_18 | ctrl_validMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_20 = _ctrl_T_19 | ctrl_validMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_21 = _ctrl_T_20 | ctrl_validMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_22 = _ctrl_T_21 | ctrl_validMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_23 = _ctrl_T_22 | ctrl_validMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_24 = _ctrl_T_23 | ctrl_validMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_25 = _ctrl_T_24 | ctrl_validMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_26 = _ctrl_T_25 | ctrl_validMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_27 = _ctrl_T_26 | ctrl_validMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_28 = _ctrl_T_27 | ctrl_validMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_29 = _ctrl_T_28 | ctrl_validMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_30 = _ctrl_T_29 | ctrl_validMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_31 = _ctrl_T_30 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_32 = _ctrl_T_31 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_33 = _ctrl_T_32 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_34 = _ctrl_T_33 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_35 = _ctrl_T_34 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_36 = _ctrl_T_35 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_37 = _ctrl_T_36 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_38 = _ctrl_T_37 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_39 = _ctrl_T_38 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_40 = _ctrl_T_39 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_41 = _ctrl_T_40 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_42 = _ctrl_T_41 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_43 = _ctrl_T_42 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_44 = _ctrl_T_43 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_45 = _ctrl_T_44 | io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_46 = _ctrl_T_45 | io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_47 = _ctrl_T_46 | io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_48 = _ctrl_T_47 | io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_49 = _ctrl_T_48 | io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_50 = _ctrl_T_49 | io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_51 = _ctrl_T_50 | io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_52 = _ctrl_T_51 | io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_53 = _ctrl_T_52 | io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_54 = _ctrl_T_53 | io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_55 = _ctrl_T_54 | io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_56 = _ctrl_T_55 | io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_57 = _ctrl_T_56 | io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_58 = _ctrl_T_57 | io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_59 = _ctrl_T_58 | io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_60 = _ctrl_T_59 | io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 5'h1
      : ctrl_validMask_2
          ? 5'h2
          : ctrl_validMask_3
              ? 5'h3
              : ctrl_validMask_4
                  ? 5'h4
                  : ctrl_validMask_5
                      ? 5'h5
                      : ctrl_validMask_6
                          ? 5'h6
                          : ctrl_validMask_7
                              ? 5'h7
                              : ctrl_validMask_8
                                  ? 5'h8
                                  : ctrl_validMask_9
                                      ? 5'h9
                                      : ctrl_validMask_10
                                          ? 5'hA
                                          : ctrl_validMask_11
                                              ? 5'hB
                                              : ctrl_validMask_12
                                                  ? 5'hC
                                                  : ctrl_validMask_13
                                                      ? 5'hD
                                                      : ctrl_validMask_14
                                                          ? 5'hE
                                                          : ctrl_validMask_15
                                                              ? 5'hF
                                                              : ctrl_validMask_16
                                                                  ? 5'h10
                                                                  : ctrl_validMask_17
                                                                      ? 5'h11
                                                                      : ctrl_validMask_18
                                                                          ? 5'h12
                                                                          : ctrl_validMask_19
                                                                              ? 5'h13
                                                                              : ctrl_validMask_20
                                                                                  ? 5'h14
                                                                                  : ctrl_validMask_21
                                                                                      ? 5'h15
                                                                                      : ctrl_validMask_22
                                                                                          ? 5'h16
                                                                                          : ctrl_validMask_23
                                                                                              ? 5'h17
                                                                                              : ctrl_validMask_24
                                                                                                  ? 5'h18
                                                                                                  : ctrl_validMask_25
                                                                                                      ? 5'h19
                                                                                                      : ctrl_validMask_26
                                                                                                          ? 5'h1A
                                                                                                          : ctrl_validMask_27
                                                                                                              ? 5'h1B
                                                                                                              : ctrl_validMask_28
                                                                                                                  ? 5'h1C
                                                                                                                  : ctrl_validMask_29
                                                                                                                      ? 5'h1D
                                                                                                                      : ctrl_validMask_30
                                                                                                                          ? 5'h1E
                                                                                                                          : ctrl_validMask_31
                                                                                                                              ? 5'h1F
                                                                                                                              : io_in_0_valid
                                                                                                                                  ? 5'h0
                                                                                                                                  : io_in_1_valid
                                                                                                                                      ? 5'h1
                                                                                                                                      : io_in_2_valid
                                                                                                                                          ? 5'h2
                                                                                                                                          : io_in_3_valid
                                                                                                                                              ? 5'h3
                                                                                                                                              : io_in_4_valid
                                                                                                                                                  ? 5'h4
                                                                                                                                                  : io_in_5_valid
                                                                                                                                                      ? 5'h5
                                                                                                                                                      : io_in_6_valid
                                                                                                                                                          ? 5'h6
                                                                                                                                                          : io_in_7_valid
                                                                                                                                                              ? 5'h7
                                                                                                                                                              : io_in_8_valid
                                                                                                                                                                  ? 5'h8
                                                                                                                                                                  : io_in_9_valid
                                                                                                                                                                      ? 5'h9
                                                                                                                                                                      : io_in_10_valid
                                                                                                                                                                          ? 5'hA
                                                                                                                                                                          : io_in_11_valid
                                                                                                                                                                              ? 5'hB
                                                                                                                                                                              : io_in_12_valid
                                                                                                                                                                                  ? 5'hC
                                                                                                                                                                                  : io_in_13_valid
                                                                                                                                                                                      ? 5'hD
                                                                                                                                                                                      : io_in_14_valid
                                                                                                                                                                                          ? 5'hE
                                                                                                                                                                                          : io_in_15_valid
                                                                                                                                                                                              ? 5'hF
                                                                                                                                                                                              : io_in_16_valid
                                                                                                                                                                                                  ? 5'h10
                                                                                                                                                                                                  : io_in_17_valid
                                                                                                                                                                                                      ? 5'h11
                                                                                                                                                                                                      : io_in_18_valid
                                                                                                                                                                                                          ? 5'h12
                                                                                                                                                                                                          : io_in_19_valid
                                                                                                                                                                                                              ? 5'h13
                                                                                                                                                                                                              : io_in_20_valid
                                                                                                                                                                                                                  ? 5'h14
                                                                                                                                                                                                                  : io_in_21_valid
                                                                                                                                                                                                                      ? 5'h15
                                                                                                                                                                                                                      : io_in_22_valid
                                                                                                                                                                                                                          ? 5'h16
                                                                                                                                                                                                                          : io_in_23_valid
                                                                                                                                                                                                                              ? 5'h17
                                                                                                                                                                                                                              : io_in_24_valid
                                                                                                                                                                                                                                  ? 5'h18
                                                                                                                                                                                                                                  : io_in_25_valid
                                                                                                                                                                                                                                      ? 5'h19
                                                                                                                                                                                                                                      : io_in_26_valid
                                                                                                                                                                                                                                          ? 5'h1A
                                                                                                                                                                                                                                          : io_in_27_valid
                                                                                                                                                                                                                                              ? 5'h1B
                                                                                                                                                                                                                                              : io_in_28_valid
                                                                                                                                                                                                                                                  ? 5'h1C
                                                                                                                                                                                                                                                  : io_in_29_valid
                                                                                                                                                                                                                                                      ? 5'h1D
                                                                                                                                                                                                                                                      : {4'hF,
                                                                                                                                                                                                                                                         ~io_in_30_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][4:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_30 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_31) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_32) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_33) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_34) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_35) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_36) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_37) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ctrl_validMask_grantMask_8 | ~_ctrl_T_38) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_39) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_40) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_41) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_42) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_43) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_44) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~_ctrl_T_45) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_16_ready =
    (~_ctrl_T_14 & ~(ctrl_validMask_grantMask_lastGrant[4]) | ~_ctrl_T_46) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_17_ready =
    (~_ctrl_T_15 & ctrl_validMask_grantMask_17 | ~_ctrl_T_47) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_18_ready =
    (~_ctrl_T_16 & ctrl_validMask_grantMask_18 | ~_ctrl_T_48) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_19_ready =
    (~_ctrl_T_17 & ctrl_validMask_grantMask_19 | ~_ctrl_T_49) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_20_ready =
    (~_ctrl_T_18 & ctrl_validMask_grantMask_20 | ~_ctrl_T_50) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_21_ready =
    (~_ctrl_T_19 & ctrl_validMask_grantMask_21 | ~_ctrl_T_51) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_22_ready =
    (~_ctrl_T_20 & ctrl_validMask_grantMask_22 | ~_ctrl_T_52) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_23_ready =
    (~_ctrl_T_21 & ctrl_validMask_grantMask_23 | ~_ctrl_T_53) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_24_ready =
    (~_ctrl_T_22 & ctrl_validMask_grantMask_24 | ~_ctrl_T_54) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_25_ready =
    (~_ctrl_T_23 & ctrl_validMask_grantMask_25 | ~_ctrl_T_55) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_26_ready =
    (~_ctrl_T_24 & ctrl_validMask_grantMask_26 | ~_ctrl_T_56) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_27_ready =
    (~_ctrl_T_25 & ctrl_validMask_grantMask_27 | ~_ctrl_T_57) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_28_ready =
    (~_ctrl_T_26 & ctrl_validMask_grantMask_28 | ~_ctrl_T_58) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_29_ready =
    (~_ctrl_T_27 & ctrl_validMask_grantMask_29 | ~_ctrl_T_59) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_30_ready =
    (~_ctrl_T_28 & ctrl_validMask_grantMask_30 | ~_ctrl_T_60) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_31_ready =
    (~_ctrl_T_29 & ctrl_validMask_grantMask_31 | ~(_ctrl_T_60 | io_in_30_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cs = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_ras = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cas = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_we = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module RRArbiter_4(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_16_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_17_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_18_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_19_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_20_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_21_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_22_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_23_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_24_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_25_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_26_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_27_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_28_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_29_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_30_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_31_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [4:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp = io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp = io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp = io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp = io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp = io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp = io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp = io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp = io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp = io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp = io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp = io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp = io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp = io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp = io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp = io_in_30_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_31_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_0 = io_in_0_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_0 = io_in_1_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_0 = io_in_2_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_0 = io_in_3_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_0 = io_in_4_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_0 = io_in_5_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_0 = io_in_6_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_0 = io_in_7_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_0 = io_in_8_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_0 = io_in_9_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_0 = io_in_10_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_0 = io_in_11_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_0 = io_in_12_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_0 = io_in_13_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_0 = io_in_14_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_0 = io_in_15_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_0 = io_in_16_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_0 = io_in_17_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_0 = io_in_18_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_0 = io_in_19_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_0 = io_in_20_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_0 = io_in_21_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_0 = io_in_22_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_0 = io_in_23_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_0 = io_in_24_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_0 = io_in_25_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_0 = io_in_26_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_0 = io_in_27_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_0 = io_in_28_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_0 = io_in_29_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_0 = io_in_30_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_31_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_1 = io_in_0_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_1 = io_in_1_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_1 = io_in_2_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_1 = io_in_3_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_1 = io_in_4_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_1 = io_in_5_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_1 = io_in_6_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_1 = io_in_7_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_1 = io_in_8_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_1 = io_in_9_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_1 = io_in_10_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_1 = io_in_11_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_1 = io_in_12_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_1 = io_in_13_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_1 = io_in_14_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_1 = io_in_15_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_1 = io_in_16_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_1 = io_in_17_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_1 = io_in_18_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_1 = io_in_19_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_1 = io_in_20_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_1 = io_in_21_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_1 = io_in_22_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_1 = io_in_23_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_1 = io_in_24_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_1 = io_in_25_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_1 = io_in_26_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_1 = io_in_27_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_1 = io_in_28_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_1 = io_in_29_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_1 = io_in_30_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_31_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_2 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_2 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_2 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_2 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_2 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_2 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_2 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_2 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_2 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_2 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_2 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_2 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_2 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_2 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_2 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_2 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_2 = io_in_16_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_2 = io_in_17_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_2 = io_in_18_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_2 = io_in_19_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_2 = io_in_20_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_2 = io_in_21_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_2 = io_in_22_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_2 = io_in_23_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_2 = io_in_24_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_2 = io_in_25_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_2 = io_in_26_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_2 = io_in_27_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_2 = io_in_28_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_2 = io_in_29_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_2 = io_in_30_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_31_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_3 = io_in_0_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_3 = io_in_1_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_3 = io_in_2_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_3 = io_in_3_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_3 = io_in_4_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_3 = io_in_5_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_3 = io_in_6_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_3 = io_in_7_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_3 = io_in_8_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_3 = io_in_9_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_3 = io_in_10_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_3 = io_in_11_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_3 = io_in_12_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_3 = io_in_13_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_3 = io_in_14_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_3 = io_in_15_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_3 = io_in_16_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_3 = io_in_17_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_3 = io_in_18_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_3 = io_in_19_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_3 = io_in_20_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_3 = io_in_21_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_3 = io_in_22_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_3 = io_in_23_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_3 = io_in_24_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_3 = io_in_25_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_3 = io_in_26_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_3 = io_in_27_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_3 = io_in_28_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_3 = io_in_29_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_3 = io_in_30_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_31_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_4 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_4 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_4 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_4 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_4 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_4 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_4 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_4 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_4 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_4 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_4 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_4 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_4 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_4 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_4 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_4 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_4 = io_in_16_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_4 = io_in_17_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_4 = io_in_18_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_4 = io_in_19_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_4 = io_in_20_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_4 = io_in_21_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_4 = io_in_22_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_4 = io_in_23_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_4 = io_in_24_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_4 = io_in_25_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_4 = io_in_26_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_4 = io_in_27_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_4 = io_in_28_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_4 = io_in_29_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_4 = io_in_30_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_31_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_5 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_5 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_5 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_5 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_5 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_5 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_5 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_5 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_5 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_5 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_5 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_5 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_5 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_5 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_5 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_5 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_5 = io_in_16_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_5 = io_in_17_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_5 = io_in_18_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_5 = io_in_19_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_5 = io_in_20_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_5 = io_in_21_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_5 = io_in_22_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_5 = io_in_23_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_5 = io_in_24_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_5 = io_in_25_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_5 = io_in_26_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_5 = io_in_27_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_5 = io_in_28_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_5 = io_in_29_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_5 = io_in_30_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_31_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [4:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 5'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 5'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 5'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 5'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 5'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 5'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 5'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_8 = ctrl_validMask_grantMask_lastGrant < 5'h8;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 5'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 5'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 5'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 = ctrl_validMask_grantMask_lastGrant < 5'hC;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 5'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 = ctrl_validMask_grantMask_lastGrant < 5'hE;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant < 5'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_17 = ctrl_validMask_grantMask_lastGrant < 5'h11;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_18 = ctrl_validMask_grantMask_lastGrant < 5'h12;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_19 = ctrl_validMask_grantMask_lastGrant < 5'h13;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_20 = ctrl_validMask_grantMask_lastGrant < 5'h14;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_21 = ctrl_validMask_grantMask_lastGrant < 5'h15;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_22 = ctrl_validMask_grantMask_lastGrant < 5'h16;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_23 = ctrl_validMask_grantMask_lastGrant < 5'h17;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_24 =
    ctrl_validMask_grantMask_lastGrant[4:3] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_25 = ctrl_validMask_grantMask_lastGrant < 5'h19;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_26 = ctrl_validMask_grantMask_lastGrant < 5'h1A;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_27 = ctrl_validMask_grantMask_lastGrant < 5'h1B;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_28 =
    ctrl_validMask_grantMask_lastGrant[4:2] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_29 = ctrl_validMask_grantMask_lastGrant < 5'h1D;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_30 =
    ctrl_validMask_grantMask_lastGrant[4:1] != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_31 = ctrl_validMask_grantMask_lastGrant != 5'h1F;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ctrl_validMask_grantMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_16 =
    io_in_16_valid & ~(ctrl_validMask_grantMask_lastGrant[4]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_17 = io_in_17_valid & ctrl_validMask_grantMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_18 = io_in_18_valid & ctrl_validMask_grantMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_19 = io_in_19_valid & ctrl_validMask_grantMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_20 = io_in_20_valid & ctrl_validMask_grantMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_21 = io_in_21_valid & ctrl_validMask_grantMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_22 = io_in_22_valid & ctrl_validMask_grantMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_23 = io_in_23_valid & ctrl_validMask_grantMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_24 = io_in_24_valid & ctrl_validMask_grantMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_25 = io_in_25_valid & ctrl_validMask_grantMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_26 = io_in_26_valid & ctrl_validMask_grantMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_27 = io_in_27_valid & ctrl_validMask_grantMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_28 = io_in_28_valid & ctrl_validMask_grantMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_29 = io_in_29_valid & ctrl_validMask_grantMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_30 = io_in_30_valid & ctrl_validMask_grantMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_31 = io_in_31_valid & ctrl_validMask_grantMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | ctrl_validMask_16;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_16 = _ctrl_T_15 | ctrl_validMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_17 = _ctrl_T_16 | ctrl_validMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_18 = _ctrl_T_17 | ctrl_validMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_19 = _ctrl_T_18 | ctrl_validMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_20 = _ctrl_T_19 | ctrl_validMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_21 = _ctrl_T_20 | ctrl_validMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_22 = _ctrl_T_21 | ctrl_validMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_23 = _ctrl_T_22 | ctrl_validMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_24 = _ctrl_T_23 | ctrl_validMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_25 = _ctrl_T_24 | ctrl_validMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_26 = _ctrl_T_25 | ctrl_validMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_27 = _ctrl_T_26 | ctrl_validMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_28 = _ctrl_T_27 | ctrl_validMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_29 = _ctrl_T_28 | ctrl_validMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_30 = _ctrl_T_29 | ctrl_validMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_31 = _ctrl_T_30 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_32 = _ctrl_T_31 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_33 = _ctrl_T_32 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_34 = _ctrl_T_33 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_35 = _ctrl_T_34 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_36 = _ctrl_T_35 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_37 = _ctrl_T_36 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_38 = _ctrl_T_37 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_39 = _ctrl_T_38 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_40 = _ctrl_T_39 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_41 = _ctrl_T_40 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_42 = _ctrl_T_41 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_43 = _ctrl_T_42 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_44 = _ctrl_T_43 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_45 = _ctrl_T_44 | io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_46 = _ctrl_T_45 | io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_47 = _ctrl_T_46 | io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_48 = _ctrl_T_47 | io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_49 = _ctrl_T_48 | io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_50 = _ctrl_T_49 | io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_51 = _ctrl_T_50 | io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_52 = _ctrl_T_51 | io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_53 = _ctrl_T_52 | io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_54 = _ctrl_T_53 | io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_55 = _ctrl_T_54 | io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_56 = _ctrl_T_55 | io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_57 = _ctrl_T_56 | io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_58 = _ctrl_T_57 | io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_59 = _ctrl_T_58 | io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_60 = _ctrl_T_59 | io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 5'h1
      : ctrl_validMask_2
          ? 5'h2
          : ctrl_validMask_3
              ? 5'h3
              : ctrl_validMask_4
                  ? 5'h4
                  : ctrl_validMask_5
                      ? 5'h5
                      : ctrl_validMask_6
                          ? 5'h6
                          : ctrl_validMask_7
                              ? 5'h7
                              : ctrl_validMask_8
                                  ? 5'h8
                                  : ctrl_validMask_9
                                      ? 5'h9
                                      : ctrl_validMask_10
                                          ? 5'hA
                                          : ctrl_validMask_11
                                              ? 5'hB
                                              : ctrl_validMask_12
                                                  ? 5'hC
                                                  : ctrl_validMask_13
                                                      ? 5'hD
                                                      : ctrl_validMask_14
                                                          ? 5'hE
                                                          : ctrl_validMask_15
                                                              ? 5'hF
                                                              : ctrl_validMask_16
                                                                  ? 5'h10
                                                                  : ctrl_validMask_17
                                                                      ? 5'h11
                                                                      : ctrl_validMask_18
                                                                          ? 5'h12
                                                                          : ctrl_validMask_19
                                                                              ? 5'h13
                                                                              : ctrl_validMask_20
                                                                                  ? 5'h14
                                                                                  : ctrl_validMask_21
                                                                                      ? 5'h15
                                                                                      : ctrl_validMask_22
                                                                                          ? 5'h16
                                                                                          : ctrl_validMask_23
                                                                                              ? 5'h17
                                                                                              : ctrl_validMask_24
                                                                                                  ? 5'h18
                                                                                                  : ctrl_validMask_25
                                                                                                      ? 5'h19
                                                                                                      : ctrl_validMask_26
                                                                                                          ? 5'h1A
                                                                                                          : ctrl_validMask_27
                                                                                                              ? 5'h1B
                                                                                                              : ctrl_validMask_28
                                                                                                                  ? 5'h1C
                                                                                                                  : ctrl_validMask_29
                                                                                                                      ? 5'h1D
                                                                                                                      : ctrl_validMask_30
                                                                                                                          ? 5'h1E
                                                                                                                          : ctrl_validMask_31
                                                                                                                              ? 5'h1F
                                                                                                                              : io_in_0_valid
                                                                                                                                  ? 5'h0
                                                                                                                                  : io_in_1_valid
                                                                                                                                      ? 5'h1
                                                                                                                                      : io_in_2_valid
                                                                                                                                          ? 5'h2
                                                                                                                                          : io_in_3_valid
                                                                                                                                              ? 5'h3
                                                                                                                                              : io_in_4_valid
                                                                                                                                                  ? 5'h4
                                                                                                                                                  : io_in_5_valid
                                                                                                                                                      ? 5'h5
                                                                                                                                                      : io_in_6_valid
                                                                                                                                                          ? 5'h6
                                                                                                                                                          : io_in_7_valid
                                                                                                                                                              ? 5'h7
                                                                                                                                                              : io_in_8_valid
                                                                                                                                                                  ? 5'h8
                                                                                                                                                                  : io_in_9_valid
                                                                                                                                                                      ? 5'h9
                                                                                                                                                                      : io_in_10_valid
                                                                                                                                                                          ? 5'hA
                                                                                                                                                                          : io_in_11_valid
                                                                                                                                                                              ? 5'hB
                                                                                                                                                                              : io_in_12_valid
                                                                                                                                                                                  ? 5'hC
                                                                                                                                                                                  : io_in_13_valid
                                                                                                                                                                                      ? 5'hD
                                                                                                                                                                                      : io_in_14_valid
                                                                                                                                                                                          ? 5'hE
                                                                                                                                                                                          : io_in_15_valid
                                                                                                                                                                                              ? 5'hF
                                                                                                                                                                                              : io_in_16_valid
                                                                                                                                                                                                  ? 5'h10
                                                                                                                                                                                                  : io_in_17_valid
                                                                                                                                                                                                      ? 5'h11
                                                                                                                                                                                                      : io_in_18_valid
                                                                                                                                                                                                          ? 5'h12
                                                                                                                                                                                                          : io_in_19_valid
                                                                                                                                                                                                              ? 5'h13
                                                                                                                                                                                                              : io_in_20_valid
                                                                                                                                                                                                                  ? 5'h14
                                                                                                                                                                                                                  : io_in_21_valid
                                                                                                                                                                                                                      ? 5'h15
                                                                                                                                                                                                                      : io_in_22_valid
                                                                                                                                                                                                                          ? 5'h16
                                                                                                                                                                                                                          : io_in_23_valid
                                                                                                                                                                                                                              ? 5'h17
                                                                                                                                                                                                                              : io_in_24_valid
                                                                                                                                                                                                                                  ? 5'h18
                                                                                                                                                                                                                                  : io_in_25_valid
                                                                                                                                                                                                                                      ? 5'h19
                                                                                                                                                                                                                                      : io_in_26_valid
                                                                                                                                                                                                                                          ? 5'h1A
                                                                                                                                                                                                                                          : io_in_27_valid
                                                                                                                                                                                                                                              ? 5'h1B
                                                                                                                                                                                                                                              : io_in_28_valid
                                                                                                                                                                                                                                                  ? 5'h1C
                                                                                                                                                                                                                                                  : io_in_29_valid
                                                                                                                                                                                                                                                      ? 5'h1D
                                                                                                                                                                                                                                                      : {4'hF,
                                                                                                                                                                                                                                                         ~io_in_30_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][4:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_30 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_31) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_32) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_33) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_34) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_35) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_36) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_37) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ctrl_validMask_grantMask_8 | ~_ctrl_T_38) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_39) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_40) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_41) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_42) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_43) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_44) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~_ctrl_T_45) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_16_ready =
    (~_ctrl_T_14 & ~(ctrl_validMask_grantMask_lastGrant[4]) | ~_ctrl_T_46) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_17_ready =
    (~_ctrl_T_15 & ctrl_validMask_grantMask_17 | ~_ctrl_T_47) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_18_ready =
    (~_ctrl_T_16 & ctrl_validMask_grantMask_18 | ~_ctrl_T_48) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_19_ready =
    (~_ctrl_T_17 & ctrl_validMask_grantMask_19 | ~_ctrl_T_49) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_20_ready =
    (~_ctrl_T_18 & ctrl_validMask_grantMask_20 | ~_ctrl_T_50) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_21_ready =
    (~_ctrl_T_19 & ctrl_validMask_grantMask_21 | ~_ctrl_T_51) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_22_ready =
    (~_ctrl_T_20 & ctrl_validMask_grantMask_22 | ~_ctrl_T_52) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_23_ready =
    (~_ctrl_T_21 & ctrl_validMask_grantMask_23 | ~_ctrl_T_53) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_24_ready =
    (~_ctrl_T_22 & ctrl_validMask_grantMask_24 | ~_ctrl_T_54) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_25_ready =
    (~_ctrl_T_23 & ctrl_validMask_grantMask_25 | ~_ctrl_T_55) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_26_ready =
    (~_ctrl_T_24 & ctrl_validMask_grantMask_26 | ~_ctrl_T_56) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_27_ready =
    (~_ctrl_T_25 & ctrl_validMask_grantMask_27 | ~_ctrl_T_57) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_28_ready =
    (~_ctrl_T_26 & ctrl_validMask_grantMask_28 | ~_ctrl_T_58) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_29_ready =
    (~_ctrl_T_27 & ctrl_validMask_grantMask_29 | ~_ctrl_T_59) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_30_ready =
    (~_ctrl_T_28 & ctrl_validMask_grantMask_30 | ~_ctrl_T_60) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_31_ready =
    (~_ctrl_T_29 & ctrl_validMask_grantMask_31 | ~(_ctrl_T_60 | io_in_30_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_rd_en = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wr_en = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wdata = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module CommandQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
               reset,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input        io_in_bits_cs,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_ras,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_cas,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_in_bits_we,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_out_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:60:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
    else	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29, :69:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    initial begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        end	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7, :68:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:59:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CommandQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:72:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .addr        (io_in_bits_addr),
    .data        (io_in_bits_data),
    .cs          (io_in_bits_cs),
    .ras         (io_in_bits_ras),
    .cas         (io_in_bits_cas),
    .we          (io_in_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:72:23]
  CommandQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:73:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .addr        (io_out_bits_addr),
    .data        (io_out_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:68:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:73:23]
endmodule

module MultiRankMemoryController(	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
  input         clock,	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
                reset,	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_in_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_memCmd_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_memCmd_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_memCmd_bits_cs,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_phyResp_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_rankState_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_reqQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output [3:0]  io_respQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
  output        io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_15,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_16,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_17,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_18,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_19,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_20,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_21,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_22,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_23,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_24,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_25,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_26,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_27,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_28,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_29,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_30,	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
                io_fsmReqQueueCounts_31	// @[src/main/scala/memctrl/controller/MemoryController.scala:16:14]
);

  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_16_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_17_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_18_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_19_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_20_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_21_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_22_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_23_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_24_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_25_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_26_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_27_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_28_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_29_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_30_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_in_31_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire        _respArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire [31:0] _respArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire [31:0] _respArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire [31:0] _respArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire [31:0] _respArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  wire [2:0]  _respDecoder_io_bankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:75:27]
  wire        _respDecoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:75:27]
  wire        _respDecoder_io_rankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:75:27]
  wire        _cmdArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_16_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_17_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_18_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_19_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_20_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_21_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_22_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_23_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_24_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_25_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_26_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_27_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_28_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_29_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_30_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_in_31_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire [31:0] _cmdArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire [31:0] _cmdArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_out_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_out_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_out_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _cmdArb_io_out_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire [31:0] _cmdArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  wire        _multiDeq_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_0_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_0_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_0_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_0_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_1_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_1_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_1_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_1_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_2_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_2_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_2_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_2_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_3_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_3_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_3_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_3_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_4_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_4_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_4_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_4_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_5_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_5_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_5_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_5_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_6_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_6_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_6_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_6_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_7_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_7_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_7_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_7_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_8_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_8_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_8_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_8_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_8_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_8_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_9_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_9_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_9_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_9_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_9_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_9_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_10_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_10_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_10_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_10_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_10_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_10_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_11_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_11_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_11_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_11_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_11_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_11_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_12_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_12_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_12_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_12_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_12_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_12_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_13_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_13_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_13_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_13_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_13_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_13_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_14_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_14_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_14_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_14_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_14_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_14_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_15_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_15_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_15_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_15_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_15_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_15_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_16_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_16_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_16_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_16_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_16_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_16_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_17_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_17_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_17_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_17_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_17_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_17_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_18_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_18_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_18_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_18_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_18_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_18_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_19_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_19_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_19_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_19_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_19_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_19_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_20_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_20_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_20_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_20_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_20_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_20_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_21_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_21_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_21_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_21_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_21_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_21_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_22_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_22_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_22_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_22_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_22_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_22_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_23_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_23_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_23_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_23_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_23_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_23_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_24_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_24_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_24_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_24_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_24_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_24_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_25_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_25_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_25_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_25_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_25_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_25_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_26_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_26_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_26_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_26_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_26_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_26_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_27_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_27_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_27_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_27_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_27_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_27_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_28_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_28_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_28_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_28_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_28_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_28_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_29_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_29_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_29_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_29_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_29_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_29_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_30_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_30_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_30_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_30_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_30_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_30_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_31_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_31_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _multiDeq_io_deq_31_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_31_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_31_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire [31:0] _multiDeq_io_deq_31_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  wire        _MemoryControllerFSM_31_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_31_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_31_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_30_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_30_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_29_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_29_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_28_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_28_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_27_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_27_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_26_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_26_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_25_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_25_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_24_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_24_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_23_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_23_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_22_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_22_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_21_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_21_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_20_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_20_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_19_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_19_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_18_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_18_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_17_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_17_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_16_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_16_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_15_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_15_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_14_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_14_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_13_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_13_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_12_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_12_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_11_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_11_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_10_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_10_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_9_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_9_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_8_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_8_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_7_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_7_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_6_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_6_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_5_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_5_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_4_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_4_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_3_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_3_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_2_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_2_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_1_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_1_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _MemoryControllerFSM_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire [2:0]  _MemoryControllerFSM_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  wire        _cmdQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
  wire        _respQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
  wire        _respQueue_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
  wire        _reqQueue_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire        _reqQueue_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire        _reqQueue_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [31:0] _reqQueue_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [31:0] _reqQueue_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [31:0] _reqQueue_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  wire [5:0]  _respFlat_T_4 =
    {1'h0, _respDecoder_io_rankIndex, 4'h0} + {2'h0, _respDecoder_io_bankGroupIndex, 3'h0}
    + {3'h0, _respDecoder_io_bankIndex};	// @[src/main/scala/memctrl/controller/MemoryController.scala:75:27, :77:60, :78:60]
  wire        isTgt = _respFlat_T_4 == 6'h0;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_1 = _respFlat_T_4 == 6'h1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_2 = _respFlat_T_4 == 6'h2;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_3 = _respFlat_T_4 == 6'h3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_4 = _respFlat_T_4 == 6'h4;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_5 = _respFlat_T_4 == 6'h5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_6 = _respFlat_T_4 == 6'h6;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_7 = _respFlat_T_4 == 6'h7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_8 = _respFlat_T_4 == 6'h8;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_9 = _respFlat_T_4 == 6'h9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_10 = _respFlat_T_4 == 6'hA;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_11 = _respFlat_T_4 == 6'hB;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_12 = _respFlat_T_4 == 6'hC;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_13 = _respFlat_T_4 == 6'hD;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_14 = _respFlat_T_4 == 6'hE;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_15 = _respFlat_T_4 == 6'hF;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_16 = _respFlat_T_4 == 6'h10;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_17 = _respFlat_T_4 == 6'h11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_18 = _respFlat_T_4 == 6'h12;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_19 = _respFlat_T_4 == 6'h13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_20 = _respFlat_T_4 == 6'h14;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_21 = _respFlat_T_4 == 6'h15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_22 = _respFlat_T_4 == 6'h16;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_23 = _respFlat_T_4 == 6'h17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_24 = _respFlat_T_4 == 6'h18;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_25 = _respFlat_T_4 == 6'h19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_26 = _respFlat_T_4 == 6'h1A;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_27 = _respFlat_T_4 == 6'h1B;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_28 = _respFlat_T_4 == 6'h1C;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_29 = _respFlat_T_4 == 6'h1D;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_30 = _respFlat_T_4 == 6'h1E;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  wire        isTgt_31 = _respFlat_T_4 == 6'h1F;	// @[src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :82:27]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_io_phyResp_ready
          & isTgt & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                1'h0, 1'h0, 1'h0, 1'h0);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_1_io_phyResp_ready
          & isTgt_1 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                1'h1, 1'h0, 1'h0, 1'h1);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_2_io_phyResp_ready
          & isTgt_2 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                2'h2, 1'h0, 1'h0, 2'h2);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_3_io_phyResp_ready
          & isTgt_3 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                2'h3, 1'h0, 1'h0, 2'h3);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_4_io_phyResp_ready
          & isTgt_4 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                3'h4, 1'h0, 1'h0, 3'h4);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_5_io_phyResp_ready
          & isTgt_5 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                3'h5, 1'h0, 1'h0, 3'h5);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_6_io_phyResp_ready
          & isTgt_6 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                3'h6, 1'h0, 1'h0, 3'h6);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_7_io_phyResp_ready
          & isTgt_7 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                3'h7, 1'h0, 1'h0, 3'h7);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_8_io_phyResp_ready
          & isTgt_8 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'h8, 1'h0, 1'h1, 1'h0);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_9_io_phyResp_ready
          & isTgt_9 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'h9, 1'h0, 1'h1, 1'h1);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_10_io_phyResp_ready
          & isTgt_10 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'hA, 1'h0, 1'h1, 2'h2);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_11_io_phyResp_ready
          & isTgt_11 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'hB, 1'h0, 1'h1, 2'h3);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_12_io_phyResp_ready
          & isTgt_12 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'hC, 1'h0, 1'h1, 3'h4);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_13_io_phyResp_ready
          & isTgt_13 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'hD, 1'h0, 1'h1, 3'h5);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_14_io_phyResp_ready
          & isTgt_14 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'hE, 1'h0, 1'h1, 3'h6);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_15_io_phyResp_ready
          & isTgt_15 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                4'hF, 1'h0, 1'h1, 3'h7);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_16_io_phyResp_ready
          & isTgt_16 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h10, 1'h1, 1'h0, 1'h0);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_17_io_phyResp_ready
          & isTgt_17 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h11, 1'h1, 1'h0, 1'h1);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_18_io_phyResp_ready
          & isTgt_18 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h12, 1'h1, 1'h0, 2'h2);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_19_io_phyResp_ready
          & isTgt_19 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h13, 1'h1, 1'h0, 2'h3);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_20_io_phyResp_ready
          & isTgt_20 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h14, 1'h1, 1'h0, 3'h4);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_21_io_phyResp_ready
          & isTgt_21 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h15, 1'h1, 1'h0, 3'h5);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_22_io_phyResp_ready
          & isTgt_22 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h16, 1'h1, 1'h0, 3'h6);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_23_io_phyResp_ready
          & isTgt_23 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h17, 1'h1, 1'h0, 3'h7);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_24_io_phyResp_ready
          & isTgt_24 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h18, 1'h1, 1'h1, 1'h0);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_25_io_phyResp_ready
          & isTgt_25 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h19, 1'h1, 1'h1, 1'h1);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_26_io_phyResp_ready
          & isTgt_26 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h1A, 1'h1, 1'h1, 2'h2);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_27_io_phyResp_ready
          & isTgt_27 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h1B, 1'h1, 1'h1, 2'h3);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_28_io_phyResp_ready
          & isTgt_28 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h1C, 1'h1, 1'h1, 3'h4);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_29_io_phyResp_ready
          & isTgt_29 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h1D, 1'h1, 1'h1, 3'h5);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_30_io_phyResp_ready
          & isTgt_30 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h1E, 1'h1, 1'h1, 3'h6);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
      if ((`PRINTF_COND_) & io_phyResp_valid & _MemoryControllerFSM_31_io_phyResp_ready
          & isTgt_31 & ~reset) begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :82:27, :83:{35,62}, :89:13, :96:13]
        $fwrite(`PRINTF_FD_,
                "[Controller] Response routed to FSM %d (rank %d, group %d, bank %d) at cycle\n",
                5'h1F, 1'h1, 1'h1, 3'h7);	// @[src/main/scala/memctrl/controller/MemoryController.scala:89:13]
        $fwrite(`PRINTF_FD_, "  -> request_id = %d, data = 0x%x, addr = 0x%x\n",
                io_phyResp_bits_request_id, io_phyResp_bits_data, io_phyResp_bits_addr);	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         casez_tmp;	// @[src/main/scala/memctrl/controller/MemoryController.scala:105:20]
  always_comb begin	// @[src/main/scala/memctrl/controller/MemoryController.scala:105:20]
    casez (_respFlat_T_4[4:0])	// @[<stdin>:33286:32, src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :105:20]
      5'b00000:
        casez_tmp = _MemoryControllerFSM_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b00001:
        casez_tmp = _MemoryControllerFSM_1_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b00010:
        casez_tmp = _MemoryControllerFSM_2_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b00011:
        casez_tmp = _MemoryControllerFSM_3_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b00100:
        casez_tmp = _MemoryControllerFSM_4_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b00101:
        casez_tmp = _MemoryControllerFSM_5_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b00110:
        casez_tmp = _MemoryControllerFSM_6_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b00111:
        casez_tmp = _MemoryControllerFSM_7_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01000:
        casez_tmp = _MemoryControllerFSM_8_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01001:
        casez_tmp = _MemoryControllerFSM_9_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01010:
        casez_tmp = _MemoryControllerFSM_10_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01011:
        casez_tmp = _MemoryControllerFSM_11_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01100:
        casez_tmp = _MemoryControllerFSM_12_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01101:
        casez_tmp = _MemoryControllerFSM_13_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01110:
        casez_tmp = _MemoryControllerFSM_14_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b01111:
        casez_tmp = _MemoryControllerFSM_15_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10000:
        casez_tmp = _MemoryControllerFSM_16_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10001:
        casez_tmp = _MemoryControllerFSM_17_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10010:
        casez_tmp = _MemoryControllerFSM_18_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10011:
        casez_tmp = _MemoryControllerFSM_19_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10100:
        casez_tmp = _MemoryControllerFSM_20_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10101:
        casez_tmp = _MemoryControllerFSM_21_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10110:
        casez_tmp = _MemoryControllerFSM_22_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b10111:
        casez_tmp = _MemoryControllerFSM_23_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b11000:
        casez_tmp = _MemoryControllerFSM_24_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b11001:
        casez_tmp = _MemoryControllerFSM_25_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b11010:
        casez_tmp = _MemoryControllerFSM_26_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b11011:
        casez_tmp = _MemoryControllerFSM_27_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b11100:
        casez_tmp = _MemoryControllerFSM_28_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b11101:
        casez_tmp = _MemoryControllerFSM_29_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      5'b11110:
        casez_tmp = _MemoryControllerFSM_30_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
      default:
        casez_tmp = _MemoryControllerFSM_31_io_phyResp_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :105:20]
    endcase	// @[<stdin>:33286:32, src/main/scala/memctrl/controller/MemoryController.scala:77:60, :78:60, :105:20]
  end // always_comb
  wire [2:0]  _io_rankState_0_T_1 =
    _MemoryControllerFSM_io_stateOut < _MemoryControllerFSM_1_io_stateOut
      ? _MemoryControllerFSM_1_io_stateOut
      : _MemoryControllerFSM_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_3 =
    _io_rankState_0_T_1 < _MemoryControllerFSM_2_io_stateOut
      ? _MemoryControllerFSM_2_io_stateOut
      : _io_rankState_0_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_5 =
    _io_rankState_0_T_3 < _MemoryControllerFSM_3_io_stateOut
      ? _MemoryControllerFSM_3_io_stateOut
      : _io_rankState_0_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_7 =
    _io_rankState_0_T_5 < _MemoryControllerFSM_4_io_stateOut
      ? _MemoryControllerFSM_4_io_stateOut
      : _io_rankState_0_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_9 =
    _io_rankState_0_T_7 < _MemoryControllerFSM_5_io_stateOut
      ? _MemoryControllerFSM_5_io_stateOut
      : _io_rankState_0_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_11 =
    _io_rankState_0_T_9 < _MemoryControllerFSM_6_io_stateOut
      ? _MemoryControllerFSM_6_io_stateOut
      : _io_rankState_0_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_13 =
    _io_rankState_0_T_11 < _MemoryControllerFSM_7_io_stateOut
      ? _MemoryControllerFSM_7_io_stateOut
      : _io_rankState_0_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_15 =
    _io_rankState_0_T_13 < _MemoryControllerFSM_8_io_stateOut
      ? _MemoryControllerFSM_8_io_stateOut
      : _io_rankState_0_T_13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_17 =
    _io_rankState_0_T_15 < _MemoryControllerFSM_9_io_stateOut
      ? _MemoryControllerFSM_9_io_stateOut
      : _io_rankState_0_T_15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_19 =
    _io_rankState_0_T_17 < _MemoryControllerFSM_10_io_stateOut
      ? _MemoryControllerFSM_10_io_stateOut
      : _io_rankState_0_T_17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_21 =
    _io_rankState_0_T_19 < _MemoryControllerFSM_11_io_stateOut
      ? _MemoryControllerFSM_11_io_stateOut
      : _io_rankState_0_T_19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_23 =
    _io_rankState_0_T_21 < _MemoryControllerFSM_12_io_stateOut
      ? _MemoryControllerFSM_12_io_stateOut
      : _io_rankState_0_T_21;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_25 =
    _io_rankState_0_T_23 < _MemoryControllerFSM_13_io_stateOut
      ? _MemoryControllerFSM_13_io_stateOut
      : _io_rankState_0_T_23;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_0_T_27 =
    _io_rankState_0_T_25 < _MemoryControllerFSM_14_io_stateOut
      ? _MemoryControllerFSM_14_io_stateOut
      : _io_rankState_0_T_25;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_1 =
    _MemoryControllerFSM_16_io_stateOut < _MemoryControllerFSM_17_io_stateOut
      ? _MemoryControllerFSM_17_io_stateOut
      : _MemoryControllerFSM_16_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_3 =
    _io_rankState_1_T_1 < _MemoryControllerFSM_18_io_stateOut
      ? _MemoryControllerFSM_18_io_stateOut
      : _io_rankState_1_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_5 =
    _io_rankState_1_T_3 < _MemoryControllerFSM_19_io_stateOut
      ? _MemoryControllerFSM_19_io_stateOut
      : _io_rankState_1_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_7 =
    _io_rankState_1_T_5 < _MemoryControllerFSM_20_io_stateOut
      ? _MemoryControllerFSM_20_io_stateOut
      : _io_rankState_1_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_9 =
    _io_rankState_1_T_7 < _MemoryControllerFSM_21_io_stateOut
      ? _MemoryControllerFSM_21_io_stateOut
      : _io_rankState_1_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_11 =
    _io_rankState_1_T_9 < _MemoryControllerFSM_22_io_stateOut
      ? _MemoryControllerFSM_22_io_stateOut
      : _io_rankState_1_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_13 =
    _io_rankState_1_T_11 < _MemoryControllerFSM_23_io_stateOut
      ? _MemoryControllerFSM_23_io_stateOut
      : _io_rankState_1_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_15 =
    _io_rankState_1_T_13 < _MemoryControllerFSM_24_io_stateOut
      ? _MemoryControllerFSM_24_io_stateOut
      : _io_rankState_1_T_13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_17 =
    _io_rankState_1_T_15 < _MemoryControllerFSM_25_io_stateOut
      ? _MemoryControllerFSM_25_io_stateOut
      : _io_rankState_1_T_15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_19 =
    _io_rankState_1_T_17 < _MemoryControllerFSM_26_io_stateOut
      ? _MemoryControllerFSM_26_io_stateOut
      : _io_rankState_1_T_17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_21 =
    _io_rankState_1_T_19 < _MemoryControllerFSM_27_io_stateOut
      ? _MemoryControllerFSM_27_io_stateOut
      : _io_rankState_1_T_19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_23 =
    _io_rankState_1_T_21 < _MemoryControllerFSM_28_io_stateOut
      ? _MemoryControllerFSM_28_io_stateOut
      : _io_rankState_1_T_21;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_25 =
    _io_rankState_1_T_23 < _MemoryControllerFSM_29_io_stateOut
      ? _MemoryControllerFSM_29_io_stateOut
      : _io_rankState_1_T_23;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  wire [2:0]  _io_rankState_1_T_27 =
    _io_rankState_1_T_25 < _MemoryControllerFSM_30_io_stateOut
      ? _MemoryControllerFSM_30_io_stateOut
      : _io_rankState_1_T_25;	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11, :128:55]
  Queue1_ControllerRequest reqQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (io_in_ready),
    .io_enq_valid           (io_in_valid),
    .io_enq_bits_rd_en      (io_in_bits_rd_en),
    .io_enq_bits_wr_en      (io_in_bits_wr_en),
    .io_enq_bits_addr       (io_in_bits_addr),
    .io_enq_bits_wdata      (io_in_bits_wdata),
    .io_enq_bits_request_id (io_in_bits_request_id),
    .io_deq_ready           (_multiDeq_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_deq_valid           (_reqQueue_io_deq_valid),
    .io_deq_bits_rd_en      (_reqQueue_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_reqQueue_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_reqQueue_io_deq_bits_addr),
    .io_deq_bits_wdata      (_reqQueue_io_deq_bits_wdata),
    .io_deq_bits_request_id (_reqQueue_io_deq_bits_request_id),
    .io_count               (io_reqQueueCount)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
  Queue1_ControllerResponse respQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueue_io_enq_ready),
    .io_enq_valid           (_respArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_enq_bits_rd_en      (_respArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_enq_bits_wr_en      (_respArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_enq_bits_addr       (_respArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_enq_bits_wdata      (_respArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_enq_bits_data       (_respArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_enq_bits_request_id (_respArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_deq_ready           (io_out_ready),
    .io_deq_valid           (io_out_valid),
    .io_deq_bits_rd_en      (io_out_bits_rd_en),
    .io_deq_bits_wr_en      (io_out_bits_wr_en),
    .io_deq_bits_addr       (io_out_bits_addr),
    .io_deq_bits_wdata      (io_out_bits_wdata),
    .io_deq_bits_data       (io_out_bits_data),
    .io_deq_bits_request_id (io_out_bits_request_id),
    .io_count               (_respQueue_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
  Queue1_PhysicalMemoryCommand cmdQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_cmdQueue_io_enq_ready),
    .io_enq_valid           (_cmdArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_enq_bits_addr       (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_enq_bits_data       (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_enq_bits_cs         (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_enq_bits_ras        (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_enq_bits_cas        (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_enq_bits_we         (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_enq_bits_request_id (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_deq_ready           (io_memCmd_ready),
    .io_deq_valid           (io_memCmd_valid),
    .io_deq_bits_addr       (io_memCmd_bits_addr),
    .io_deq_bits_data       (io_memCmd_bits_data),
    .io_deq_bits_cs         (io_memCmd_bits_cs),
    .io_deq_bits_ras        (io_memCmd_bits_ras),
    .io_deq_bits_cas        (io_memCmd_bits_cas),
    .io_deq_bits_we         (io_memCmd_bits_we),
    .io_deq_bits_request_id (io_memCmd_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
  MemoryControllerFSM MemoryControllerFSM (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_0_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_0_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_0_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_0_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_1 MemoryControllerFSM_1 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_1_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_1_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_1_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_1_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_1_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_1_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_1_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_1_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_1_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_1_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_1_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_1_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_1_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_1_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_1_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_1_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_1_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_1_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_1_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_1_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_1_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_1),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_1_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_2 MemoryControllerFSM_2 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_2_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_2_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_2_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_2_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_2_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_2_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_2_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_2_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_2_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_2_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_2_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_2_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_2_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_2_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_2_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_2_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_2_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_2_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_2_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_2_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_2_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_2),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_2_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_3 MemoryControllerFSM_3 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_3_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_3_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_3_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_3_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_3_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_3_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_3_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_3_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_3_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_3_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_3_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_3_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_3_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_3_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_3_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_3_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_3_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_3_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_3_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_3_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_3_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_3),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_3_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_4 MemoryControllerFSM_4 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_4_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_4_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_4_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_4_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_4_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_4_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_4_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_4_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_4_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_4_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_4_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_4_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_4_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_4_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_4_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_4_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_4_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_4_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_4_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_4_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_4_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_4),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_4_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_5 MemoryControllerFSM_5 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_5_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_5_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_5_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_5_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_5_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_5_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_5_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_5_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_5_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_5_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_5_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_5_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_5_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_5_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_5_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_5_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_5_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_5_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_5_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_5_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_5_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_5),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_5_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_6 MemoryControllerFSM_6 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_6_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_6_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_6_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_6_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_6_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_6_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_6_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_6_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_6_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_6_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_6_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_6_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_6_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_6_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_6_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_6_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_6_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_6_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_6_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_6_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_6_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_6),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_6_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_7 MemoryControllerFSM_7 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_7_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_7_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_7_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_7_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_7_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_7_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_7_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_7_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_7_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_7_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_7_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_7_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_7_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_7_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_7_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_7_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_7_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_7_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_7_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_7_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_7_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_7),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_7_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_8 MemoryControllerFSM_8 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_8_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_8_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_8_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_8_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_8_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_8_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_8_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_8_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_8_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_8_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_8_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_8_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_8_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_8_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_8_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_8_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_8_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_8_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_8_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_8_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_8_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_8_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_8_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_8),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_8_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_9 MemoryControllerFSM_9 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_9_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_9_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_9_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_9_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_9_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_9_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_9_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_9_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_9_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_9_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_9_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_9_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_9_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_9_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_9_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_9_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_9_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_9_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_9_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_9_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_9_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_9_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_9_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_9),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_9_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_10 MemoryControllerFSM_10 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_10_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_10_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_10_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_10_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_10_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_10_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_10_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_10_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_10_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_10_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_10_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_10_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_10_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_10_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_10_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_10_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_10_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_10_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_10_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_10_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_10_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_10_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_10_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_10),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_10_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_11 MemoryControllerFSM_11 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_11_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_11_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_11_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_11_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_11_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_11_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_11_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_11_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_11_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_11_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_11_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_11_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_11_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_11_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_11_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_11_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_11_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_11_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_11_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_11_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_11_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_11_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_11_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_11),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_11_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_12 MemoryControllerFSM_12 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_12_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_12_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_12_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_12_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_12_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_12_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_12_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_12_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_12_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_12_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_12_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_12_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_12_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_12_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_12_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_12_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_12_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_12_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_12_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_12_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_12_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_12_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_12_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_12),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_12_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_13 MemoryControllerFSM_13 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_13_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_13_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_13_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_13_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_13_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_13_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_13_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_13_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_13_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_13_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_13_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_13_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_13_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_13_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_13_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_13_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_13_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_13_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_13_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_13_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_13_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_13_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_13_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_13),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_13_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_14 MemoryControllerFSM_14 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_14_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_14_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_14_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_14_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_14_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_14_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_14_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_14_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_14_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_14_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_14_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_14_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_14_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_14_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_14_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_14_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_14_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_14_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_14_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_14_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_14_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_14_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_14_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_14),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_14_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_15 MemoryControllerFSM_15 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_15_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_15_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_15_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_15_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_15_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_15_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_15_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_15_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_15_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_15_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_15_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_15_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_15_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_15_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_15_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_15_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_15_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_15_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_15_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_15_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_15_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_15_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_15_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_15),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_15_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_16 MemoryControllerFSM_16 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_16_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_16_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_16_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_16_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_16_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_16_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_16_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_16_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_16_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_16_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_16_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_16_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_16_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_16_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_16_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_16_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_16_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_16_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_16_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_16_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_16_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_16_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_16_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_16_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_16_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_16),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_16_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_17 MemoryControllerFSM_17 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_17_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_17_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_17_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_17_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_17_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_17_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_17_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_17_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_17_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_17_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_17_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_17_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_17_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_17_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_17_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_17_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_17_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_17_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_17_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_17_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_17_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_17_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_17_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_17_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_17_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_17),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_17_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_18 MemoryControllerFSM_18 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_18_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_18_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_18_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_18_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_18_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_18_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_18_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_18_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_18_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_18_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_18_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_18_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_18_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_18_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_18_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_18_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_18_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_18_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_18_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_18_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_18_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_18_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_18_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_18_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_18_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_18),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_18_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_19 MemoryControllerFSM_19 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_19_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_19_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_19_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_19_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_19_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_19_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_19_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_19_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_19_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_19_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_19_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_19_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_19_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_19_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_19_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_19_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_19_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_19_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_19_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_19_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_19_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_19_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_19_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_19_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_19_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_19),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_19_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_20 MemoryControllerFSM_20 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_20_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_20_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_20_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_20_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_20_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_20_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_20_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_20_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_20_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_20_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_20_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_20_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_20_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_20_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_20_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_20_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_20_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_20_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_20_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_20_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_20_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_20_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_20_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_20_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_20_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_20),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_20_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_21 MemoryControllerFSM_21 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_21_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_21_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_21_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_21_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_21_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_21_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_21_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_21_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_21_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_21_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_21_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_21_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_21_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_21_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_21_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_21_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_21_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_21_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_21_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_21_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_21_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_21_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_21_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_21_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_21_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_21),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_21_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_22 MemoryControllerFSM_22 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_22_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_22_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_22_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_22_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_22_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_22_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_22_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_22_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_22_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_22_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_22_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_22_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_22_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_22_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_22_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_22_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_22_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_22_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_22_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_22_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_22_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_22_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_22_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_22_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_22_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_22),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_22_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_23 MemoryControllerFSM_23 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_23_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_23_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_23_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_23_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_23_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_23_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_23_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_23_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_23_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_23_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_23_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_23_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_23_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_23_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_23_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_23_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_23_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_23_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_23_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_23_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_23_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_23_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_23_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_23_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_23_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_23),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_23_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_24 MemoryControllerFSM_24 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_24_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_24_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_24_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_24_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_24_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_24_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_24_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_24_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_24_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_24_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_24_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_24_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_24_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_24_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_24_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_24_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_24_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_24_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_24_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_24_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_24_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_24_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_24_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_24_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_24_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_24),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_24_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_25 MemoryControllerFSM_25 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_25_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_25_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_25_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_25_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_25_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_25_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_25_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_25_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_25_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_25_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_25_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_25_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_25_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_25_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_25_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_25_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_25_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_25_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_25_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_25_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_25_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_25_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_25_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_25_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_25_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_25),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_25_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_26 MemoryControllerFSM_26 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_26_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_26_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_26_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_26_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_26_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_26_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_26_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_26_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_26_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_26_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_26_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_26_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_26_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_26_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_26_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_26_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_26_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_26_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_26_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_26_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_26_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_26_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_26_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_26_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_26_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_26),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_26_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_27 MemoryControllerFSM_27 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_27_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_27_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_27_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_27_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_27_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_27_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_27_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_27_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_27_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_27_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_27_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_27_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_27_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_27_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_27_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_27_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_27_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_27_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_27_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_27_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_27_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_27_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_27_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_27_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_27_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_27),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_27_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_28 MemoryControllerFSM_28 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_28_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_28_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_28_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_28_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_28_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_28_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_28_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_28_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_28_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_28_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_28_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_28_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_28_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_28_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_28_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_28_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_28_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_28_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_28_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_28_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_28_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_28_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_28_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_28_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_28_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_28),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_28_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_29 MemoryControllerFSM_29 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_29_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_29_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_29_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_29_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_29_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_29_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_29_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_29_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_29_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_29_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_29_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_29_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_29_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_29_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_29_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_29_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_29_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_29_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_29_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_29_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_29_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_29_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_29_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_29_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_29_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_29),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_29_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_30 MemoryControllerFSM_30 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_30_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_30_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_30_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_30_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_30_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_30_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_30_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_30_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_30_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_30_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_30_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_30_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_30_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_30_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_30_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_30_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_30_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_30_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_30_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_30_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_30_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_30_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_30_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_30_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_30_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_30),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_30_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MemoryControllerFSM_31 MemoryControllerFSM_31 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_31_io_req_ready),
    .io_req_valid               (_multiDeq_io_deq_31_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_rd_en          (_multiDeq_io_deq_31_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wr_en          (_multiDeq_io_deq_31_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_addr           (_multiDeq_io_deq_31_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_wdata          (_multiDeq_io_deq_31_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_req_bits_request_id     (_multiDeq_io_deq_31_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .io_resp_ready              (_respArb_io_in_31_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .io_resp_valid              (_MemoryControllerFSM_31_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_31_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_31_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_31_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_31_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_31_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_31_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_31_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_31_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_31_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_31_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_31_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_31_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_31_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_31_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_31_io_cmdOut_bits_request_id),
    .io_phyResp_ready           (_MemoryControllerFSM_31_io_phyResp_ready),
    .io_phyResp_valid           (io_phyResp_valid & isTgt_31),	// @[src/main/scala/memctrl/controller/MemoryController.scala:82:27, :85:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_31_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
  MultiDeqQueue multiDeq (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (_multiDeq_io_enq_ready),
    .io_enq_valid              (_reqQueue_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_rd_en         (_reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_wr_en         (_reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_addr          (_reqQueue_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_wdata         (_reqQueue_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_enq_bits_request_id    (_reqQueue_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:32:25]
    .io_deq_0_ready            (_MemoryControllerFSM_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_0_valid            (_multiDeq_io_deq_0_valid),
    .io_deq_0_bits_rd_en       (_multiDeq_io_deq_0_bits_rd_en),
    .io_deq_0_bits_wr_en       (_multiDeq_io_deq_0_bits_wr_en),
    .io_deq_0_bits_addr        (_multiDeq_io_deq_0_bits_addr),
    .io_deq_0_bits_wdata       (_multiDeq_io_deq_0_bits_wdata),
    .io_deq_0_bits_request_id  (_multiDeq_io_deq_0_bits_request_id),
    .io_deq_1_ready            (_MemoryControllerFSM_1_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_1_valid            (_multiDeq_io_deq_1_valid),
    .io_deq_1_bits_rd_en       (_multiDeq_io_deq_1_bits_rd_en),
    .io_deq_1_bits_wr_en       (_multiDeq_io_deq_1_bits_wr_en),
    .io_deq_1_bits_addr        (_multiDeq_io_deq_1_bits_addr),
    .io_deq_1_bits_wdata       (_multiDeq_io_deq_1_bits_wdata),
    .io_deq_1_bits_request_id  (_multiDeq_io_deq_1_bits_request_id),
    .io_deq_2_ready            (_MemoryControllerFSM_2_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_2_valid            (_multiDeq_io_deq_2_valid),
    .io_deq_2_bits_rd_en       (_multiDeq_io_deq_2_bits_rd_en),
    .io_deq_2_bits_wr_en       (_multiDeq_io_deq_2_bits_wr_en),
    .io_deq_2_bits_addr        (_multiDeq_io_deq_2_bits_addr),
    .io_deq_2_bits_wdata       (_multiDeq_io_deq_2_bits_wdata),
    .io_deq_2_bits_request_id  (_multiDeq_io_deq_2_bits_request_id),
    .io_deq_3_ready            (_MemoryControllerFSM_3_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_3_valid            (_multiDeq_io_deq_3_valid),
    .io_deq_3_bits_rd_en       (_multiDeq_io_deq_3_bits_rd_en),
    .io_deq_3_bits_wr_en       (_multiDeq_io_deq_3_bits_wr_en),
    .io_deq_3_bits_addr        (_multiDeq_io_deq_3_bits_addr),
    .io_deq_3_bits_wdata       (_multiDeq_io_deq_3_bits_wdata),
    .io_deq_3_bits_request_id  (_multiDeq_io_deq_3_bits_request_id),
    .io_deq_4_ready            (_MemoryControllerFSM_4_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_4_valid            (_multiDeq_io_deq_4_valid),
    .io_deq_4_bits_rd_en       (_multiDeq_io_deq_4_bits_rd_en),
    .io_deq_4_bits_wr_en       (_multiDeq_io_deq_4_bits_wr_en),
    .io_deq_4_bits_addr        (_multiDeq_io_deq_4_bits_addr),
    .io_deq_4_bits_wdata       (_multiDeq_io_deq_4_bits_wdata),
    .io_deq_4_bits_request_id  (_multiDeq_io_deq_4_bits_request_id),
    .io_deq_5_ready            (_MemoryControllerFSM_5_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_5_valid            (_multiDeq_io_deq_5_valid),
    .io_deq_5_bits_rd_en       (_multiDeq_io_deq_5_bits_rd_en),
    .io_deq_5_bits_wr_en       (_multiDeq_io_deq_5_bits_wr_en),
    .io_deq_5_bits_addr        (_multiDeq_io_deq_5_bits_addr),
    .io_deq_5_bits_wdata       (_multiDeq_io_deq_5_bits_wdata),
    .io_deq_5_bits_request_id  (_multiDeq_io_deq_5_bits_request_id),
    .io_deq_6_ready            (_MemoryControllerFSM_6_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_6_valid            (_multiDeq_io_deq_6_valid),
    .io_deq_6_bits_rd_en       (_multiDeq_io_deq_6_bits_rd_en),
    .io_deq_6_bits_wr_en       (_multiDeq_io_deq_6_bits_wr_en),
    .io_deq_6_bits_addr        (_multiDeq_io_deq_6_bits_addr),
    .io_deq_6_bits_wdata       (_multiDeq_io_deq_6_bits_wdata),
    .io_deq_6_bits_request_id  (_multiDeq_io_deq_6_bits_request_id),
    .io_deq_7_ready            (_MemoryControllerFSM_7_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_7_valid            (_multiDeq_io_deq_7_valid),
    .io_deq_7_bits_rd_en       (_multiDeq_io_deq_7_bits_rd_en),
    .io_deq_7_bits_wr_en       (_multiDeq_io_deq_7_bits_wr_en),
    .io_deq_7_bits_addr        (_multiDeq_io_deq_7_bits_addr),
    .io_deq_7_bits_wdata       (_multiDeq_io_deq_7_bits_wdata),
    .io_deq_7_bits_request_id  (_multiDeq_io_deq_7_bits_request_id),
    .io_deq_8_ready            (_MemoryControllerFSM_8_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_8_valid            (_multiDeq_io_deq_8_valid),
    .io_deq_8_bits_rd_en       (_multiDeq_io_deq_8_bits_rd_en),
    .io_deq_8_bits_wr_en       (_multiDeq_io_deq_8_bits_wr_en),
    .io_deq_8_bits_addr        (_multiDeq_io_deq_8_bits_addr),
    .io_deq_8_bits_wdata       (_multiDeq_io_deq_8_bits_wdata),
    .io_deq_8_bits_request_id  (_multiDeq_io_deq_8_bits_request_id),
    .io_deq_9_ready            (_MemoryControllerFSM_9_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_9_valid            (_multiDeq_io_deq_9_valid),
    .io_deq_9_bits_rd_en       (_multiDeq_io_deq_9_bits_rd_en),
    .io_deq_9_bits_wr_en       (_multiDeq_io_deq_9_bits_wr_en),
    .io_deq_9_bits_addr        (_multiDeq_io_deq_9_bits_addr),
    .io_deq_9_bits_wdata       (_multiDeq_io_deq_9_bits_wdata),
    .io_deq_9_bits_request_id  (_multiDeq_io_deq_9_bits_request_id),
    .io_deq_10_ready           (_MemoryControllerFSM_10_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_10_valid           (_multiDeq_io_deq_10_valid),
    .io_deq_10_bits_rd_en      (_multiDeq_io_deq_10_bits_rd_en),
    .io_deq_10_bits_wr_en      (_multiDeq_io_deq_10_bits_wr_en),
    .io_deq_10_bits_addr       (_multiDeq_io_deq_10_bits_addr),
    .io_deq_10_bits_wdata      (_multiDeq_io_deq_10_bits_wdata),
    .io_deq_10_bits_request_id (_multiDeq_io_deq_10_bits_request_id),
    .io_deq_11_ready           (_MemoryControllerFSM_11_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_11_valid           (_multiDeq_io_deq_11_valid),
    .io_deq_11_bits_rd_en      (_multiDeq_io_deq_11_bits_rd_en),
    .io_deq_11_bits_wr_en      (_multiDeq_io_deq_11_bits_wr_en),
    .io_deq_11_bits_addr       (_multiDeq_io_deq_11_bits_addr),
    .io_deq_11_bits_wdata      (_multiDeq_io_deq_11_bits_wdata),
    .io_deq_11_bits_request_id (_multiDeq_io_deq_11_bits_request_id),
    .io_deq_12_ready           (_MemoryControllerFSM_12_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_12_valid           (_multiDeq_io_deq_12_valid),
    .io_deq_12_bits_rd_en      (_multiDeq_io_deq_12_bits_rd_en),
    .io_deq_12_bits_wr_en      (_multiDeq_io_deq_12_bits_wr_en),
    .io_deq_12_bits_addr       (_multiDeq_io_deq_12_bits_addr),
    .io_deq_12_bits_wdata      (_multiDeq_io_deq_12_bits_wdata),
    .io_deq_12_bits_request_id (_multiDeq_io_deq_12_bits_request_id),
    .io_deq_13_ready           (_MemoryControllerFSM_13_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_13_valid           (_multiDeq_io_deq_13_valid),
    .io_deq_13_bits_rd_en      (_multiDeq_io_deq_13_bits_rd_en),
    .io_deq_13_bits_wr_en      (_multiDeq_io_deq_13_bits_wr_en),
    .io_deq_13_bits_addr       (_multiDeq_io_deq_13_bits_addr),
    .io_deq_13_bits_wdata      (_multiDeq_io_deq_13_bits_wdata),
    .io_deq_13_bits_request_id (_multiDeq_io_deq_13_bits_request_id),
    .io_deq_14_ready           (_MemoryControllerFSM_14_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_14_valid           (_multiDeq_io_deq_14_valid),
    .io_deq_14_bits_rd_en      (_multiDeq_io_deq_14_bits_rd_en),
    .io_deq_14_bits_wr_en      (_multiDeq_io_deq_14_bits_wr_en),
    .io_deq_14_bits_addr       (_multiDeq_io_deq_14_bits_addr),
    .io_deq_14_bits_wdata      (_multiDeq_io_deq_14_bits_wdata),
    .io_deq_14_bits_request_id (_multiDeq_io_deq_14_bits_request_id),
    .io_deq_15_ready           (_MemoryControllerFSM_15_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_15_valid           (_multiDeq_io_deq_15_valid),
    .io_deq_15_bits_rd_en      (_multiDeq_io_deq_15_bits_rd_en),
    .io_deq_15_bits_wr_en      (_multiDeq_io_deq_15_bits_wr_en),
    .io_deq_15_bits_addr       (_multiDeq_io_deq_15_bits_addr),
    .io_deq_15_bits_wdata      (_multiDeq_io_deq_15_bits_wdata),
    .io_deq_15_bits_request_id (_multiDeq_io_deq_15_bits_request_id),
    .io_deq_16_ready           (_MemoryControllerFSM_16_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_16_valid           (_multiDeq_io_deq_16_valid),
    .io_deq_16_bits_rd_en      (_multiDeq_io_deq_16_bits_rd_en),
    .io_deq_16_bits_wr_en      (_multiDeq_io_deq_16_bits_wr_en),
    .io_deq_16_bits_addr       (_multiDeq_io_deq_16_bits_addr),
    .io_deq_16_bits_wdata      (_multiDeq_io_deq_16_bits_wdata),
    .io_deq_16_bits_request_id (_multiDeq_io_deq_16_bits_request_id),
    .io_deq_17_ready           (_MemoryControllerFSM_17_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_17_valid           (_multiDeq_io_deq_17_valid),
    .io_deq_17_bits_rd_en      (_multiDeq_io_deq_17_bits_rd_en),
    .io_deq_17_bits_wr_en      (_multiDeq_io_deq_17_bits_wr_en),
    .io_deq_17_bits_addr       (_multiDeq_io_deq_17_bits_addr),
    .io_deq_17_bits_wdata      (_multiDeq_io_deq_17_bits_wdata),
    .io_deq_17_bits_request_id (_multiDeq_io_deq_17_bits_request_id),
    .io_deq_18_ready           (_MemoryControllerFSM_18_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_18_valid           (_multiDeq_io_deq_18_valid),
    .io_deq_18_bits_rd_en      (_multiDeq_io_deq_18_bits_rd_en),
    .io_deq_18_bits_wr_en      (_multiDeq_io_deq_18_bits_wr_en),
    .io_deq_18_bits_addr       (_multiDeq_io_deq_18_bits_addr),
    .io_deq_18_bits_wdata      (_multiDeq_io_deq_18_bits_wdata),
    .io_deq_18_bits_request_id (_multiDeq_io_deq_18_bits_request_id),
    .io_deq_19_ready           (_MemoryControllerFSM_19_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_19_valid           (_multiDeq_io_deq_19_valid),
    .io_deq_19_bits_rd_en      (_multiDeq_io_deq_19_bits_rd_en),
    .io_deq_19_bits_wr_en      (_multiDeq_io_deq_19_bits_wr_en),
    .io_deq_19_bits_addr       (_multiDeq_io_deq_19_bits_addr),
    .io_deq_19_bits_wdata      (_multiDeq_io_deq_19_bits_wdata),
    .io_deq_19_bits_request_id (_multiDeq_io_deq_19_bits_request_id),
    .io_deq_20_ready           (_MemoryControllerFSM_20_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_20_valid           (_multiDeq_io_deq_20_valid),
    .io_deq_20_bits_rd_en      (_multiDeq_io_deq_20_bits_rd_en),
    .io_deq_20_bits_wr_en      (_multiDeq_io_deq_20_bits_wr_en),
    .io_deq_20_bits_addr       (_multiDeq_io_deq_20_bits_addr),
    .io_deq_20_bits_wdata      (_multiDeq_io_deq_20_bits_wdata),
    .io_deq_20_bits_request_id (_multiDeq_io_deq_20_bits_request_id),
    .io_deq_21_ready           (_MemoryControllerFSM_21_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_21_valid           (_multiDeq_io_deq_21_valid),
    .io_deq_21_bits_rd_en      (_multiDeq_io_deq_21_bits_rd_en),
    .io_deq_21_bits_wr_en      (_multiDeq_io_deq_21_bits_wr_en),
    .io_deq_21_bits_addr       (_multiDeq_io_deq_21_bits_addr),
    .io_deq_21_bits_wdata      (_multiDeq_io_deq_21_bits_wdata),
    .io_deq_21_bits_request_id (_multiDeq_io_deq_21_bits_request_id),
    .io_deq_22_ready           (_MemoryControllerFSM_22_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_22_valid           (_multiDeq_io_deq_22_valid),
    .io_deq_22_bits_rd_en      (_multiDeq_io_deq_22_bits_rd_en),
    .io_deq_22_bits_wr_en      (_multiDeq_io_deq_22_bits_wr_en),
    .io_deq_22_bits_addr       (_multiDeq_io_deq_22_bits_addr),
    .io_deq_22_bits_wdata      (_multiDeq_io_deq_22_bits_wdata),
    .io_deq_22_bits_request_id (_multiDeq_io_deq_22_bits_request_id),
    .io_deq_23_ready           (_MemoryControllerFSM_23_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_23_valid           (_multiDeq_io_deq_23_valid),
    .io_deq_23_bits_rd_en      (_multiDeq_io_deq_23_bits_rd_en),
    .io_deq_23_bits_wr_en      (_multiDeq_io_deq_23_bits_wr_en),
    .io_deq_23_bits_addr       (_multiDeq_io_deq_23_bits_addr),
    .io_deq_23_bits_wdata      (_multiDeq_io_deq_23_bits_wdata),
    .io_deq_23_bits_request_id (_multiDeq_io_deq_23_bits_request_id),
    .io_deq_24_ready           (_MemoryControllerFSM_24_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_24_valid           (_multiDeq_io_deq_24_valid),
    .io_deq_24_bits_rd_en      (_multiDeq_io_deq_24_bits_rd_en),
    .io_deq_24_bits_wr_en      (_multiDeq_io_deq_24_bits_wr_en),
    .io_deq_24_bits_addr       (_multiDeq_io_deq_24_bits_addr),
    .io_deq_24_bits_wdata      (_multiDeq_io_deq_24_bits_wdata),
    .io_deq_24_bits_request_id (_multiDeq_io_deq_24_bits_request_id),
    .io_deq_25_ready           (_MemoryControllerFSM_25_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_25_valid           (_multiDeq_io_deq_25_valid),
    .io_deq_25_bits_rd_en      (_multiDeq_io_deq_25_bits_rd_en),
    .io_deq_25_bits_wr_en      (_multiDeq_io_deq_25_bits_wr_en),
    .io_deq_25_bits_addr       (_multiDeq_io_deq_25_bits_addr),
    .io_deq_25_bits_wdata      (_multiDeq_io_deq_25_bits_wdata),
    .io_deq_25_bits_request_id (_multiDeq_io_deq_25_bits_request_id),
    .io_deq_26_ready           (_MemoryControllerFSM_26_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_26_valid           (_multiDeq_io_deq_26_valid),
    .io_deq_26_bits_rd_en      (_multiDeq_io_deq_26_bits_rd_en),
    .io_deq_26_bits_wr_en      (_multiDeq_io_deq_26_bits_wr_en),
    .io_deq_26_bits_addr       (_multiDeq_io_deq_26_bits_addr),
    .io_deq_26_bits_wdata      (_multiDeq_io_deq_26_bits_wdata),
    .io_deq_26_bits_request_id (_multiDeq_io_deq_26_bits_request_id),
    .io_deq_27_ready           (_MemoryControllerFSM_27_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_27_valid           (_multiDeq_io_deq_27_valid),
    .io_deq_27_bits_rd_en      (_multiDeq_io_deq_27_bits_rd_en),
    .io_deq_27_bits_wr_en      (_multiDeq_io_deq_27_bits_wr_en),
    .io_deq_27_bits_addr       (_multiDeq_io_deq_27_bits_addr),
    .io_deq_27_bits_wdata      (_multiDeq_io_deq_27_bits_wdata),
    .io_deq_27_bits_request_id (_multiDeq_io_deq_27_bits_request_id),
    .io_deq_28_ready           (_MemoryControllerFSM_28_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_28_valid           (_multiDeq_io_deq_28_valid),
    .io_deq_28_bits_rd_en      (_multiDeq_io_deq_28_bits_rd_en),
    .io_deq_28_bits_wr_en      (_multiDeq_io_deq_28_bits_wr_en),
    .io_deq_28_bits_addr       (_multiDeq_io_deq_28_bits_addr),
    .io_deq_28_bits_wdata      (_multiDeq_io_deq_28_bits_wdata),
    .io_deq_28_bits_request_id (_multiDeq_io_deq_28_bits_request_id),
    .io_deq_29_ready           (_MemoryControllerFSM_29_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_29_valid           (_multiDeq_io_deq_29_valid),
    .io_deq_29_bits_rd_en      (_multiDeq_io_deq_29_bits_rd_en),
    .io_deq_29_bits_wr_en      (_multiDeq_io_deq_29_bits_wr_en),
    .io_deq_29_bits_addr       (_multiDeq_io_deq_29_bits_addr),
    .io_deq_29_bits_wdata      (_multiDeq_io_deq_29_bits_wdata),
    .io_deq_29_bits_request_id (_multiDeq_io_deq_29_bits_request_id),
    .io_deq_30_ready           (_MemoryControllerFSM_30_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_30_valid           (_multiDeq_io_deq_30_valid),
    .io_deq_30_bits_rd_en      (_multiDeq_io_deq_30_bits_rd_en),
    .io_deq_30_bits_wr_en      (_multiDeq_io_deq_30_bits_wr_en),
    .io_deq_30_bits_addr       (_multiDeq_io_deq_30_bits_addr),
    .io_deq_30_bits_wdata      (_multiDeq_io_deq_30_bits_wdata),
    .io_deq_30_bits_request_id (_multiDeq_io_deq_30_bits_request_id),
    .io_deq_31_ready           (_MemoryControllerFSM_31_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_deq_31_valid           (_multiDeq_io_deq_31_valid),
    .io_deq_31_bits_rd_en      (_multiDeq_io_deq_31_bits_rd_en),
    .io_deq_31_bits_wr_en      (_multiDeq_io_deq_31_bits_wr_en),
    .io_deq_31_bits_addr       (_multiDeq_io_deq_31_bits_addr),
    .io_deq_31_bits_wdata      (_multiDeq_io_deq_31_bits_wdata),
    .io_deq_31_bits_request_id (_multiDeq_io_deq_31_bits_request_id),
    .io_counts_0               (io_fsmReqQueueCounts_0),
    .io_counts_1               (io_fsmReqQueueCounts_1),
    .io_counts_2               (io_fsmReqQueueCounts_2),
    .io_counts_3               (io_fsmReqQueueCounts_3),
    .io_counts_4               (io_fsmReqQueueCounts_4),
    .io_counts_5               (io_fsmReqQueueCounts_5),
    .io_counts_6               (io_fsmReqQueueCounts_6),
    .io_counts_7               (io_fsmReqQueueCounts_7),
    .io_counts_8               (io_fsmReqQueueCounts_8),
    .io_counts_9               (io_fsmReqQueueCounts_9),
    .io_counts_10              (io_fsmReqQueueCounts_10),
    .io_counts_11              (io_fsmReqQueueCounts_11),
    .io_counts_12              (io_fsmReqQueueCounts_12),
    .io_counts_13              (io_fsmReqQueueCounts_13),
    .io_counts_14              (io_fsmReqQueueCounts_14),
    .io_counts_15              (io_fsmReqQueueCounts_15),
    .io_counts_16              (io_fsmReqQueueCounts_16),
    .io_counts_17              (io_fsmReqQueueCounts_17),
    .io_counts_18              (io_fsmReqQueueCounts_18),
    .io_counts_19              (io_fsmReqQueueCounts_19),
    .io_counts_20              (io_fsmReqQueueCounts_20),
    .io_counts_21              (io_fsmReqQueueCounts_21),
    .io_counts_22              (io_fsmReqQueueCounts_22),
    .io_counts_23              (io_fsmReqQueueCounts_23),
    .io_counts_24              (io_fsmReqQueueCounts_24),
    .io_counts_25              (io_fsmReqQueueCounts_25),
    .io_counts_26              (io_fsmReqQueueCounts_26),
    .io_counts_27              (io_fsmReqQueueCounts_27),
    .io_counts_28              (io_fsmReqQueueCounts_28),
    .io_counts_29              (io_fsmReqQueueCounts_29),
    .io_counts_30              (io_fsmReqQueueCounts_30),
    .io_counts_31              (io_fsmReqQueueCounts_31)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:24]
  RRArbiter_3 cmdArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .clock                    (clock),
    .io_in_0_ready            (_cmdArb_io_in_0_ready),
    .io_in_0_valid            (_MemoryControllerFSM_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_addr        (_MemoryControllerFSM_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_data        (_MemoryControllerFSM_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_cs          (_MemoryControllerFSM_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_ras         (_MemoryControllerFSM_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_cas         (_MemoryControllerFSM_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_we          (_MemoryControllerFSM_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_request_id  (_MemoryControllerFSM_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_ready            (_cmdArb_io_in_1_ready),
    .io_in_1_valid            (_MemoryControllerFSM_1_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_addr        (_MemoryControllerFSM_1_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_data        (_MemoryControllerFSM_1_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_cs          (_MemoryControllerFSM_1_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_ras         (_MemoryControllerFSM_1_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_cas         (_MemoryControllerFSM_1_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_we          (_MemoryControllerFSM_1_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_request_id  (_MemoryControllerFSM_1_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_ready            (_cmdArb_io_in_2_ready),
    .io_in_2_valid            (_MemoryControllerFSM_2_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_addr        (_MemoryControllerFSM_2_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_data        (_MemoryControllerFSM_2_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_cs          (_MemoryControllerFSM_2_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_ras         (_MemoryControllerFSM_2_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_cas         (_MemoryControllerFSM_2_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_we          (_MemoryControllerFSM_2_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_request_id  (_MemoryControllerFSM_2_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_ready            (_cmdArb_io_in_3_ready),
    .io_in_3_valid            (_MemoryControllerFSM_3_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_addr        (_MemoryControllerFSM_3_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_data        (_MemoryControllerFSM_3_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_cs          (_MemoryControllerFSM_3_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_ras         (_MemoryControllerFSM_3_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_cas         (_MemoryControllerFSM_3_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_we          (_MemoryControllerFSM_3_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_request_id  (_MemoryControllerFSM_3_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_ready            (_cmdArb_io_in_4_ready),
    .io_in_4_valid            (_MemoryControllerFSM_4_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_addr        (_MemoryControllerFSM_4_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_data        (_MemoryControllerFSM_4_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_cs          (_MemoryControllerFSM_4_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_ras         (_MemoryControllerFSM_4_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_cas         (_MemoryControllerFSM_4_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_we          (_MemoryControllerFSM_4_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_request_id  (_MemoryControllerFSM_4_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_ready            (_cmdArb_io_in_5_ready),
    .io_in_5_valid            (_MemoryControllerFSM_5_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_addr        (_MemoryControllerFSM_5_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_data        (_MemoryControllerFSM_5_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_cs          (_MemoryControllerFSM_5_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_ras         (_MemoryControllerFSM_5_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_cas         (_MemoryControllerFSM_5_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_we          (_MemoryControllerFSM_5_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_request_id  (_MemoryControllerFSM_5_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_ready            (_cmdArb_io_in_6_ready),
    .io_in_6_valid            (_MemoryControllerFSM_6_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_addr        (_MemoryControllerFSM_6_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_data        (_MemoryControllerFSM_6_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_cs          (_MemoryControllerFSM_6_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_ras         (_MemoryControllerFSM_6_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_cas         (_MemoryControllerFSM_6_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_we          (_MemoryControllerFSM_6_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_request_id  (_MemoryControllerFSM_6_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_ready            (_cmdArb_io_in_7_ready),
    .io_in_7_valid            (_MemoryControllerFSM_7_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_addr        (_MemoryControllerFSM_7_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_data        (_MemoryControllerFSM_7_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_cs          (_MemoryControllerFSM_7_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_ras         (_MemoryControllerFSM_7_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_cas         (_MemoryControllerFSM_7_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_we          (_MemoryControllerFSM_7_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_request_id  (_MemoryControllerFSM_7_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_ready            (_cmdArb_io_in_8_ready),
    .io_in_8_valid            (_MemoryControllerFSM_8_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_addr        (_MemoryControllerFSM_8_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_data        (_MemoryControllerFSM_8_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_cs          (_MemoryControllerFSM_8_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_ras         (_MemoryControllerFSM_8_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_cas         (_MemoryControllerFSM_8_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_we          (_MemoryControllerFSM_8_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_request_id  (_MemoryControllerFSM_8_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_ready            (_cmdArb_io_in_9_ready),
    .io_in_9_valid            (_MemoryControllerFSM_9_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_addr        (_MemoryControllerFSM_9_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_data        (_MemoryControllerFSM_9_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_cs          (_MemoryControllerFSM_9_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_ras         (_MemoryControllerFSM_9_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_cas         (_MemoryControllerFSM_9_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_we          (_MemoryControllerFSM_9_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_request_id  (_MemoryControllerFSM_9_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_ready           (_cmdArb_io_in_10_ready),
    .io_in_10_valid           (_MemoryControllerFSM_10_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_addr       (_MemoryControllerFSM_10_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_data       (_MemoryControllerFSM_10_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_cs         (_MemoryControllerFSM_10_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_ras        (_MemoryControllerFSM_10_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_cas        (_MemoryControllerFSM_10_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_we         (_MemoryControllerFSM_10_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_request_id (_MemoryControllerFSM_10_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_ready           (_cmdArb_io_in_11_ready),
    .io_in_11_valid           (_MemoryControllerFSM_11_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_addr       (_MemoryControllerFSM_11_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_data       (_MemoryControllerFSM_11_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_cs         (_MemoryControllerFSM_11_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_ras        (_MemoryControllerFSM_11_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_cas        (_MemoryControllerFSM_11_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_we         (_MemoryControllerFSM_11_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_request_id (_MemoryControllerFSM_11_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_ready           (_cmdArb_io_in_12_ready),
    .io_in_12_valid           (_MemoryControllerFSM_12_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_addr       (_MemoryControllerFSM_12_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_data       (_MemoryControllerFSM_12_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_cs         (_MemoryControllerFSM_12_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_ras        (_MemoryControllerFSM_12_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_cas        (_MemoryControllerFSM_12_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_we         (_MemoryControllerFSM_12_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_request_id (_MemoryControllerFSM_12_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_ready           (_cmdArb_io_in_13_ready),
    .io_in_13_valid           (_MemoryControllerFSM_13_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_addr       (_MemoryControllerFSM_13_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_data       (_MemoryControllerFSM_13_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_cs         (_MemoryControllerFSM_13_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_ras        (_MemoryControllerFSM_13_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_cas        (_MemoryControllerFSM_13_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_we         (_MemoryControllerFSM_13_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_request_id (_MemoryControllerFSM_13_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_ready           (_cmdArb_io_in_14_ready),
    .io_in_14_valid           (_MemoryControllerFSM_14_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_addr       (_MemoryControllerFSM_14_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_data       (_MemoryControllerFSM_14_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_cs         (_MemoryControllerFSM_14_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_ras        (_MemoryControllerFSM_14_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_cas        (_MemoryControllerFSM_14_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_we         (_MemoryControllerFSM_14_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_request_id (_MemoryControllerFSM_14_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_ready           (_cmdArb_io_in_15_ready),
    .io_in_15_valid           (_MemoryControllerFSM_15_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_addr       (_MemoryControllerFSM_15_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_data       (_MemoryControllerFSM_15_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_cs         (_MemoryControllerFSM_15_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_ras        (_MemoryControllerFSM_15_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_cas        (_MemoryControllerFSM_15_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_we         (_MemoryControllerFSM_15_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_request_id (_MemoryControllerFSM_15_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_ready           (_cmdArb_io_in_16_ready),
    .io_in_16_valid           (_MemoryControllerFSM_16_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_addr       (_MemoryControllerFSM_16_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_data       (_MemoryControllerFSM_16_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_cs         (_MemoryControllerFSM_16_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_ras        (_MemoryControllerFSM_16_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_cas        (_MemoryControllerFSM_16_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_we         (_MemoryControllerFSM_16_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_request_id (_MemoryControllerFSM_16_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_ready           (_cmdArb_io_in_17_ready),
    .io_in_17_valid           (_MemoryControllerFSM_17_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_addr       (_MemoryControllerFSM_17_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_data       (_MemoryControllerFSM_17_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_cs         (_MemoryControllerFSM_17_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_ras        (_MemoryControllerFSM_17_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_cas        (_MemoryControllerFSM_17_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_we         (_MemoryControllerFSM_17_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_request_id (_MemoryControllerFSM_17_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_ready           (_cmdArb_io_in_18_ready),
    .io_in_18_valid           (_MemoryControllerFSM_18_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_addr       (_MemoryControllerFSM_18_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_data       (_MemoryControllerFSM_18_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_cs         (_MemoryControllerFSM_18_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_ras        (_MemoryControllerFSM_18_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_cas        (_MemoryControllerFSM_18_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_we         (_MemoryControllerFSM_18_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_request_id (_MemoryControllerFSM_18_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_ready           (_cmdArb_io_in_19_ready),
    .io_in_19_valid           (_MemoryControllerFSM_19_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_addr       (_MemoryControllerFSM_19_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_data       (_MemoryControllerFSM_19_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_cs         (_MemoryControllerFSM_19_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_ras        (_MemoryControllerFSM_19_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_cas        (_MemoryControllerFSM_19_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_we         (_MemoryControllerFSM_19_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_request_id (_MemoryControllerFSM_19_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_ready           (_cmdArb_io_in_20_ready),
    .io_in_20_valid           (_MemoryControllerFSM_20_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_addr       (_MemoryControllerFSM_20_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_data       (_MemoryControllerFSM_20_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_cs         (_MemoryControllerFSM_20_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_ras        (_MemoryControllerFSM_20_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_cas        (_MemoryControllerFSM_20_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_we         (_MemoryControllerFSM_20_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_request_id (_MemoryControllerFSM_20_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_ready           (_cmdArb_io_in_21_ready),
    .io_in_21_valid           (_MemoryControllerFSM_21_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_addr       (_MemoryControllerFSM_21_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_data       (_MemoryControllerFSM_21_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_cs         (_MemoryControllerFSM_21_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_ras        (_MemoryControllerFSM_21_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_cas        (_MemoryControllerFSM_21_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_we         (_MemoryControllerFSM_21_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_request_id (_MemoryControllerFSM_21_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_ready           (_cmdArb_io_in_22_ready),
    .io_in_22_valid           (_MemoryControllerFSM_22_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_addr       (_MemoryControllerFSM_22_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_data       (_MemoryControllerFSM_22_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_cs         (_MemoryControllerFSM_22_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_ras        (_MemoryControllerFSM_22_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_cas        (_MemoryControllerFSM_22_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_we         (_MemoryControllerFSM_22_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_request_id (_MemoryControllerFSM_22_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_ready           (_cmdArb_io_in_23_ready),
    .io_in_23_valid           (_MemoryControllerFSM_23_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_addr       (_MemoryControllerFSM_23_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_data       (_MemoryControllerFSM_23_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_cs         (_MemoryControllerFSM_23_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_ras        (_MemoryControllerFSM_23_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_cas        (_MemoryControllerFSM_23_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_we         (_MemoryControllerFSM_23_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_request_id (_MemoryControllerFSM_23_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_ready           (_cmdArb_io_in_24_ready),
    .io_in_24_valid           (_MemoryControllerFSM_24_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_addr       (_MemoryControllerFSM_24_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_data       (_MemoryControllerFSM_24_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_cs         (_MemoryControllerFSM_24_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_ras        (_MemoryControllerFSM_24_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_cas        (_MemoryControllerFSM_24_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_we         (_MemoryControllerFSM_24_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_request_id (_MemoryControllerFSM_24_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_ready           (_cmdArb_io_in_25_ready),
    .io_in_25_valid           (_MemoryControllerFSM_25_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_addr       (_MemoryControllerFSM_25_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_data       (_MemoryControllerFSM_25_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_cs         (_MemoryControllerFSM_25_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_ras        (_MemoryControllerFSM_25_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_cas        (_MemoryControllerFSM_25_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_we         (_MemoryControllerFSM_25_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_request_id (_MemoryControllerFSM_25_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_ready           (_cmdArb_io_in_26_ready),
    .io_in_26_valid           (_MemoryControllerFSM_26_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_addr       (_MemoryControllerFSM_26_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_data       (_MemoryControllerFSM_26_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_cs         (_MemoryControllerFSM_26_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_ras        (_MemoryControllerFSM_26_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_cas        (_MemoryControllerFSM_26_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_we         (_MemoryControllerFSM_26_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_request_id (_MemoryControllerFSM_26_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_ready           (_cmdArb_io_in_27_ready),
    .io_in_27_valid           (_MemoryControllerFSM_27_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_addr       (_MemoryControllerFSM_27_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_data       (_MemoryControllerFSM_27_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_cs         (_MemoryControllerFSM_27_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_ras        (_MemoryControllerFSM_27_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_cas        (_MemoryControllerFSM_27_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_we         (_MemoryControllerFSM_27_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_request_id (_MemoryControllerFSM_27_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_ready           (_cmdArb_io_in_28_ready),
    .io_in_28_valid           (_MemoryControllerFSM_28_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_addr       (_MemoryControllerFSM_28_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_data       (_MemoryControllerFSM_28_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_cs         (_MemoryControllerFSM_28_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_ras        (_MemoryControllerFSM_28_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_cas        (_MemoryControllerFSM_28_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_we         (_MemoryControllerFSM_28_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_request_id (_MemoryControllerFSM_28_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_ready           (_cmdArb_io_in_29_ready),
    .io_in_29_valid           (_MemoryControllerFSM_29_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_addr       (_MemoryControllerFSM_29_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_data       (_MemoryControllerFSM_29_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_cs         (_MemoryControllerFSM_29_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_ras        (_MemoryControllerFSM_29_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_cas        (_MemoryControllerFSM_29_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_we         (_MemoryControllerFSM_29_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_request_id (_MemoryControllerFSM_29_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_ready           (_cmdArb_io_in_30_ready),
    .io_in_30_valid           (_MemoryControllerFSM_30_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_addr       (_MemoryControllerFSM_30_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_data       (_MemoryControllerFSM_30_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_cs         (_MemoryControllerFSM_30_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_ras        (_MemoryControllerFSM_30_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_cas        (_MemoryControllerFSM_30_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_we         (_MemoryControllerFSM_30_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_request_id (_MemoryControllerFSM_30_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_ready           (_cmdArb_io_in_31_ready),
    .io_in_31_valid           (_MemoryControllerFSM_31_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_addr       (_MemoryControllerFSM_31_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_data       (_MemoryControllerFSM_31_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_cs         (_MemoryControllerFSM_31_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_ras        (_MemoryControllerFSM_31_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_cas        (_MemoryControllerFSM_31_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_we         (_MemoryControllerFSM_31_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_request_id (_MemoryControllerFSM_31_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_out_ready             (_cmdQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:40:24]
    .io_out_valid             (_cmdArb_io_out_valid),
    .io_out_bits_addr         (_cmdArb_io_out_bits_addr),
    .io_out_bits_data         (_cmdArb_io_out_bits_data),
    .io_out_bits_cs           (_cmdArb_io_out_bits_cs),
    .io_out_bits_ras          (_cmdArb_io_out_bits_ras),
    .io_out_bits_cas          (_cmdArb_io_out_bits_cas),
    .io_out_bits_we           (_cmdArb_io_out_bits_we),
    .io_out_bits_request_id   (_cmdArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
  AddressDecoder respDecoder (	// @[src/main/scala/memctrl/controller/MemoryController.scala:75:27]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDecoder_io_bankIndex),
    .io_bankGroupIndex (_respDecoder_io_bankGroupIndex),
    .io_rankIndex      (_respDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:75:27]
  RRArbiter_4 respArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
    .clock                    (clock),
    .io_in_0_ready            (_respArb_io_in_0_ready),
    .io_in_0_valid            (_MemoryControllerFSM_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_rd_en       (_MemoryControllerFSM_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_wr_en       (_MemoryControllerFSM_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_addr        (_MemoryControllerFSM_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_wdata       (_MemoryControllerFSM_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_data        (_MemoryControllerFSM_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_0_bits_request_id  (_MemoryControllerFSM_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_ready            (_respArb_io_in_1_ready),
    .io_in_1_valid            (_MemoryControllerFSM_1_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_rd_en       (_MemoryControllerFSM_1_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_wr_en       (_MemoryControllerFSM_1_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_addr        (_MemoryControllerFSM_1_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_wdata       (_MemoryControllerFSM_1_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_data        (_MemoryControllerFSM_1_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_1_bits_request_id  (_MemoryControllerFSM_1_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_ready            (_respArb_io_in_2_ready),
    .io_in_2_valid            (_MemoryControllerFSM_2_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_rd_en       (_MemoryControllerFSM_2_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_wr_en       (_MemoryControllerFSM_2_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_addr        (_MemoryControllerFSM_2_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_wdata       (_MemoryControllerFSM_2_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_data        (_MemoryControllerFSM_2_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_2_bits_request_id  (_MemoryControllerFSM_2_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_ready            (_respArb_io_in_3_ready),
    .io_in_3_valid            (_MemoryControllerFSM_3_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_rd_en       (_MemoryControllerFSM_3_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_wr_en       (_MemoryControllerFSM_3_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_addr        (_MemoryControllerFSM_3_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_wdata       (_MemoryControllerFSM_3_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_data        (_MemoryControllerFSM_3_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_3_bits_request_id  (_MemoryControllerFSM_3_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_ready            (_respArb_io_in_4_ready),
    .io_in_4_valid            (_MemoryControllerFSM_4_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_rd_en       (_MemoryControllerFSM_4_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_wr_en       (_MemoryControllerFSM_4_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_addr        (_MemoryControllerFSM_4_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_wdata       (_MemoryControllerFSM_4_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_data        (_MemoryControllerFSM_4_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_4_bits_request_id  (_MemoryControllerFSM_4_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_ready            (_respArb_io_in_5_ready),
    .io_in_5_valid            (_MemoryControllerFSM_5_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_rd_en       (_MemoryControllerFSM_5_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_wr_en       (_MemoryControllerFSM_5_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_addr        (_MemoryControllerFSM_5_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_wdata       (_MemoryControllerFSM_5_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_data        (_MemoryControllerFSM_5_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_5_bits_request_id  (_MemoryControllerFSM_5_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_ready            (_respArb_io_in_6_ready),
    .io_in_6_valid            (_MemoryControllerFSM_6_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_rd_en       (_MemoryControllerFSM_6_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_wr_en       (_MemoryControllerFSM_6_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_addr        (_MemoryControllerFSM_6_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_wdata       (_MemoryControllerFSM_6_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_data        (_MemoryControllerFSM_6_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_6_bits_request_id  (_MemoryControllerFSM_6_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_ready            (_respArb_io_in_7_ready),
    .io_in_7_valid            (_MemoryControllerFSM_7_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_rd_en       (_MemoryControllerFSM_7_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_wr_en       (_MemoryControllerFSM_7_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_addr        (_MemoryControllerFSM_7_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_wdata       (_MemoryControllerFSM_7_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_data        (_MemoryControllerFSM_7_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_7_bits_request_id  (_MemoryControllerFSM_7_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_ready            (_respArb_io_in_8_ready),
    .io_in_8_valid            (_MemoryControllerFSM_8_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_rd_en       (_MemoryControllerFSM_8_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_wr_en       (_MemoryControllerFSM_8_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_addr        (_MemoryControllerFSM_8_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_wdata       (_MemoryControllerFSM_8_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_data        (_MemoryControllerFSM_8_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_8_bits_request_id  (_MemoryControllerFSM_8_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_ready            (_respArb_io_in_9_ready),
    .io_in_9_valid            (_MemoryControllerFSM_9_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_rd_en       (_MemoryControllerFSM_9_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_wr_en       (_MemoryControllerFSM_9_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_addr        (_MemoryControllerFSM_9_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_wdata       (_MemoryControllerFSM_9_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_data        (_MemoryControllerFSM_9_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_9_bits_request_id  (_MemoryControllerFSM_9_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_ready           (_respArb_io_in_10_ready),
    .io_in_10_valid           (_MemoryControllerFSM_10_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_rd_en      (_MemoryControllerFSM_10_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_wr_en      (_MemoryControllerFSM_10_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_addr       (_MemoryControllerFSM_10_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_wdata      (_MemoryControllerFSM_10_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_data       (_MemoryControllerFSM_10_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_10_bits_request_id (_MemoryControllerFSM_10_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_ready           (_respArb_io_in_11_ready),
    .io_in_11_valid           (_MemoryControllerFSM_11_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_rd_en      (_MemoryControllerFSM_11_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_wr_en      (_MemoryControllerFSM_11_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_addr       (_MemoryControllerFSM_11_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_wdata      (_MemoryControllerFSM_11_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_data       (_MemoryControllerFSM_11_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_11_bits_request_id (_MemoryControllerFSM_11_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_ready           (_respArb_io_in_12_ready),
    .io_in_12_valid           (_MemoryControllerFSM_12_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_rd_en      (_MemoryControllerFSM_12_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_wr_en      (_MemoryControllerFSM_12_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_addr       (_MemoryControllerFSM_12_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_wdata      (_MemoryControllerFSM_12_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_data       (_MemoryControllerFSM_12_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_12_bits_request_id (_MemoryControllerFSM_12_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_ready           (_respArb_io_in_13_ready),
    .io_in_13_valid           (_MemoryControllerFSM_13_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_rd_en      (_MemoryControllerFSM_13_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_wr_en      (_MemoryControllerFSM_13_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_addr       (_MemoryControllerFSM_13_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_wdata      (_MemoryControllerFSM_13_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_data       (_MemoryControllerFSM_13_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_13_bits_request_id (_MemoryControllerFSM_13_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_ready           (_respArb_io_in_14_ready),
    .io_in_14_valid           (_MemoryControllerFSM_14_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_rd_en      (_MemoryControllerFSM_14_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_wr_en      (_MemoryControllerFSM_14_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_addr       (_MemoryControllerFSM_14_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_wdata      (_MemoryControllerFSM_14_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_data       (_MemoryControllerFSM_14_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_14_bits_request_id (_MemoryControllerFSM_14_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_ready           (_respArb_io_in_15_ready),
    .io_in_15_valid           (_MemoryControllerFSM_15_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_rd_en      (_MemoryControllerFSM_15_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_wr_en      (_MemoryControllerFSM_15_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_addr       (_MemoryControllerFSM_15_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_wdata      (_MemoryControllerFSM_15_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_data       (_MemoryControllerFSM_15_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_15_bits_request_id (_MemoryControllerFSM_15_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_ready           (_respArb_io_in_16_ready),
    .io_in_16_valid           (_MemoryControllerFSM_16_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_rd_en      (_MemoryControllerFSM_16_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_wr_en      (_MemoryControllerFSM_16_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_addr       (_MemoryControllerFSM_16_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_wdata      (_MemoryControllerFSM_16_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_data       (_MemoryControllerFSM_16_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_16_bits_request_id (_MemoryControllerFSM_16_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_ready           (_respArb_io_in_17_ready),
    .io_in_17_valid           (_MemoryControllerFSM_17_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_rd_en      (_MemoryControllerFSM_17_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_wr_en      (_MemoryControllerFSM_17_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_addr       (_MemoryControllerFSM_17_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_wdata      (_MemoryControllerFSM_17_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_data       (_MemoryControllerFSM_17_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_17_bits_request_id (_MemoryControllerFSM_17_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_ready           (_respArb_io_in_18_ready),
    .io_in_18_valid           (_MemoryControllerFSM_18_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_rd_en      (_MemoryControllerFSM_18_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_wr_en      (_MemoryControllerFSM_18_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_addr       (_MemoryControllerFSM_18_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_wdata      (_MemoryControllerFSM_18_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_data       (_MemoryControllerFSM_18_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_18_bits_request_id (_MemoryControllerFSM_18_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_ready           (_respArb_io_in_19_ready),
    .io_in_19_valid           (_MemoryControllerFSM_19_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_rd_en      (_MemoryControllerFSM_19_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_wr_en      (_MemoryControllerFSM_19_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_addr       (_MemoryControllerFSM_19_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_wdata      (_MemoryControllerFSM_19_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_data       (_MemoryControllerFSM_19_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_19_bits_request_id (_MemoryControllerFSM_19_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_ready           (_respArb_io_in_20_ready),
    .io_in_20_valid           (_MemoryControllerFSM_20_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_rd_en      (_MemoryControllerFSM_20_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_wr_en      (_MemoryControllerFSM_20_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_addr       (_MemoryControllerFSM_20_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_wdata      (_MemoryControllerFSM_20_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_data       (_MemoryControllerFSM_20_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_20_bits_request_id (_MemoryControllerFSM_20_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_ready           (_respArb_io_in_21_ready),
    .io_in_21_valid           (_MemoryControllerFSM_21_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_rd_en      (_MemoryControllerFSM_21_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_wr_en      (_MemoryControllerFSM_21_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_addr       (_MemoryControllerFSM_21_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_wdata      (_MemoryControllerFSM_21_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_data       (_MemoryControllerFSM_21_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_21_bits_request_id (_MemoryControllerFSM_21_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_ready           (_respArb_io_in_22_ready),
    .io_in_22_valid           (_MemoryControllerFSM_22_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_rd_en      (_MemoryControllerFSM_22_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_wr_en      (_MemoryControllerFSM_22_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_addr       (_MemoryControllerFSM_22_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_wdata      (_MemoryControllerFSM_22_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_data       (_MemoryControllerFSM_22_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_22_bits_request_id (_MemoryControllerFSM_22_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_ready           (_respArb_io_in_23_ready),
    .io_in_23_valid           (_MemoryControllerFSM_23_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_rd_en      (_MemoryControllerFSM_23_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_wr_en      (_MemoryControllerFSM_23_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_addr       (_MemoryControllerFSM_23_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_wdata      (_MemoryControllerFSM_23_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_data       (_MemoryControllerFSM_23_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_23_bits_request_id (_MemoryControllerFSM_23_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_ready           (_respArb_io_in_24_ready),
    .io_in_24_valid           (_MemoryControllerFSM_24_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_rd_en      (_MemoryControllerFSM_24_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_wr_en      (_MemoryControllerFSM_24_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_addr       (_MemoryControllerFSM_24_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_wdata      (_MemoryControllerFSM_24_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_data       (_MemoryControllerFSM_24_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_24_bits_request_id (_MemoryControllerFSM_24_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_ready           (_respArb_io_in_25_ready),
    .io_in_25_valid           (_MemoryControllerFSM_25_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_rd_en      (_MemoryControllerFSM_25_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_wr_en      (_MemoryControllerFSM_25_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_addr       (_MemoryControllerFSM_25_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_wdata      (_MemoryControllerFSM_25_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_data       (_MemoryControllerFSM_25_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_25_bits_request_id (_MemoryControllerFSM_25_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_ready           (_respArb_io_in_26_ready),
    .io_in_26_valid           (_MemoryControllerFSM_26_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_rd_en      (_MemoryControllerFSM_26_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_wr_en      (_MemoryControllerFSM_26_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_addr       (_MemoryControllerFSM_26_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_wdata      (_MemoryControllerFSM_26_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_data       (_MemoryControllerFSM_26_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_26_bits_request_id (_MemoryControllerFSM_26_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_ready           (_respArb_io_in_27_ready),
    .io_in_27_valid           (_MemoryControllerFSM_27_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_rd_en      (_MemoryControllerFSM_27_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_wr_en      (_MemoryControllerFSM_27_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_addr       (_MemoryControllerFSM_27_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_wdata      (_MemoryControllerFSM_27_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_data       (_MemoryControllerFSM_27_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_27_bits_request_id (_MemoryControllerFSM_27_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_ready           (_respArb_io_in_28_ready),
    .io_in_28_valid           (_MemoryControllerFSM_28_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_rd_en      (_MemoryControllerFSM_28_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_wr_en      (_MemoryControllerFSM_28_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_addr       (_MemoryControllerFSM_28_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_wdata      (_MemoryControllerFSM_28_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_data       (_MemoryControllerFSM_28_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_28_bits_request_id (_MemoryControllerFSM_28_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_ready           (_respArb_io_in_29_ready),
    .io_in_29_valid           (_MemoryControllerFSM_29_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_rd_en      (_MemoryControllerFSM_29_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_wr_en      (_MemoryControllerFSM_29_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_addr       (_MemoryControllerFSM_29_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_wdata      (_MemoryControllerFSM_29_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_data       (_MemoryControllerFSM_29_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_29_bits_request_id (_MemoryControllerFSM_29_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_ready           (_respArb_io_in_30_ready),
    .io_in_30_valid           (_MemoryControllerFSM_30_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_rd_en      (_MemoryControllerFSM_30_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_wr_en      (_MemoryControllerFSM_30_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_addr       (_MemoryControllerFSM_30_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_wdata      (_MemoryControllerFSM_30_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_data       (_MemoryControllerFSM_30_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_30_bits_request_id (_MemoryControllerFSM_30_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_ready           (_respArb_io_in_31_ready),
    .io_in_31_valid           (_MemoryControllerFSM_31_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_rd_en      (_MemoryControllerFSM_31_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_wr_en      (_MemoryControllerFSM_31_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_addr       (_MemoryControllerFSM_31_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_wdata      (_MemoryControllerFSM_31_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_data       (_MemoryControllerFSM_31_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_in_31_bits_request_id (_MemoryControllerFSM_31_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:54:11]
    .io_out_ready             (_respQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:33:25]
    .io_out_valid             (_respArb_io_out_valid),
    .io_out_bits_rd_en        (_respArb_io_out_bits_rd_en),
    .io_out_bits_wr_en        (_respArb_io_out_bits_wr_en),
    .io_out_bits_addr         (_respArb_io_out_bits_addr),
    .io_out_bits_wdata        (_respArb_io_out_bits_wdata),
    .io_out_bits_data         (_respArb_io_out_bits_data),
    .io_out_bits_request_id   (_respArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:108:23]
  CommandQueuePerformanceStatistics tracker (	// @[src/main/scala/memctrl/controller/MemoryController.scala:118:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (_cmdQueue_io_enq_ready & _cmdArb_io_out_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/MemoryController.scala:40:24, :68:22]
    .io_in_bits_addr        (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_in_bits_data        (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_in_bits_cs          (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_in_bits_ras         (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_in_bits_cas         (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_in_bits_we          (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_in_bits_request_id  (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:68:22]
    .io_out_fire            (casez_tmp & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/MemoryController.scala:105:20]
    .io_out_bits_addr       (io_phyResp_bits_addr),
    .io_out_bits_data       (io_phyResp_bits_data),
    .io_out_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:118:25]
  assign io_phyResp_ready = casez_tmp;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :105:20]
  assign io_rankState_0 =
    _io_rankState_0_T_27 < _MemoryControllerFSM_15_io_stateOut
      ? _MemoryControllerFSM_15_io_stateOut
      : _io_rankState_0_T_27;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :54:11, :128:55]
  assign io_rankState_1 =
    _io_rankState_1_T_27 < _MemoryControllerFSM_31_io_stateOut
      ? _MemoryControllerFSM_31_io_stateOut
      : _io_rankState_1_T_27;	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :54:11, :128:55]
  assign io_respQueueCount = {3'h0, _respQueue_io_count};	// @[src/main/scala/memctrl/controller/MemoryController.scala:9:7, :33:25, :37:21]
endmodule

module SystemQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
               reset,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:60:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:68:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:68:29]
    else	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:68:29, :69:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
    initial begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
        end	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7, :68:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:59:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SystemQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:72:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:68:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:72:23]
  SystemQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:73:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:68:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:73:23]
endmodule

module SingleChannelSystem(	// @[src/main/scala/memctrl/System.scala:28:7]
  input         clock,	// @[src/main/scala/memctrl/System.scala:28:7]
                reset,	// @[src/main/scala/memctrl/System.scala:28:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/System.scala:31:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:31:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/System.scala:31:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/System.scala:31:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:31:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/System.scala:31:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_rankState_1,	// @[src/main/scala/memctrl/System.scala:31:14]
  output [3:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_respQueueCount,	// @[src/main/scala/memctrl/System.scala:31:14]
  output [2:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_15,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_16,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_17,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_18,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_19,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_20,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_21,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_22,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_23,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_24,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_25,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_26,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_27,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_28,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_29,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_30,	// @[src/main/scala/memctrl/System.scala:31:14]
                io_fsmReqQueueCounts_31,	// @[src/main/scala/memctrl/System.scala:31:14]
  output [1:0]  io_activeRanks	// @[src/main/scala/memctrl/System.scala:31:14]
);

  wire        _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire [31:0] _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire [31:0] _memory_controller_io_out_bits_request_id;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_memCmd_valid;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire [31:0] _memory_controller_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire [31:0] _memory_controller_io_memCmd_bits_data;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_memCmd_bits_we;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire [31:0] _memory_controller_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_phyResp_ready;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire [2:0]  _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire [2:0]  _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_reqQueueCount;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_0;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_1;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_2;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_3;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_4;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_5;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_6;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_7;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_8;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_9;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_10;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_11;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_12;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_13;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_14;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_15;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_16;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_17;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_18;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_19;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_20;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_21;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_22;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_23;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_24;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_25;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_26;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_27;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_28;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_29;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_30;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _memory_controller_io_fsmReqQueueCounts_31;	// @[src/main/scala/memctrl/System.scala:42:33]
  wire        _channel_io_memCmd_ready;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _channel_io_phyResp_valid;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _channel_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _channel_io_phyResp_bits_data;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _channel_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/System.scala:33:33]
  reg  [31:0] requestId;	// @[src/main/scala/memctrl/System.scala:59:26]
  wire        inputFire = io_in_valid & _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:42:33, :62:32]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/System.scala:28:7]
    if (reset)	// @[src/main/scala/memctrl/System.scala:28:7]
      requestId <= 32'h0;	// @[src/main/scala/memctrl/System.scala:59:26]
    else if (inputFire)	// @[src/main/scala/memctrl/System.scala:62:32]
      requestId <= requestId + 32'h1;	// @[src/main/scala/memctrl/System.scala:59:26, :67:28]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/System.scala:28:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/System.scala:28:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/System.scala:28:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/memctrl/System.scala:28:7]
    initial begin	// @[src/main/scala/memctrl/System.scala:28:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/System.scala:28:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/System.scala:28:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/System.scala:28:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/memctrl/System.scala:28:7]
        requestId = _RANDOM[/*Zero width*/ 1'b0];	// @[src/main/scala/memctrl/System.scala:28:7, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/System.scala:28:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/System.scala:28:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Channel channel (	// @[src/main/scala/memctrl/System.scala:33:33]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channel_io_memCmd_ready),
    .io_memCmd_valid            (_memory_controller_io_memCmd_valid),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_memCmd_bits_addr        (_memory_controller_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_memCmd_bits_data        (_memory_controller_io_memCmd_bits_data),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_memCmd_bits_cs          (_memory_controller_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_memCmd_bits_ras         (_memory_controller_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_memCmd_bits_cas         (_memory_controller_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_memCmd_bits_we          (_memory_controller_io_memCmd_bits_we),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_memCmd_bits_request_id  (_memory_controller_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_phyResp_ready           (_memory_controller_io_phyResp_ready),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_phyResp_valid           (_channel_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channel_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channel_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channel_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/System.scala:33:33]
  MultiRankMemoryController memory_controller (	// @[src/main/scala/memctrl/System.scala:42:33]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_memory_controller_io_in_ready),
    .io_in_valid                (io_in_valid),
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/System.scala:59:26]
    .io_out_ready               (io_out_ready),
    .io_out_valid               (_memory_controller_io_out_valid),
    .io_out_bits_rd_en          (_memory_controller_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_memory_controller_io_out_bits_wr_en),
    .io_out_bits_addr           (_memory_controller_io_out_bits_addr),
    .io_out_bits_wdata          (io_out_bits_wdata),
    .io_out_bits_data           (io_out_bits_data),
    .io_out_bits_request_id     (_memory_controller_io_out_bits_request_id),
    .io_memCmd_ready            (_channel_io_memCmd_ready),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_valid            (_memory_controller_io_memCmd_valid),
    .io_memCmd_bits_addr        (_memory_controller_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_memory_controller_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_memory_controller_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_memory_controller_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_memory_controller_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_memory_controller_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_memory_controller_io_memCmd_bits_request_id),
    .io_phyResp_ready           (_memory_controller_io_phyResp_ready),
    .io_phyResp_valid           (_channel_io_phyResp_valid),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_phyResp_bits_addr       (_channel_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_phyResp_bits_data       (_channel_io_phyResp_bits_data),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_phyResp_bits_request_id (_channel_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_rankState_0             (_memory_controller_io_rankState_0),
    .io_rankState_1             (_memory_controller_io_rankState_1),
    .io_reqQueueCount           (_memory_controller_io_reqQueueCount),
    .io_respQueueCount          (io_respQueueCount),
    .io_fsmReqQueueCounts_0     (_memory_controller_io_fsmReqQueueCounts_0),
    .io_fsmReqQueueCounts_1     (_memory_controller_io_fsmReqQueueCounts_1),
    .io_fsmReqQueueCounts_2     (_memory_controller_io_fsmReqQueueCounts_2),
    .io_fsmReqQueueCounts_3     (_memory_controller_io_fsmReqQueueCounts_3),
    .io_fsmReqQueueCounts_4     (_memory_controller_io_fsmReqQueueCounts_4),
    .io_fsmReqQueueCounts_5     (_memory_controller_io_fsmReqQueueCounts_5),
    .io_fsmReqQueueCounts_6     (_memory_controller_io_fsmReqQueueCounts_6),
    .io_fsmReqQueueCounts_7     (_memory_controller_io_fsmReqQueueCounts_7),
    .io_fsmReqQueueCounts_8     (_memory_controller_io_fsmReqQueueCounts_8),
    .io_fsmReqQueueCounts_9     (_memory_controller_io_fsmReqQueueCounts_9),
    .io_fsmReqQueueCounts_10    (_memory_controller_io_fsmReqQueueCounts_10),
    .io_fsmReqQueueCounts_11    (_memory_controller_io_fsmReqQueueCounts_11),
    .io_fsmReqQueueCounts_12    (_memory_controller_io_fsmReqQueueCounts_12),
    .io_fsmReqQueueCounts_13    (_memory_controller_io_fsmReqQueueCounts_13),
    .io_fsmReqQueueCounts_14    (_memory_controller_io_fsmReqQueueCounts_14),
    .io_fsmReqQueueCounts_15    (_memory_controller_io_fsmReqQueueCounts_15),
    .io_fsmReqQueueCounts_16    (_memory_controller_io_fsmReqQueueCounts_16),
    .io_fsmReqQueueCounts_17    (_memory_controller_io_fsmReqQueueCounts_17),
    .io_fsmReqQueueCounts_18    (_memory_controller_io_fsmReqQueueCounts_18),
    .io_fsmReqQueueCounts_19    (_memory_controller_io_fsmReqQueueCounts_19),
    .io_fsmReqQueueCounts_20    (_memory_controller_io_fsmReqQueueCounts_20),
    .io_fsmReqQueueCounts_21    (_memory_controller_io_fsmReqQueueCounts_21),
    .io_fsmReqQueueCounts_22    (_memory_controller_io_fsmReqQueueCounts_22),
    .io_fsmReqQueueCounts_23    (_memory_controller_io_fsmReqQueueCounts_23),
    .io_fsmReqQueueCounts_24    (_memory_controller_io_fsmReqQueueCounts_24),
    .io_fsmReqQueueCounts_25    (_memory_controller_io_fsmReqQueueCounts_25),
    .io_fsmReqQueueCounts_26    (_memory_controller_io_fsmReqQueueCounts_26),
    .io_fsmReqQueueCounts_27    (_memory_controller_io_fsmReqQueueCounts_27),
    .io_fsmReqQueueCounts_28    (_memory_controller_io_fsmReqQueueCounts_28),
    .io_fsmReqQueueCounts_29    (_memory_controller_io_fsmReqQueueCounts_29),
    .io_fsmReqQueueCounts_30    (_memory_controller_io_fsmReqQueueCounts_30),
    .io_fsmReqQueueCounts_31    (_memory_controller_io_fsmReqQueueCounts_31)
  );	// @[src/main/scala/memctrl/System.scala:42:33]
  SystemQueuePerformanceStatistics perfStats (	// @[src/main/scala/memctrl/System.scala:88:27]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire),	// @[src/main/scala/memctrl/System.scala:62:32]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/System.scala:59:26]
    .io_out_fire            (_memory_controller_io_out_valid & io_out_ready),	// @[src/main/scala/memctrl/System.scala:42:33, :63:33]
    .io_out_bits_rd_en      (_memory_controller_io_out_bits_rd_en),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_out_bits_wr_en      (_memory_controller_io_out_bits_wr_en),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_out_bits_addr       (_memory_controller_io_out_bits_addr),	// @[src/main/scala/memctrl/System.scala:42:33]
    .io_out_bits_request_id (_memory_controller_io_out_bits_request_id)	// @[src/main/scala/memctrl/System.scala:42:33]
  );	// @[src/main/scala/memctrl/System.scala:88:27]
  assign io_in_ready = _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_out_valid = _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_out_bits_rd_en = _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_out_bits_wr_en = _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_out_bits_addr = _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_out_bits_request_id = _memory_controller_io_out_bits_request_id;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_rankState_0 = _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_rankState_1 = _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:28:7, :42:33]
  assign io_reqQueueCount = {3'h0, _memory_controller_io_reqQueueCount};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :99:24]
  assign io_fsmReqQueueCounts_0 = {2'h0, _memory_controller_io_fsmReqQueueCounts_0};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_1 = {2'h0, _memory_controller_io_fsmReqQueueCounts_1};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_2 = {2'h0, _memory_controller_io_fsmReqQueueCounts_2};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_3 = {2'h0, _memory_controller_io_fsmReqQueueCounts_3};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_4 = {2'h0, _memory_controller_io_fsmReqQueueCounts_4};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_5 = {2'h0, _memory_controller_io_fsmReqQueueCounts_5};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_6 = {2'h0, _memory_controller_io_fsmReqQueueCounts_6};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_7 = {2'h0, _memory_controller_io_fsmReqQueueCounts_7};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_8 = {2'h0, _memory_controller_io_fsmReqQueueCounts_8};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_9 = {2'h0, _memory_controller_io_fsmReqQueueCounts_9};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_10 = {2'h0, _memory_controller_io_fsmReqQueueCounts_10};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_11 = {2'h0, _memory_controller_io_fsmReqQueueCounts_11};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_12 = {2'h0, _memory_controller_io_fsmReqQueueCounts_12};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_13 = {2'h0, _memory_controller_io_fsmReqQueueCounts_13};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_14 = {2'h0, _memory_controller_io_fsmReqQueueCounts_14};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_15 = {2'h0, _memory_controller_io_fsmReqQueueCounts_15};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_16 = {2'h0, _memory_controller_io_fsmReqQueueCounts_16};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_17 = {2'h0, _memory_controller_io_fsmReqQueueCounts_17};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_18 = {2'h0, _memory_controller_io_fsmReqQueueCounts_18};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_19 = {2'h0, _memory_controller_io_fsmReqQueueCounts_19};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_20 = {2'h0, _memory_controller_io_fsmReqQueueCounts_20};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_21 = {2'h0, _memory_controller_io_fsmReqQueueCounts_21};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_22 = {2'h0, _memory_controller_io_fsmReqQueueCounts_22};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_23 = {2'h0, _memory_controller_io_fsmReqQueueCounts_23};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_24 = {2'h0, _memory_controller_io_fsmReqQueueCounts_24};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_25 = {2'h0, _memory_controller_io_fsmReqQueueCounts_25};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_26 = {2'h0, _memory_controller_io_fsmReqQueueCounts_26};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_27 = {2'h0, _memory_controller_io_fsmReqQueueCounts_27};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_28 = {2'h0, _memory_controller_io_fsmReqQueueCounts_28};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_29 = {2'h0, _memory_controller_io_fsmReqQueueCounts_29};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_30 = {2'h0, _memory_controller_io_fsmReqQueueCounts_30};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_fsmReqQueueCounts_31 = {2'h0, _memory_controller_io_fsmReqQueueCounts_31};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :101:24]
  assign io_activeRanks =
    {1'h0, |_memory_controller_io_rankState_0}
    + {1'h0, |_memory_controller_io_rankState_1};	// @[src/main/scala/memctrl/System.scala:28:7, :42:33, :104:{62,65}]
endmodule



// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0 
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;
    
    initial begin
        $sformat(filename, "bank_req_queue_stats_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "bank_resp_queue_stats_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsInput #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "input_request_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsOutput #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "output_response_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0 
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_request_queue_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_response_queue_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_request_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_response_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("input_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG INPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("output_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG OUTPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle);
        end
    end
endmodule
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

