<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="ants_master::work"/><component name="ants_master_MSS::work"/><component name="n64_magic_box::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><device die="IP4X3M1" family="SmartFusion" package="fg484"/><SmartGen version="8.0"/></workspace>