{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1538328706437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1538328706438 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EX1 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"EX1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538328706446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538328706480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538328706480 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538328706570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538328706580 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1538328706770 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538328706790 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1538328706790 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538328706790 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538328706790 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538328706790 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538328706790 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538328706790 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538328706790 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538328706790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EX1.sdc " "Synopsys Design Constraints File file not found: 'EX1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538328707089 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538328707089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538328707099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538328707099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538328707099 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538328707099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538328707099 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538328707099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538328707099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1538328707099 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538328707099 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538328707109 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1538328707109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538328707599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538328707619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538328707629 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538328707729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538328707729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538328708110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1538328708380 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538328708380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1538328708410 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1538328708410 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538328708410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538328708420 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1538328708580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538328708590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538328708780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538328708780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538328709110 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538328709640 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 MAX 10 " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON 3.3-V LVTTL H5 " "Pin BUTTON uses I/O standard 3.3-V LVTTL at H5" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BUTTON } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 48 -1328 -1152 64 "BUTTON" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A0 3.3-V LVTTL E1 " "Pin A0 uses I/O standard 3.3-V LVTTL at E1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { A0 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -248 -1152 -976 -232 "A0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL C2 " "Pin A1 uses I/O standard 3.3-V LVTTL at C2" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { A1 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -232 -1152 -976 -216 "A1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1 3.3-V LVTTL E3 " "Pin B1 uses I/O standard 3.3-V LVTTL at E3" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { B1 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -104 -1144 -968 -88 "B1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S0 3.3-V LVTTL E4 " "Pin S0 uses I/O standard 3.3-V LVTTL at E4" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S0 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S0" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -256 -80 464 "S0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S1 3.3-V LVTTL H8 " "Pin S1 uses I/O standard 3.3-V LVTTL at H8" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S1 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -256 -80 480 "S1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B0 3.3-V LVTTL D1 " "Pin B0 uses I/O standard 3.3-V LVTTL at D1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { B0 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B0" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 -1144 -968 -104 "B0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S2 3.3-V LVTTL K10 " "Pin S2 uses I/O standard 3.3-V LVTTL at K10" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S2 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 480 -256 -80 496 "S2" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2 3.3-V LVTTL C1 " "Pin A2 uses I/O standard 3.3-V LVTTL at C1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { A2 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -216 -1152 -976 -200 "A2" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B2 3.3-V LVTTL F1 " "Pin B2 uses I/O standard 3.3-V LVTTL at F1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { B2 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -88 -1144 -968 -72 "B2" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538328709750 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1538328709750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/output_files/EX1.fit.smsg " "Generated suppressed messages file Z:/Istanolion/Documents/GitHub/DDEX/DDEX/output_files/EX1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538328709780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5470 " "Peak virtual memory: 5470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538328710170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 12:31:50 2018 " "Processing ended: Sun Sep 30 12:31:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538328710170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538328710170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538328710170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538328710170 ""}
