{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1520437520111 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IrDA EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"IrDA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520437520189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520437520213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520437520213 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520437520410 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "43.97 1 0 4 " "Fitter is preserving placement for 43.97 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1520437520864 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520437520892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520437520892 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1520437520892 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 6142 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520437520902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 6143 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520437520902 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1520437520902 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1520437520911 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "decoder:decoder\|tickgen:tick_gen\|tick_burst~clkctrl 0 decoder:decoder\|tickgen:tick_gen\|tick_burst " "Clock Control Block decoder:decoder\|tickgen:tick_gen\|tick_burst~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block decoder:decoder\|tickgen:tick_gen\|tick_burst. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/Tick_generator.vhd" 12 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_burst~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1424 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1520437520946 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "CLK~clkctrl 0 CLK " "Clock Control Block CLK~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block CLK. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1520437520946 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "Encoder:encoder\|MAE_emission:MAE_emission\|clear~clkctrl 0 Encoder:encoder\|MAE_emission:MAE_emission\|clear " "Clock Control Block Encoder:encoder\|MAE_emission:MAE_emission\|clear~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block Encoder:encoder\|MAE_emission:MAE_emission\|clear. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_emission.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|clear~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1427 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1520437520946 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "rst~clkctrl 0 rst " "Clock Control Block rst~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block rst. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1520437520946 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1520437521201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1520437521201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1520437521201 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1520437521201 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IrDA.sdc " "Synopsys Design Constraints File file not found: 'IrDA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1520437521217 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1520437521226 "|IrDA|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "decoder:decoder\|tickgen:tick_gen\|tick_burst " "Node: decoder:decoder\|tickgen:tick_gen\|tick_burst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1520437521226 "|IrDA|decoder:decoder|tickgen:tick_gen|tick_burst"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1520437521245 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1520437521245 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1520437521245 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1520437521245 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1520437521245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "CLK~clkctrl Global Clock CLKCTRL_G2 " "Promoted CLK~clkctrl to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""}  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { CLK } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "Encoder:encoder\|MAE_emission:MAE_emission\|clear  " "Promoted node Encoder:encoder\|MAE_emission:MAE_emission\|clear " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "Encoder:encoder\|MAE_emission:MAE_emission\|clear~clkctrl Global Clock " "Promoted Encoder:encoder\|MAE_emission:MAE_emission\|clear~clkctrl to use location or clock signal Global Clock" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_emission.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|clear~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1427 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|Manchester_Generator:ManchesterGenerator\|process_0~0 " "Destination node Encoder:encoder\|Manchester_Generator:ManchesterGenerator\|process_0~0" {  } { { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|Manchester_Generator:ManchesterGenerator|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|MAE_emission:MAE_emission\|Selector7~0 " "Destination node Encoder:encoder\|MAE_emission:MAE_emission\|Selector7~0" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_emission.vhd" 31 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|Selector7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1520437521334 ""}  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_emission.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "rst (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Promoted node rst (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "rst~clkctrl Global Clock CLKCTRL_G6 " "Promoted rst~clkctrl to use location or clock signal Global Clock CLKCTRL_G6" {  } { { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_Decoder:decoder\|error_sig " "Destination node decoder:decoder\|MAE_Decoder:decoder\|error_sig" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_decoder.vhd" 14 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_Decoder:decoder|error_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_Decoder:decoder\|enable " "Destination node decoder:decoder\|MAE_Decoder:decoder\|enable" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_decoder.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_Decoder:decoder|enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|Burst_Generator:BurstGenerator\|Out_burst~0 " "Destination node Encoder:encoder\|Burst_Generator:BurstGenerator\|Out_burst~0" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/Burst_Generator.vhd" 10 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|Burst_Generator:BurstGenerator|Out_burst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|Manchester_Generator:ManchesterGenerator\|process_0~0 " "Destination node Encoder:encoder\|Manchester_Generator:ManchesterGenerator\|process_0~0" {  } { { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|Manchester_Generator:ManchesterGenerator|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_Decoder:decoder\|i\[0\]~2 " "Destination node decoder:decoder\|MAE_Decoder:decoder\|i\[0\]~2" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_decoder.vhd" 31 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_Decoder:decoder|i[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 614 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Encoder:encoder\|MAE_emission:MAE_emission\|reg\[11\]~0 " "Destination node Encoder:encoder\|MAE_emission:MAE_emission\|reg\[11\]~0" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_emission.vhd" 23 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Encoder:encoder|MAE_emission:MAE_emission|reg[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 866 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1520437521334 ""}  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { rst } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../Source/IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/IrDA.vhd" 6 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1425 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""}  } { { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1411 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "decoder:decoder\|tickgen:tick_gen\|tick_burst  " "Promoted node decoder:decoder\|tickgen:tick_gen\|tick_burst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "decoder:decoder\|tickgen:tick_gen\|tick_burst~clkctrl Global Clock " "Automatically promoted decoder:decoder\|tickgen:tick_gen\|tick_burst~clkctrl to use location or clock signal Global Clock" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/Tick_generator.vhd" 12 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_burst~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1424 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_deburst:deburst\|trame_deburst " "Destination node decoder:decoder\|MAE_deburst:deburst\|trame_deburst" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_deburst.vhd" 7 0 0 } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "decoder:decoder\|MAE_deburst:deburst\|trame_deburst" } } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_deburst:deburst|trame_deburst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_deburst:deburst\|EP.E0 " "Destination node decoder:decoder\|MAE_deburst:deburst\|EP.E0" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_deburst.vhd" 13 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_deburst:deburst|EP.E0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_deburst:deburst\|EP.E3 " "Destination node decoder:decoder\|MAE_deburst:deburst\|EP.E3" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_deburst.vhd" 13 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_deburst:deburst|EP.E3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_deburst:deburst\|EP.E2 " "Destination node decoder:decoder\|MAE_deburst:deburst\|EP.E2" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_deburst.vhd" 13 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_deburst:deburst|EP.E2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:decoder\|MAE_deburst:deburst\|EP.E1 " "Destination node decoder:decoder\|MAE_deburst:deburst\|EP.E1" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/MAE_deburst.vhd" 13 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|MAE_deburst:deburst|EP.E1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1520437521335 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Source/Tick_generator.vhd" 12 0 0 } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "decoder:decoder\|tickgen:tick_gen\|tick_burst" } } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:decoder|tickgen:tick_gen|tick_burst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 3040 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1974 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521335 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1520437521335 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 2554 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1749 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 2833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521336 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1520437521336 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1546 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520437521336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1650 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521336 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520437521336 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1520437521336 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 0 { 0 ""} 0 1455 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520437521336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1520437521563 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520437521565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520437521566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520437521570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520437521573 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1520437521575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1520437521575 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1520437521577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1520437521578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1520437521581 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520437521581 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520437521616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520437522475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520437522876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520437522895 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520437523684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520437523685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520437523930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "39.36 " "Router is attempting to preserve 39.36 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1520437524481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3521528/Projet/IrDA/Fit/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1520437525303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520437525303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520437525534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1520437525537 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1520437525537 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520437525537 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1520437525609 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520437525617 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[0\] 0 " "Pin \"Address_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[1\] 0 " "Pin \"Address_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[2\] 0 " "Pin \"Address_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[3\] 0 " "Pin \"Address_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Address_out\[4\] 0 " "Pin \"Address_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[0\] 0 " "Pin \"Cmd_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[1\] 0 " "Pin \"Cmd_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[2\] 0 " "Pin \"Cmd_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[3\] 0 " "Pin \"Cmd_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[4\] 0 " "Pin \"Cmd_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cmd_out\[5\] 0 " "Pin \"Cmd_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "error_sig 0 " "Pin \"error_sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "toggle 0 " "Pin \"toggle\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "go_out 0 " "Pin \"go_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable 0 " "Pin \"enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx_out 0 " "Pin \"Tx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_out 0 " "Pin \"signal_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520437525654 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1520437525654 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520437526091 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520437526240 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520437526703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520437527154 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1520437527188 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1520437527231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520437528027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  7 16:45:28 2018 " "Processing ended: Wed Mar  7 16:45:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520437528027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520437528027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520437528027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520437528027 ""}
