`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 02:01:05 CST (May  4 2021 18:01:05 UTC)

module DC_Filter_Add_12U_15_1(in1, out1);
  input [11:0] in1;
  output [11:0] out1;
  wire [11:0] in1;
  wire [11:0] out1;
  wire add_21_2_n_2, add_21_2_n_3, add_21_2_n_4, add_21_2_n_5,
       add_21_2_n_6, add_21_2_n_7, add_21_2_n_8, add_21_2_n_9;
  wire add_21_2_n_10, add_21_2_n_11;
  assign out1[0] = in1[0];
  assign out1[1] = in1[1];
  assign out1[2] = in1[2];
  assign out1[3] = in1[3];
  assign out1[4] = in1[4];
  assign out1[5] = in1[5];
  INVX1 g7(.A (in1[6]), .Y (out1[6]));
  MXI2X1 add_21_2_g177(.A (add_21_2_n_5), .B (in1[9]), .S0
       (add_21_2_n_10), .Y (out1[9]));
  MXI2X1 add_21_2_g178(.A (add_21_2_n_3), .B (in1[11]), .S0
       (add_21_2_n_9), .Y (out1[11]));
  MXI2XL add_21_2_g179(.A (add_21_2_n_2), .B (in1[10]), .S0
       (add_21_2_n_11), .Y (out1[10]));
  MXI2XL add_21_2_g180(.A (in1[8]), .B (add_21_2_n_4), .S0
       (add_21_2_n_6), .Y (out1[8]));
  NOR2X1 add_21_2_g181(.A (add_21_2_n_8), .B (add_21_2_n_6), .Y
       (add_21_2_n_11));
  NOR2X1 add_21_2_g182(.A (add_21_2_n_4), .B (add_21_2_n_6), .Y
       (add_21_2_n_10));
  NOR3X2 add_21_2_g183(.A (add_21_2_n_6), .B (add_21_2_n_2), .C
       (add_21_2_n_8), .Y (add_21_2_n_9));
  NAND2X4 add_21_2_g185(.A (in1[9]), .B (in1[8]), .Y (add_21_2_n_8));
  NAND2X1 add_21_2_g186(.A (in1[7]), .B (in1[6]), .Y (add_21_2_n_7));
  NOR2X8 add_21_2_g188(.A (in1[7]), .B (in1[6]), .Y (add_21_2_n_6));
  INVX1 add_21_2_g189(.A (in1[9]), .Y (add_21_2_n_5));
  INVX1 add_21_2_g190(.A (in1[8]), .Y (add_21_2_n_4));
  INVXL add_21_2_g191(.A (in1[11]), .Y (add_21_2_n_3));
  INVX1 add_21_2_g192(.A (in1[10]), .Y (add_21_2_n_2));
  NAND2BX1 add_21_2_g2(.AN (add_21_2_n_6), .B (add_21_2_n_7), .Y
       (out1[7]));
endmodule


