// Seed: 2784722897
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_5
);
  wire id_6;
  assign module_1.id_2 = 0;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  wand  id_2
);
  initial
    if (1) begin : LABEL_0
      if (-1) begin : LABEL_1
        id_0 <= -1;
        id_1 <= !id_2;
      end
    end else id_1 <= 1'b0;
  logic id_4, id_5, id_6;
  logic id_7;
  ;
  wire id_8;
  ;
  parameter id_9 = 1;
  assign id_5 = id_6[-1];
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
