<!DOCTYPE html> <html lang="en">  <head>     <meta charset="utf-8">     <title>Intel® 64 and IA-32 Instruction Set Reference</title>     <link rel="stylesheet" href="intel.css"> </head>  <body class="not_instruction_page">     <h1>Intel® 64 and IA-32 Instruction Set Reference</h1>     <p>         This <b>UNOFFICIAL</b> reference was generated from the official <a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> by a dumb script.         There is no guarantee that some parts aren't mangled or broken and is distributed <b>WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE</b>.     </p>     <p>         Please report issues <a href="https://github.com/namazso/x86">here</a> in case you run into any.     </p>     <p>         A frame-based layout version is also available <a href="frame.html">here</a>.     </p>     <table>         <tr><td><a href="html/AAA.html">AAA</a></td><td>ASCII Adjust After Addition</td></tr>
<tr><td><a href="html/AAD.html">AAD</a></td><td>ASCII Adjust AX Before Division</td></tr>
<tr><td><a href="html/AAM.html">AAM</a></td><td>ASCII Adjust AX After Multiply</td></tr>
<tr><td><a href="html/AAS.html">AAS</a></td><td>ASCII Adjust AL After Subtraction</td></tr>
<tr><td><a href="html/ADC.html">ADC</a></td><td>Add with Carry</td></tr>
<tr><td><a href="html/ADCX.html">ADCX</a></td><td>Unsigned Integer Addition of Two Operands with Carry Flag</td></tr>
<tr><td><a href="html/ADD.html">ADD</a></td><td>Add</td></tr>
<tr><td><a href="html/ADDPD.html">ADDPD</a></td><td>Add Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ADDPS.html">ADDPS</a></td><td>Add Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ADDSD.html">ADDSD</a></td><td>Add Scalar Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ADDSS.html">ADDSS</a></td><td>Add Scalar Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ADDSUBPD.html">ADDSUBPD</a></td><td>Packed Double-FP Add/Subtract</td></tr>
<tr><td><a href="html/ADDSUBPS.html">ADDSUBPS</a></td><td>Packed Single-FP Add/Subtract</td></tr>
<tr><td><a href="html/ADOX.html">ADOX</a></td><td>Unsigned Integer Addition of Two Operands with Overflow Flag</td></tr>
<tr><td><a href="html/AESDEC.html">AESDEC</a></td><td>Perform One Round of an AES Decryption Flow</td></tr>
<tr><td><a href="html/AESDEC128KL.html">AESDEC128KL</a></td><td>Perform Ten Rounds of AES Decryption Flow with Key Locker Using 128-Bit Key</td></tr>
<tr><td><a href="html/AESDEC256KL.html">AESDEC256KL</a></td><td>Perform 14 Rounds of AES Decryption Flow with Key Locker Using 256-Bit Key</td></tr>
<tr><td><a href="html/AESDECLAST.html">AESDECLAST</a></td><td>Perform Last Round of an AES Decryption Flow</td></tr>
<tr><td><a href="html/AESDECWIDE128KL.html">AESDECWIDE128KL</a></td><td>Perform Ten Rounds of AES Decryption Flow with Key Locker on 8 Blocks Using 128-Bit Key</td></tr>
<tr><td><a href="html/AESDECWIDE256KL.html">AESDECWIDE256KL</a></td><td>Perform 14 Rounds of AES Decryption Flow with Key Locker on 8 Blocks Using 256-Bit Key</td></tr>
<tr><td><a href="html/AESENC.html">AESENC</a></td><td>Perform One Round of an AES Encryption Flow</td></tr>
<tr><td><a href="html/AESENC128KL.html">AESENC128KL</a></td><td>Perform Ten Rounds of AES Encryption Flow with Key Locker Using 128-Bit Key</td></tr>
<tr><td><a href="html/AESENC256KL.html">AESENC256KL</a></td><td>Perform 14 Rounds of AES Encryption Flow with Key Locker Using 256-Bit Key</td></tr>
<tr><td><a href="html/AESENCLAST.html">AESENCLAST</a></td><td>Perform Last Round of an AES Encryption Flow</td></tr>
<tr><td><a href="html/AESENCWIDE128KL.html">AESENCWIDE128KL</a></td><td>Perform Ten Rounds of AES Encryption Flow with Key Locker on 8 Blocks Using 128-Bit Key</td></tr>
<tr><td><a href="html/AESENCWIDE256KL.html">AESENCWIDE256KL</a></td><td>Perform 14 Rounds of AES Encryption Flow with Key Locker on 8 Blocks Using 256-Bit Key</td></tr>
<tr><td><a href="html/AESIMC.html">AESIMC</a></td><td>Perform the AES InvMixColumn Transformation</td></tr>
<tr><td><a href="html/AESKEYGENASSIST.html">AESKEYGENASSIST</a></td><td>AES Round Key Generation Assist</td></tr>
<tr><td><a href="html/AND.html">AND</a></td><td>Logical AND</td></tr>
<tr><td><a href="html/ANDN.html">ANDN</a></td><td>Logical AND NOT</td></tr>
<tr><td><a href="html/ANDNPD.html">ANDNPD</a></td><td>Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ANDNPS.html">ANDNPS</a></td><td>Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ANDPD.html">ANDPD</a></td><td>Bitwise Logical AND of Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ANDPS.html">ANDPS</a></td><td>Bitwise Logical AND of Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ARPL.html">ARPL</a></td><td>Adjust RPL Field of Segment Selector</td></tr>
<tr><td><a href="html/BEXTR.html">BEXTR</a></td><td>Bit Field Extract</td></tr>
<tr><td><a href="html/BLENDPD.html">BLENDPD</a></td><td>Blend Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/BLENDPS.html">BLENDPS</a></td><td>Blend Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/BLENDVPD.html">BLENDVPD</a></td><td>Variable Blend Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/BLENDVPS.html">BLENDVPS</a></td><td>Variable Blend Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/BLSI.html">BLSI</a></td><td>Extract Lowest Set Isolated Bit</td></tr>
<tr><td><a href="html/BLSMSK.html">BLSMSK</a></td><td>Get Mask Up to Lowest Set Bit</td></tr>
<tr><td><a href="html/BLSR.html">BLSR</a></td><td>Reset Lowest Set Bit</td></tr>
<tr><td><a href="html/BNDCL.html">BNDCL</a></td><td>Check Lower Bound</td></tr>
<tr><td><a href="html/BNDCU_BNDCN.html">BNDCU/BNDCN</a></td><td>Check Upper Bound</td></tr>
<tr><td><a href="html/BNDLDX.html">BNDLDX</a></td><td>Load Extended Bounds Using Address Translation</td></tr>
<tr><td><a href="html/BNDMK.html">BNDMK</a></td><td>Make Bounds</td></tr>
<tr><td><a href="html/BNDMOV.html">BNDMOV</a></td><td>Move Bounds</td></tr>
<tr><td><a href="html/BNDSTX.html">BNDSTX</a></td><td>Store Extended Bounds Using Address Translation</td></tr>
<tr><td><a href="html/BOUND.html">BOUND</a></td><td>Check Array Index Against Bounds</td></tr>
<tr><td><a href="html/BSF.html">BSF</a></td><td>Bit Scan Forward</td></tr>
<tr><td><a href="html/BSR.html">BSR</a></td><td>Bit Scan Reverse</td></tr>
<tr><td><a href="html/BSWAP.html">BSWAP</a></td><td>Byte Swap</td></tr>
<tr><td><a href="html/BT.html">BT</a></td><td>Bit Test</td></tr>
<tr><td><a href="html/BTC.html">BTC</a></td><td>Bit Test and Complement</td></tr>
<tr><td><a href="html/BTR.html">BTR</a></td><td>Bit Test and Reset</td></tr>
<tr><td><a href="html/BTS.html">BTS</a></td><td>Bit Test and Set</td></tr>
<tr><td><a href="html/BZHI.html">BZHI</a></td><td>Zero High Bits Starting with Specified Bit Position</td></tr>
<tr><td><a href="html/CALL.html">CALL</a></td><td>Call Procedure</td></tr>
<tr><td><a href="html/CBW_CWDE_CDQE.html">CBW/CWDE/CDQE</a></td><td>Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword</td></tr>
<tr><td><a href="html/CLAC.html">CLAC</a></td><td>Clear AC Flag in EFLAGS Register</td></tr>
<tr><td><a href="html/CLC.html">CLC</a></td><td>Clear Carry Flag</td></tr>
<tr><td><a href="html/CLD.html">CLD</a></td><td>Clear Direction Flag</td></tr>
<tr><td><a href="html/CLDEMOTE.html">CLDEMOTE</a></td><td>Cache Line Demote</td></tr>
<tr><td><a href="html/CLFLUSH.html">CLFLUSH</a></td><td>Flush Cache Line</td></tr>
<tr><td><a href="html/CLFLUSHOPT.html">CLFLUSHOPT</a></td><td>Flush Cache Line Optimized</td></tr>
<tr><td><a href="html/CLI.html">CLI</a></td><td>Clear Interrupt Flag</td></tr>
<tr><td><a href="html/CLRSSBSY.html">CLRSSBSY</a></td><td>Clear Busy Flag in a Supervisor Shadow Stack Token</td></tr>
<tr><td><a href="html/CLTS.html">CLTS</a></td><td>Clear Task-Switched Flag in CR0</td></tr>
<tr><td><a href="html/CLWB.html">CLWB</a></td><td>Cache Line Write Back</td></tr>
<tr><td><a href="html/CMC.html">CMC</a></td><td>Complement Carry Flag</td></tr>
<tr><td><a href="html/CMOVcc.html">CMOVcc</a></td><td>Conditional Move</td></tr>
<tr><td><a href="html/CMP.html">CMP</a></td><td>Compare Two Operands</td></tr>
<tr><td><a href="html/CMPPD.html">CMPPD</a></td><td>Compare Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/CMPPS.html">CMPPS</a></td><td>Compare Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/CMPS_CMPSB_CMPSW_CMPSD_CMPSQ.html">CMPS/CMPSB/CMPSW/CMPSD/CMPSQ</a></td><td>Compare String Operands</td></tr>
<tr><td><a href="html/CMPSD.html">CMPSD</a></td><td>Compare Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/CMPSS.html">CMPSS</a></td><td>Compare Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/CMPXCHG.html">CMPXCHG</a></td><td>Compare and Exchange</td></tr>
<tr><td><a href="html/CMPXCHG8B_CMPXCHG16B.html">CMPXCHG8B/CMPXCHG16B</a></td><td>Compare and Exchange Bytes</td></tr>
<tr><td><a href="html/COMISD.html">COMISD</a></td><td>Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</td></tr>
<tr><td><a href="html/COMISS.html">COMISS</a></td><td>Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</td></tr>
<tr><td><a href="html/CPUID.html">CPUID</a></td><td>CPU Identification</td></tr>
<tr><td><a href="html/CRC32.html">CRC32</a></td><td>Accumulate CRC32 Value</td></tr>
<tr><td><a href="html/CVTDQ2PD.html">CVTDQ2PD</a></td><td>Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/CVTDQ2PS.html">CVTDQ2PS</a></td><td>Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/CVTPD2DQ.html">CVTPD2DQ</a></td><td>Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td></tr>
<tr><td><a href="html/CVTPD2PI.html">CVTPD2PI</a></td><td>Convert Packed Double-Precision FP Values to Packed Dword Integers</td></tr>
<tr><td><a href="html/CVTPD2PS.html">CVTPD2PS</a></td><td>Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/CVTPI2PD.html">CVTPI2PD</a></td><td>Convert Packed Dword Integers to Packed Double-Precision FP Values</td></tr>
<tr><td><a href="html/CVTPI2PS.html">CVTPI2PS</a></td><td>Convert Packed Dword Integers to Packed Single-Precision FP Values</td></tr>
<tr><td><a href="html/CVTPS2DQ.html">CVTPS2DQ</a></td><td>Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values</td></tr>
<tr><td><a href="html/CVTPS2PD.html">CVTPS2PD</a></td><td>Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/CVTPS2PI.html">CVTPS2PI</a></td><td>Convert Packed Single-Precision FP Values to Packed Dword Integers</td></tr>
<tr><td><a href="html/CVTSD2SI.html">CVTSD2SI</a></td><td>Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</td></tr>
<tr><td><a href="html/CVTSD2SS.html">CVTSD2SS</a></td><td>Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/CVTSI2SD.html">CVTSI2SD</a></td><td>Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/CVTSI2SS.html">CVTSI2SS</a></td><td>Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/CVTSS2SD.html">CVTSS2SD</a></td><td>Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/CVTSS2SI.html">CVTSS2SI</a></td><td>Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</td></tr>
<tr><td><a href="html/CVTTPD2DQ.html">CVTTPD2DQ</a></td><td>Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td></tr>
<tr><td><a href="html/CVTTPD2PI.html">CVTTPD2PI</a></td><td>Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers</td></tr>
<tr><td><a href="html/CVTTPS2DQ.html">CVTTPS2DQ</a></td><td>Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values</td></tr>
<tr><td><a href="html/CVTTPS2PI.html">CVTTPS2PI</a></td><td>Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers</td></tr>
<tr><td><a href="html/CVTTSD2SI.html">CVTTSD2SI</a></td><td>Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer</td></tr>
<tr><td><a href="html/CVTTSS2SI.html">CVTTSS2SI</a></td><td>Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer</td></tr>
<tr><td><a href="html/CWD_CDQ_CQO.html">CWD/CDQ/CQO</a></td><td>Convert Word to Doubleword/Convert Doubleword to Quadword</td></tr>
<tr><td><a href="html/DAA.html">DAA</a></td><td>Decimal Adjust AL after Addition</td></tr>
<tr><td><a href="html/DAS.html">DAS</a></td><td>Decimal Adjust AL after Subtraction</td></tr>
<tr><td><a href="html/DEC.html">DEC</a></td><td>Decrement by 1</td></tr>
<tr><td><a href="html/DIV.html">DIV</a></td><td>Unsigned Divide</td></tr>
<tr><td><a href="html/DIVPD.html">DIVPD</a></td><td>Divide Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/DIVPS.html">DIVPS</a></td><td>Divide Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/DIVSD.html">DIVSD</a></td><td>Divide Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/DIVSS.html">DIVSS</a></td><td>Divide Scalar Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/DPPD.html">DPPD</a></td><td>Dot Product of Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/DPPS.html">DPPS</a></td><td>Dot Product of Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/EMMS.html">EMMS</a></td><td>Empty MMX Technology State</td></tr>
<tr><td><a href="html/ENCODEKEY128.html">ENCODEKEY128</a></td><td>Encode 128-Bit Key with Key Locker</td></tr>
<tr><td><a href="html/ENCODEKEY256.html">ENCODEKEY256</a></td><td>Encode 256-Bit Key with Key Locker</td></tr>
<tr><td><a href="html/ENDBR32.html">ENDBR32</a></td><td>Terminate an Indirect Branch in 32-bit and Compatibility Mode</td></tr>
<tr><td><a href="html/ENDBR64.html">ENDBR64</a></td><td>Terminate an Indirect Branch in 64-bit Mode</td></tr>
<tr><td><a href="html/ENTER.html">ENTER</a></td><td>Make Stack Frame for Procedure Parameters</td></tr>
<tr><td><a href="html/EXTRACTPS.html">EXTRACTPS</a></td><td>Extract Packed Floating-Point Values</td></tr>
<tr><td><a href="html/F2XM1.html">F2XM1</a></td><td>Compute 2x1</td></tr>
<tr><td><a href="html/FABS.html">FABS</a></td><td>Absolute Value</td></tr>
<tr><td><a href="html/FADD_FADDP_FIADD.html">FADD/FADDP/FIADD</a></td><td>Add</td></tr>
<tr><td><a href="html/FBLD.html">FBLD</a></td><td>Load Binary Coded Decimal</td></tr>
<tr><td><a href="html/FBSTP.html">FBSTP</a></td><td>Store BCD Integer and Pop</td></tr>
<tr><td><a href="html/FCHS.html">FCHS</a></td><td>Change Sign</td></tr>
<tr><td><a href="html/FCLEX_FNCLEX.html">FCLEX/FNCLEX</a></td><td>Clear Exceptions</td></tr>
<tr><td><a href="html/FCMOVcc.html">FCMOVcc</a></td><td>Floating-Point Conditional Move</td></tr>
<tr><td><a href="html/FCOM_FCOMP_FCOMPP.html">FCOM/FCOMP/FCOMPP</a></td><td>Compare Floating Point Values</td></tr>
<tr><td><a href="html/FCOMI_FCOMIP__FUCOMI_FUCOMIP.html">FCOMI/FCOMIP/ FUCOMI/FUCOMIP</a></td><td>Compare Floating Point Values and Set EFLAGS</td></tr>
<tr><td><a href="html/FCOS.html">FCOS</a></td><td>Cosine</td></tr>
<tr><td><a href="html/FDECSTP.html">FDECSTP</a></td><td>Decrement Stack-Top Pointer</td></tr>
<tr><td><a href="html/FDIV_FDIVP_FIDIV.html">FDIV/FDIVP/FIDIV</a></td><td>Divide</td></tr>
<tr><td><a href="html/FDIVR_FDIVRP_FIDIVR.html">FDIVR/FDIVRP/FIDIVR</a></td><td>Reverse Divide</td></tr>
<tr><td><a href="html/FFREE.html">FFREE</a></td><td>Free Floating-Point Register</td></tr>
<tr><td><a href="html/FICOM_FICOMP.html">FICOM/FICOMP</a></td><td>Compare Integer</td></tr>
<tr><td><a href="html/FILD.html">FILD</a></td><td>Load Integer</td></tr>
<tr><td><a href="html/FINCSTP.html">FINCSTP</a></td><td>Increment Stack-Top Pointer</td></tr>
<tr><td><a href="html/FINIT_FNINIT.html">FINIT/FNINIT</a></td><td>Initialize Floating-Point Unit</td></tr>
<tr><td><a href="html/FIST_FISTP.html">FIST/FISTP</a></td><td>Store Integer</td></tr>
<tr><td><a href="html/FISTTP.html">FISTTP</a></td><td>Store Integer with Truncation</td></tr>
<tr><td><a href="html/FLD.html">FLD</a></td><td>Load Floating Point Value</td></tr>
<tr><td><a href="html/FLD1_FLDL2T_FLDL2E_FLDPI_FLDLG2_FLDLN2_FLDZ.html">FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ</a></td><td>Load Constant</td></tr>
<tr><td><a href="html/FLDCW.html">FLDCW</a></td><td>Load x87 FPU Control Word</td></tr>
<tr><td><a href="html/FLDENV.html">FLDENV</a></td><td>Load x87 FPU Environment</td></tr>
<tr><td><a href="html/FMUL_FMULP_FIMUL.html">FMUL/FMULP/FIMUL</a></td><td>Multiply</td></tr>
<tr><td><a href="html/FNOP.html">FNOP</a></td><td>No Operation</td></tr>
<tr><td><a href="html/FPATAN.html">FPATAN</a></td><td>Partial Arctangent</td></tr>
<tr><td><a href="html/FPREM.html">FPREM</a></td><td>Partial Remainder</td></tr>
<tr><td><a href="html/FPREM1.html">FPREM1</a></td><td>Partial Remainder</td></tr>
<tr><td><a href="html/FPTAN.html">FPTAN</a></td><td>Partial Tangent</td></tr>
<tr><td><a href="html/FRNDINT.html">FRNDINT</a></td><td>Round to Integer</td></tr>
<tr><td><a href="html/FRSTOR.html">FRSTOR</a></td><td>Restore x87 FPU State</td></tr>
<tr><td><a href="html/FSAVE_FNSAVE.html">FSAVE/FNSAVE</a></td><td>Store x87 FPU State</td></tr>
<tr><td><a href="html/FSCALE.html">FSCALE</a></td><td>Scale</td></tr>
<tr><td><a href="html/FSIN.html">FSIN</a></td><td>Sine</td></tr>
<tr><td><a href="html/FSINCOS.html">FSINCOS</a></td><td>Sine and Cosine</td></tr>
<tr><td><a href="html/FSQRT.html">FSQRT</a></td><td>Square Root</td></tr>
<tr><td><a href="html/FST_FSTP.html">FST/FSTP</a></td><td>Store Floating Point Value</td></tr>
<tr><td><a href="html/FSTCW_FNSTCW.html">FSTCW/FNSTCW</a></td><td>Store x87 FPU Control Word</td></tr>
<tr><td><a href="html/FSTENV_FNSTENV.html">FSTENV/FNSTENV</a></td><td>Store x87 FPU Environment</td></tr>
<tr><td><a href="html/FSTSW_FNSTSW.html">FSTSW/FNSTSW</a></td><td>Store x87 FPU Status Word</td></tr>
<tr><td><a href="html/FSUB_FSUBP_FISUB.html">FSUB/FSUBP/FISUB</a></td><td>Subtract</td></tr>
<tr><td><a href="html/FSUBR_FSUBRP_FISUBR.html">FSUBR/FSUBRP/FISUBR</a></td><td>Reverse Subtract</td></tr>
<tr><td><a href="html/FTST.html">FTST</a></td><td>TEST</td></tr>
<tr><td><a href="html/FUCOM_FUCOMP_FUCOMPP.html">FUCOM/FUCOMP/FUCOMPP</a></td><td>Unordered Compare Floating Point Values</td></tr>
<tr><td><a href="html/FXAM.html">FXAM</a></td><td>Examine Floating-Point</td></tr>
<tr><td><a href="html/FXCH.html">FXCH</a></td><td>Exchange Register Contents</td></tr>
<tr><td><a href="html/FXRSTOR.html">FXRSTOR</a></td><td>Restore x87 FPU, MMX, XMM, and MXCSR State</td></tr>
<tr><td><a href="html/FXSAVE.html">FXSAVE</a></td><td>Save x87 FPU, MMX Technology, and SSE State</td></tr>
<tr><td><a href="html/FXTRACT.html">FXTRACT</a></td><td>Extract Exponent and Significand</td></tr>
<tr><td><a href="html/FYL2X.html">FYL2X</a></td><td>Compute y * log2x</td></tr>
<tr><td><a href="html/FYL2XP1.html">FYL2XP1</a></td><td>Compute y * log2(x +1)</td></tr>
<tr><td><a href="html/GETSEC_CAPABILITIES_.html">GETSEC[CAPABILITIES]</a></td><td>Report the SMX Capabilities</td></tr>
<tr><td><a href="html/GETSEC_ENTERACCS_.html">GETSEC[ENTERACCS]</a></td><td>Execute Authenticated Chipset Code</td></tr>
<tr><td><a href="html/GETSEC_EXITAC_.html">GETSEC[EXITAC]</a></td><td>Exit Authenticated Code Execution Mode</td></tr>
<tr><td><a href="html/GETSEC_PARAMETERS_.html">GETSEC[PARAMETERS]</a></td><td>Report the SMX Parameters</td></tr>
<tr><td><a href="html/GETSEC_SENTER_.html">GETSEC[SENTER]</a></td><td>Enter a Measured Environment</td></tr>
<tr><td><a href="html/GETSEC_SEXIT_.html">GETSEC[SEXIT]</a></td><td>Exit Measured Environment</td></tr>
<tr><td><a href="html/GETSEC_SMCTRL_.html">GETSEC[SMCTRL]</a></td><td>SMX Mode Control</td></tr>
<tr><td><a href="html/GETSEC_WAKEUP_.html">GETSEC[WAKEUP]</a></td><td>Wake up sleeping processors in measured environment</td></tr>
<tr><td><a href="html/GF2P8AFFINEINVQB.html">GF2P8AFFINEINVQB</a></td><td>Galois Field Affine Transformation Inverse</td></tr>
<tr><td><a href="html/GF2P8AFFINEQB.html">GF2P8AFFINEQB</a></td><td>Galois Field Affine Transformation</td></tr>
<tr><td><a href="html/GF2P8MULB.html">GF2P8MULB</a></td><td>Galois Field Multiply Bytes</td></tr>
<tr><td><a href="html/HADDPD.html">HADDPD</a></td><td>Packed Double-FP Horizontal Add</td></tr>
<tr><td><a href="html/HADDPS.html">HADDPS</a></td><td>Packed Single-FP Horizontal Add</td></tr>
<tr><td><a href="html/HLT.html">HLT</a></td><td>Halt</td></tr>
<tr><td><a href="html/HRESET.html">HRESET</a></td><td>History Reset</td></tr>
<tr><td><a href="html/HSUBPD.html">HSUBPD</a></td><td>Packed Double-FP Horizontal Subtract</td></tr>
<tr><td><a href="html/HSUBPS.html">HSUBPS</a></td><td>Packed Single-FP Horizontal Subtract</td></tr>
<tr><td><a href="html/IDIV.html">IDIV</a></td><td>Signed Divide</td></tr>
<tr><td><a href="html/IMUL.html">IMUL</a></td><td>Signed Multiply</td></tr>
<tr><td><a href="html/IN.html">IN</a></td><td>Input from Port</td></tr>
<tr><td><a href="html/INC.html">INC</a></td><td>Increment by 1</td></tr>
<tr><td><a href="html/INCSSPD_INCSSPQ.html">INCSSPD/INCSSPQ</a></td><td>Increment Shadow Stack Pointer</td></tr>
<tr><td><a href="html/INS_INSB_INSW_INSD.html">INS/INSB/INSW/INSD</a></td><td>Input from Port to String</td></tr>
<tr><td><a href="html/INSERTPS.html">INSERTPS</a></td><td>Insert Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/INT_n_INTO_INT3_INT1.html">INT n/INTO/INT3/INT1</a></td><td>Call to Interrupt Procedure</td></tr>
<tr><td><a href="html/INVD.html">INVD</a></td><td>Invalidate Internal Caches</td></tr>
<tr><td><a href="html/INVLPG.html">INVLPG</a></td><td>Invalidate TLB Entries</td></tr>
<tr><td><a href="html/INVPCID.html">INVPCID</a></td><td>Invalidate Process-Context Identifier</td></tr>
<tr><td><a href="html/IRET_IRETD_IRETQ.html">IRET/IRETD/IRETQ</a></td><td>Interrupt Return</td></tr>
<tr><td><a href="html/Jcc.html">Jcc</a></td><td>Jump if Condition Is Met</td></tr>
<tr><td><a href="html/JMP.html">JMP</a></td><td>Jump</td></tr>
<tr><td><a href="html/KADDW_KADDB_KADDQ_KADDD.html">KADDW/KADDB/KADDQ/KADDD</a></td><td>ADD Two Masks</td></tr>
<tr><td><a href="html/KANDNW_KANDNB_KANDNQ_KANDND.html">KANDNW/KANDNB/KANDNQ/KANDND</a></td><td>Bitwise Logical AND NOT Masks</td></tr>
<tr><td><a href="html/KANDW_KANDB_KANDQ_KANDD.html">KANDW/KANDB/KANDQ/KANDD</a></td><td>Bitwise Logical AND Masks</td></tr>
<tr><td><a href="html/KMOVW_KMOVB_KMOVQ_KMOVD.html">KMOVW/KMOVB/KMOVQ/KMOVD</a></td><td>Move from and to Mask Registers</td></tr>
<tr><td><a href="html/KNOTW_KNOTB_KNOTQ_KNOTD.html">KNOTW/KNOTB/KNOTQ/KNOTD</a></td><td>NOT Mask Register</td></tr>
<tr><td><a href="html/KORTESTW_KORTESTB_KORTESTQ_KORTESTD.html">KORTESTW/KORTESTB/KORTESTQ/KORTESTD</a></td><td>OR Masks And Set Flags</td></tr>
<tr><td><a href="html/KORW_KORB_KORQ_KORD.html">KORW/KORB/KORQ/KORD</a></td><td>Bitwise Logical OR Masks</td></tr>
<tr><td><a href="html/KSHIFTLW_KSHIFTLB_KSHIFTLQ_KSHIFTLD.html">KSHIFTLW/KSHIFTLB/KSHIFTLQ/KSHIFTLD</a></td><td>Shift Left Mask Registers</td></tr>
<tr><td><a href="html/KSHIFTRW_KSHIFTRB_KSHIFTRQ_KSHIFTRD.html">KSHIFTRW/KSHIFTRB/KSHIFTRQ/KSHIFTRD</a></td><td>Shift Right Mask Registers</td></tr>
<tr><td><a href="html/KTESTW_KTESTB_KTESTQ_KTESTD.html">KTESTW/KTESTB/KTESTQ/KTESTD</a></td><td>Packed Bit Test Masks and Set Flags</td></tr>
<tr><td><a href="html/KUNPCKBW_KUNPCKWD_KUNPCKDQ.html">KUNPCKBW/KUNPCKWD/KUNPCKDQ</a></td><td>Unpack for Mask Registers</td></tr>
<tr><td><a href="html/KXNORW_KXNORB_KXNORQ_KXNORD.html">KXNORW/KXNORB/KXNORQ/KXNORD</a></td><td>Bitwise Logical XNOR Masks</td></tr>
<tr><td><a href="html/KXORW_KXORB_KXORQ_KXORD.html">KXORW/KXORB/KXORQ/KXORD</a></td><td>Bitwise Logical XOR Masks</td></tr>
<tr><td><a href="html/LAHF.html">LAHF</a></td><td>Load Status Flags into AH Register</td></tr>
<tr><td><a href="html/LAR.html">LAR</a></td><td>Load Access Rights Byte</td></tr>
<tr><td><a href="html/LDDQU.html">LDDQU</a></td><td>Load Unaligned Integer 128 Bits</td></tr>
<tr><td><a href="html/LDMXCSR.html">LDMXCSR</a></td><td>Load MXCSR Register</td></tr>
<tr><td><a href="html/LDS_LES_LFS_LGS_LSS.html">LDS/LES/LFS/LGS/LSS</a></td><td>Load Far Pointer</td></tr>
<tr><td><a href="html/LEA.html">LEA</a></td><td>Load Effective Address</td></tr>
<tr><td><a href="html/LEAVE.html">LEAVE</a></td><td>High Level Procedure Exit</td></tr>
<tr><td><a href="html/LFENCE.html">LFENCE</a></td><td>Load Fence</td></tr>
<tr><td><a href="html/LGDT_LIDT.html">LGDT/LIDT</a></td><td>Load Global/Interrupt Descriptor Table Register</td></tr>
<tr><td><a href="html/LLDT.html">LLDT</a></td><td>Load Local Descriptor Table Register</td></tr>
<tr><td><a href="html/LMSW.html">LMSW</a></td><td>Load Machine Status Word</td></tr>
<tr><td><a href="html/LOADIWKEY.html">LOADIWKEY</a></td><td>Load Internal Wrapping Key with Key Locker</td></tr>
<tr><td><a href="html/LOCK.html">LOCK</a></td><td>Assert LOCK# Signal Prefix</td></tr>
<tr><td><a href="html/LODS_LODSB_LODSW_LODSD_LODSQ.html">LODS/LODSB/LODSW/LODSD/LODSQ</a></td><td>Load String</td></tr>
<tr><td><a href="html/LOOP_LOOPcc.html">LOOP/LOOPcc</a></td><td>Loop According to ECX Counter</td></tr>
<tr><td><a href="html/LSL.html">LSL</a></td><td>Load Segment Limit</td></tr>
<tr><td><a href="html/LTR.html">LTR</a></td><td>Load Task Register</td></tr>
<tr><td><a href="html/LZCNT.html">LZCNT</a></td><td>Count the Number of Leading Zero Bits</td></tr>
<tr><td><a href="html/MASKMOVDQU.html">MASKMOVDQU</a></td><td>Store Selected Bytes of Double Quadword</td></tr>
<tr><td><a href="html/MASKMOVQ.html">MASKMOVQ</a></td><td>Store Selected Bytes of Quadword</td></tr>
<tr><td><a href="html/MAXPD.html">MAXPD</a></td><td>Maximum of Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MAXPS.html">MAXPS</a></td><td>Maximum of Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MAXSD.html">MAXSD</a></td><td>Return Maximum Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MAXSS.html">MAXSS</a></td><td>Return Maximum Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MFENCE.html">MFENCE</a></td><td>Memory Fence</td></tr>
<tr><td><a href="html/MINPD.html">MINPD</a></td><td>Minimum of Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MINPS.html">MINPS</a></td><td>Minimum of Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MINSD.html">MINSD</a></td><td>Return Minimum Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MINSS.html">MINSS</a></td><td>Return Minimum Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MONITOR.html">MONITOR</a></td><td>Set Up Monitor Address</td></tr>
<tr><td><a href="html/MOV.html">MOV</a></td><td>Move</td></tr>
<tr><td><a href="html/MOVAPD.html">MOVAPD</a></td><td>Move Aligned Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MOVAPS.html">MOVAPS</a></td><td>Move Aligned Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MOVBE.html">MOVBE</a></td><td>Move Data After Swapping Bytes</td></tr>
<tr><td><a href="html/MOVD_MOVQ.html">MOVD/MOVQ</a></td><td>Move Doubleword/Move Quadword</td></tr>
<tr><td><a href="html/MOVDDUP.html">MOVDDUP</a></td><td>Replicate Double FP Values</td></tr>
<tr><td><a href="html/MOVDIR64B.html">MOVDIR64B</a></td><td>Move 64 Bytes as Direct Store</td></tr>
<tr><td><a href="html/MOVDIRI.html">MOVDIRI</a></td><td>Move Doubleword as Direct Store</td></tr>
<tr><td><a href="html/MOVDQ2Q.html">MOVDQ2Q</a></td><td>Move Quadword from XMM to MMX Technology Register</td></tr>
<tr><td><a href="html/MOVDQA_VMOVDQA32_64.html">MOVDQA,VMOVDQA32/64</a></td><td>Move Aligned Packed Integer Values</td></tr>
<tr><td><a href="html/MOVDQU_VMOVDQU8_16_32_64.html">MOVDQU,VMOVDQU8/16/32/64</a></td><td>Move Unaligned Packed Integer Values</td></tr>
<tr><td><a href="html/MOVHLPS.html">MOVHLPS</a></td><td>Move Packed Single-Precision Floating-Point Values High to Low</td></tr>
<tr><td><a href="html/MOVHPD.html">MOVHPD</a></td><td>Move High Packed Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MOVHPS.html">MOVHPS</a></td><td>Move High Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MOVLHPS.html">MOVLHPS</a></td><td>Move Packed Single-Precision Floating-Point Values Low to High</td></tr>
<tr><td><a href="html/MOVLPD.html">MOVLPD</a></td><td>Move Low Packed Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MOVLPS.html">MOVLPS</a></td><td>Move Low Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MOVMSKPD.html">MOVMSKPD</a></td><td>Extract Packed Double-Precision Floating-Point Sign Mask</td></tr>
<tr><td><a href="html/MOVMSKPS.html">MOVMSKPS</a></td><td>Extract Packed Single-Precision Floating-Point Sign Mask</td></tr>
<tr><td><a href="html/MOVNTDQ.html">MOVNTDQ</a></td><td>Store Packed Integers Using Non-Temporal Hint</td></tr>
<tr><td><a href="html/MOVNTDQA.html">MOVNTDQA</a></td><td>Load Double Quadword Non-Temporal Aligned Hint</td></tr>
<tr><td><a href="html/MOVNTI.html">MOVNTI</a></td><td>Store Doubleword Using Non-Temporal Hint</td></tr>
<tr><td><a href="html/MOVNTPD.html">MOVNTPD</a></td><td>Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint</td></tr>
<tr><td><a href="html/MOVNTPS.html">MOVNTPS</a></td><td>Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</td></tr>
<tr><td><a href="html/MOVNTQ.html">MOVNTQ</a></td><td>Store of Quadword Using Non-Temporal Hint</td></tr>
<tr><td><a href="html/MOVQ.html">MOVQ</a></td><td>Move Quadword</td></tr>
<tr><td><a href="html/MOVQ2DQ.html">MOVQ2DQ</a></td><td>Move Quadword from MMX Technology to XMM Register</td></tr>
<tr><td><a href="html/MOVS_MOVSB_MOVSW_MOVSD_MOVSQ.html">MOVS/MOVSB/MOVSW/MOVSD/MOVSQ</a></td><td>Move Data from StringtoString</td></tr>
<tr><td><a href="html/MOVSD.html">MOVSD</a></td><td>Move or Merge Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MOVSHDUP.html">MOVSHDUP</a></td><td>Replicate Single FP Values</td></tr>
<tr><td><a href="html/MOVSLDUP.html">MOVSLDUP</a></td><td>Replicate Single FP Values</td></tr>
<tr><td><a href="html/MOVSS.html">MOVSS</a></td><td>Move or Merge Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MOVSX_MOVSXD.html">MOVSX/MOVSXD</a></td><td>Move with Sign-Extension</td></tr>
<tr><td><a href="html/MOVUPD.html">MOVUPD</a></td><td>Move Unaligned Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MOVUPS.html">MOVUPS</a></td><td>Move Unaligned Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MOVZX.html">MOVZX</a></td><td>Move with Zero-Extend</td></tr>
<tr><td><a href="html/MPSADBW.html">MPSADBW</a></td><td>Compute Multiple Packed Sums of Absolute Difference</td></tr>
<tr><td><a href="html/MUL.html">MUL</a></td><td>Unsigned Multiply</td></tr>
<tr><td><a href="html/MULPD.html">MULPD</a></td><td>Multiply Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MULPS.html">MULPS</a></td><td>Multiply Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MULSD.html">MULSD</a></td><td>Multiply Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/MULSS.html">MULSS</a></td><td>Multiply Scalar Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/MULX.html">MULX</a></td><td>Unsigned Multiply Without Affecting Flags</td></tr>
<tr><td><a href="html/MWAIT.html">MWAIT</a></td><td>Monitor Wait</td></tr>
<tr><td><a href="html/NEG.html">NEG</a></td><td>Two&#39;s Complement Negation</td></tr>
<tr><td><a href="html/NOP.html">NOP</a></td><td>No Operation</td></tr>
<tr><td><a href="html/NOT.html">NOT</a></td><td>One&#39;s Complement Negation</td></tr>
<tr><td><a href="html/OR.html">OR</a></td><td>Logical Inclusive OR</td></tr>
<tr><td><a href="html/ORPD.html">ORPD</a></td><td>Bitwise Logical OR of Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ORPS.html">ORPS</a></td><td>Bitwise Logical OR of Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/OUT.html">OUT</a></td><td>Output to Port</td></tr>
<tr><td><a href="html/OUTS_OUTSB_OUTSW_OUTSD.html">OUTS/OUTSB/OUTSW/OUTSD</a></td><td>Output String to Port</td></tr>
<tr><td><a href="html/PABSB_PABSW_PABSD_PABSQ.html">PABSB/PABSW/PABSD/PABSQ</a></td><td>Packed Absolute Value</td></tr>
<tr><td><a href="html/PACKSSWB_PACKSSDW.html">PACKSSWB/PACKSSDW</a></td><td>Pack with Signed Saturation</td></tr>
<tr><td><a href="html/PACKUSDW.html">PACKUSDW</a></td><td>Pack with Unsigned Saturation</td></tr>
<tr><td><a href="html/PACKUSWB.html">PACKUSWB</a></td><td>Pack with Unsigned Saturation</td></tr>
<tr><td><a href="html/PADDB_PADDW_PADDD_PADDQ.html">PADDB/PADDW/PADDD/PADDQ</a></td><td>Add Packed Integers</td></tr>
<tr><td><a href="html/PADDSB_PADDSW.html">PADDSB/PADDSW</a></td><td>Add Packed Signed Integers with Signed Saturation</td></tr>
<tr><td><a href="html/PADDUSB_PADDUSW.html">PADDUSB/PADDUSW</a></td><td>Add Packed Unsigned Integers with Unsigned Saturation</td></tr>
<tr><td><a href="html/PALIGNR.html">PALIGNR</a></td><td>Packed Align Right</td></tr>
<tr><td><a href="html/PAND.html">PAND</a></td><td>Logical AND</td></tr>
<tr><td><a href="html/PANDN.html">PANDN</a></td><td>Logical AND NOT</td></tr>
<tr><td><a href="html/PAUSE.html">PAUSE</a></td><td>Spin Loop Hint</td></tr>
<tr><td><a href="html/PAVGB_PAVGW.html">PAVGB/PAVGW</a></td><td>Average Packed Integers</td></tr>
<tr><td><a href="html/PBLENDVB.html">PBLENDVB</a></td><td>Variable Blend Packed Bytes</td></tr>
<tr><td><a href="html/PBLENDW.html">PBLENDW</a></td><td>Blend Packed Words</td></tr>
<tr><td><a href="html/PCLMULQDQ.html">PCLMULQDQ</a></td><td>Carry-Less Multiplication Quadword</td></tr>
<tr><td><a href="html/PCMPEQB_PCMPEQW_PCMPEQD.html">PCMPEQB/PCMPEQW/PCMPEQD</a></td><td>Compare Packed Data for Equal</td></tr>
<tr><td><a href="html/PCMPEQQ.html">PCMPEQQ</a></td><td>Compare Packed Qword Data for Equal</td></tr>
<tr><td><a href="html/PCMPESTRI.html">PCMPESTRI</a></td><td>Packed Compare Explicit Length Strings, Return Index</td></tr>
<tr><td><a href="html/PCMPESTRM.html">PCMPESTRM</a></td><td>Packed Compare Explicit Length Strings, Return Mask</td></tr>
<tr><td><a href="html/PCMPGTB_PCMPGTW_PCMPGTD.html">PCMPGTB/PCMPGTW/PCMPGTD</a></td><td>Compare Packed Signed Integers for Greater Than</td></tr>
<tr><td><a href="html/PCMPGTQ.html">PCMPGTQ</a></td><td>Compare Packed Data for Greater Than</td></tr>
<tr><td><a href="html/PCMPISTRI.html">PCMPISTRI</a></td><td>Packed Compare Implicit Length Strings, Return Index</td></tr>
<tr><td><a href="html/PCMPISTRM.html">PCMPISTRM</a></td><td>Packed Compare Implicit Length Strings, Return Mask</td></tr>
<tr><td><a href="html/PCONFIG.html">PCONFIG</a></td><td>Platform Configuration</td></tr>
<tr><td><a href="html/PDEP.html">PDEP</a></td><td>Parallel Bits Deposit</td></tr>
<tr><td><a href="html/PEXT.html">PEXT</a></td><td>Parallel Bits Extract</td></tr>
<tr><td><a href="html/PEXTRB_PEXTRD_PEXTRQ.html">PEXTRB/PEXTRD/PEXTRQ</a></td><td>Extract Byte/Dword/Qword</td></tr>
<tr><td><a href="html/PEXTRW.html">PEXTRW</a></td><td>Extract Word</td></tr>
<tr><td><a href="html/PHADDSW.html">PHADDSW</a></td><td>Packed Horizontal Add and Saturate</td></tr>
<tr><td><a href="html/PHADDW_PHADDD.html">PHADDW/PHADDD</a></td><td>Packed Horizontal Add</td></tr>
<tr><td><a href="html/PHMINPOSUW.html">PHMINPOSUW</a></td><td>Packed Horizontal Word Minimum</td></tr>
<tr><td><a href="html/PHSUBSW.html">PHSUBSW</a></td><td>Packed Horizontal Subtract and Saturate</td></tr>
<tr><td><a href="html/PHSUBW_PHSUBD.html">PHSUBW/PHSUBD</a></td><td>Packed Horizontal Subtract</td></tr>
<tr><td><a href="html/PINSRB_PINSRD_PINSRQ.html">PINSRB/PINSRD/PINSRQ</a></td><td>Insert Byte/Dword/Qword</td></tr>
<tr><td><a href="html/PINSRW.html">PINSRW</a></td><td>Insert Word</td></tr>
<tr><td><a href="html/PMADDUBSW.html">PMADDUBSW</a></td><td>Multiply and Add Packed Signed and Unsigned Bytes</td></tr>
<tr><td><a href="html/PMADDWD.html">PMADDWD</a></td><td>Multiply and Add Packed Integers</td></tr>
<tr><td><a href="html/PMAXSB_PMAXSW_PMAXSD_PMAXSQ.html">PMAXSB/PMAXSW/PMAXSD/PMAXSQ</a></td><td>Maximum of Packed Signed Integers</td></tr>
<tr><td><a href="html/PMAXUB_PMAXUW.html">PMAXUB/PMAXUW</a></td><td>Maximum of Packed Unsigned Integers</td></tr>
<tr><td><a href="html/PMAXUD_PMAXUQ.html">PMAXUD/PMAXUQ</a></td><td>Maximum of Packed Unsigned Integers</td></tr>
<tr><td><a href="html/PMINSB_PMINSW.html">PMINSB/PMINSW</a></td><td>Minimum of Packed Signed Integers</td></tr>
<tr><td><a href="html/PMINSD_PMINSQ.html">PMINSD/PMINSQ</a></td><td>Minimum of Packed Signed Integers</td></tr>
<tr><td><a href="html/PMINUB_PMINUW.html">PMINUB/PMINUW</a></td><td>Minimum of Packed Unsigned Integers</td></tr>
<tr><td><a href="html/PMINUD_PMINUQ.html">PMINUD/PMINUQ</a></td><td>Minimum of Packed Unsigned Integers</td></tr>
<tr><td><a href="html/PMOVMSKB.html">PMOVMSKB</a></td><td>Move Byte Mask</td></tr>
<tr><td><a href="html/PMOVSX.html">PMOVSX</a></td><td>Packed Move with Sign Extend</td></tr>
<tr><td><a href="html/PMOVZX.html">PMOVZX</a></td><td>Packed Move with Zero Extend</td></tr>
<tr><td><a href="html/PMULDQ.html">PMULDQ</a></td><td>Multiply Packed Doubleword Integers</td></tr>
<tr><td><a href="html/PMULHRSW.html">PMULHRSW</a></td><td>Packed Multiply High with Round and Scale</td></tr>
<tr><td><a href="html/PMULHUW.html">PMULHUW</a></td><td>Multiply Packed Unsigned Integers and Store High Result</td></tr>
<tr><td><a href="html/PMULHW.html">PMULHW</a></td><td>Multiply Packed Signed Integers and Store High Result</td></tr>
<tr><td><a href="html/PMULLD_PMULLQ.html">PMULLD/PMULLQ</a></td><td>Multiply Packed Integers and Store Low Result</td></tr>
<tr><td><a href="html/PMULLW.html">PMULLW</a></td><td>Multiply Packed Signed Integers and Store Low Result</td></tr>
<tr><td><a href="html/PMULUDQ.html">PMULUDQ</a></td><td>Multiply Packed Unsigned Doubleword Integers</td></tr>
<tr><td><a href="html/POP.html">POP</a></td><td>Pop a Value from the Stack</td></tr>
<tr><td><a href="html/POPA_POPAD.html">POPA/POPAD</a></td><td>Pop All General-Purpose Registers</td></tr>
<tr><td><a href="html/POPCNT.html">POPCNT</a></td><td>Return the Count of Number of Bits Set to 1</td></tr>
<tr><td><a href="html/POPF_POPFD_POPFQ.html">POPF/POPFD/POPFQ</a></td><td>Pop Stack into EFLAGS Register</td></tr>
<tr><td><a href="html/POR.html">POR</a></td><td>Bitwise Logical OR</td></tr>
<tr><td><a href="html/PREFETCHh.html">PREFETCHh</a></td><td>Prefetch Data Into Caches</td></tr>
<tr><td><a href="html/PREFETCHW.html">PREFETCHW</a></td><td>Prefetch Data into Caches in Anticipation of a Write</td></tr>
<tr><td><a href="html/PREFETCHWT1.html">PREFETCHWT1</a></td><td>Prefetch Vector Data Into Caches with Intent to Write and T1 Hint</td></tr>
<tr><td><a href="html/PSADBW.html">PSADBW</a></td><td>Compute Sum of Absolute Differences</td></tr>
<tr><td><a href="html/PSHUFB.html">PSHUFB</a></td><td>Packed Shuffle Bytes</td></tr>
<tr><td><a href="html/PSHUFD.html">PSHUFD</a></td><td>Shuffle Packed Doublewords</td></tr>
<tr><td><a href="html/PSHUFHW.html">PSHUFHW</a></td><td>Shuffle Packed High Words</td></tr>
<tr><td><a href="html/PSHUFLW.html">PSHUFLW</a></td><td>Shuffle Packed Low Words</td></tr>
<tr><td><a href="html/PSHUFW.html">PSHUFW</a></td><td>Shuffle Packed Words</td></tr>
<tr><td><a href="html/PSIGNB_PSIGNW_PSIGND.html">PSIGNB/PSIGNW/PSIGND</a></td><td>Packed SIGN</td></tr>
<tr><td><a href="html/PSLLDQ.html">PSLLDQ</a></td><td>Shift Double Quadword Left Logical</td></tr>
<tr><td><a href="html/PSLLW_PSLLD_PSLLQ.html">PSLLW/PSLLD/PSLLQ</a></td><td>Shift Packed Data Left Logical</td></tr>
<tr><td><a href="html/PSRAW_PSRAD_PSRAQ.html">PSRAW/PSRAD/PSRAQ</a></td><td>Shift Packed Data Right Arithmetic</td></tr>
<tr><td><a href="html/PSRLDQ.html">PSRLDQ</a></td><td>Shift Double Quadword Right Logical</td></tr>
<tr><td><a href="html/PSRLW_PSRLD_PSRLQ.html">PSRLW/PSRLD/PSRLQ</a></td><td>Shift Packed Data Right Logical</td></tr>
<tr><td><a href="html/PSUBB_PSUBW_PSUBD.html">PSUBB/PSUBW/PSUBD</a></td><td>Subtract Packed Integers</td></tr>
<tr><td><a href="html/PSUBQ.html">PSUBQ</a></td><td>Subtract Packed Quadword Integers</td></tr>
<tr><td><a href="html/PSUBSB_PSUBSW.html">PSUBSB/PSUBSW</a></td><td>Subtract Packed Signed Integers with Signed Saturation</td></tr>
<tr><td><a href="html/PSUBUSB_PSUBUSW.html">PSUBUSB/PSUBUSW</a></td><td>Subtract Packed Unsigned Integers with Unsigned Saturation</td></tr>
<tr><td><a href="html/PTEST.html">PTEST</a></td><td>Logical Compare</td></tr>
<tr><td><a href="html/PTWRITE.html">PTWRITE</a></td><td>Write Data to a Processor Trace Packet</td></tr>
<tr><td><a href="html/PUNPCKHBW_PUNPCKHWD_PUNPCKHDQ_PUNPCKHQDQ.html">PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ</a></td><td>Unpack High Data</td></tr>
<tr><td><a href="html/PUNPCKLBW_PUNPCKLWD_PUNPCKLDQ_PUNPCKLQDQ.html">PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ</a></td><td>Unpack Low Data</td></tr>
<tr><td><a href="html/PUSH.html">PUSH</a></td><td>Push Word, Doubleword or Quadword Onto the Stack</td></tr>
<tr><td><a href="html/PUSHA_PUSHAD.html">PUSHA/PUSHAD</a></td><td>Push All General-Purpose Registers</td></tr>
<tr><td><a href="html/PUSHF_PUSHFD_PUSHFQ.html">PUSHF/PUSHFD/PUSHFQ</a></td><td>Push EFLAGS Register onto the Stack</td></tr>
<tr><td><a href="html/PXOR.html">PXOR</a></td><td>Logical Exclusive OR</td></tr>
<tr><td><a href="html/RCL_RCR_ROL_ROR.html">RCL/RCR/ROL/ROR</a></td><td>Rotate</td></tr>
<tr><td><a href="html/RCPPS.html">RCPPS</a></td><td>Compute Reciprocals of Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/RCPSS.html">RCPSS</a></td><td>Compute Reciprocal of Scalar Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/RDFSBASE_RDGSBASE.html">RDFSBASE/RDGSBASE</a></td><td>Read FS/GS Segment Base</td></tr>
<tr><td><a href="html/RDMSR.html">RDMSR</a></td><td>Read from Model Specific Register</td></tr>
<tr><td><a href="html/RDPID.html">RDPID</a></td><td>Read Processor ID</td></tr>
<tr><td><a href="html/RDPKRU.html">RDPKRU</a></td><td>Read Protection Key Rights for User Pages</td></tr>
<tr><td><a href="html/RDPMC.html">RDPMC</a></td><td>Read Performance-Monitoring Counters</td></tr>
<tr><td><a href="html/RDRAND.html">RDRAND</a></td><td>Read Random Number</td></tr>
<tr><td><a href="html/RDSEED.html">RDSEED</a></td><td>Read Random SEED</td></tr>
<tr><td><a href="html/RDSSPD_RDSSPQ.html">RDSSPD/RDSSPQ</a></td><td>Read Shadow Stack Pointer</td></tr>
<tr><td><a href="html/RDTSC.html">RDTSC</a></td><td>Read Time-Stamp Counter</td></tr>
<tr><td><a href="html/RDTSCP.html">RDTSCP</a></td><td>Read Time-Stamp Counter and Processor ID</td></tr>
<tr><td><a href="html/REP_REPE_REPZ_REPNE_REPNZ.html">REP/REPE/REPZ/REPNE/REPNZ</a></td><td>Repeat String Operation Prefix</td></tr>
<tr><td><a href="html/RET.html">RET</a></td><td>Return from Procedure</td></tr>
<tr><td><a href="html/RORX.html">RORX</a></td><td>Rotate Right Logical Without Affecting Flags</td></tr>
<tr><td><a href="html/ROUNDPD.html">ROUNDPD</a></td><td>Round Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ROUNDPS.html">ROUNDPS</a></td><td>Round Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ROUNDSD.html">ROUNDSD</a></td><td>Round Scalar Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/ROUNDSS.html">ROUNDSS</a></td><td>Round Scalar Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/RSM.html">RSM</a></td><td>Resume from System Management Mode</td></tr>
<tr><td><a href="html/RSQRTPS.html">RSQRTPS</a></td><td>Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/RSQRTSS.html">RSQRTSS</a></td><td>Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/RSTORSSP.html">RSTORSSP</a></td><td>Restore Saved Shadow Stack Pointer</td></tr>
<tr><td><a href="html/SAHF.html">SAHF</a></td><td>Store AH into Flags</td></tr>
<tr><td><a href="html/SAL_SAR_SHL_SHR.html">SAL/SAR/SHL/SHR</a></td><td>Shift</td></tr>
<tr><td><a href="html/SARX_SHLX_SHRX.html">SARX/SHLX/SHRX</a></td><td>Shift Without Affecting Flags</td></tr>
<tr><td><a href="html/SAVEPREVSSP.html">SAVEPREVSSP</a></td><td>Save Previous Shadow Stack Pointer</td></tr>
<tr><td><a href="html/SBB.html">SBB</a></td><td>Integer Subtraction with Borrow</td></tr>
<tr><td><a href="html/SCAS_SCASB_SCASW_SCASD.html">SCAS/SCASB/SCASW/SCASD</a></td><td>Scan String</td></tr>
<tr><td><a href="html/SERIALIZE.html">SERIALIZE</a></td><td>Serialize Instruction Execution</td></tr>
<tr><td><a href="html/SETcc.html">SETcc</a></td><td>Set Byte on Condition</td></tr>
<tr><td><a href="html/SETSSBSY.html">SETSSBSY</a></td><td>Mark Shadow Stack Busy</td></tr>
<tr><td><a href="html/SFENCE.html">SFENCE</a></td><td>Store Fence</td></tr>
<tr><td><a href="html/SGDT.html">SGDT</a></td><td>Store Global Descriptor Table Register</td></tr>
<tr><td><a href="html/SHA1MSG1.html">SHA1MSG1</a></td><td>Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords</td></tr>
<tr><td><a href="html/SHA1MSG2.html">SHA1MSG2</a></td><td>Perform a Final Calculation for the Next Four SHA1 Message Dwords</td></tr>
<tr><td><a href="html/SHA1NEXTE.html">SHA1NEXTE</a></td><td>Calculate SHA1 State Variable E after Four Rounds</td></tr>
<tr><td><a href="html/SHA1RNDS4.html">SHA1RNDS4</a></td><td>Perform Four Rounds of SHA1 Operation</td></tr>
<tr><td><a href="html/SHA256MSG1.html">SHA256MSG1</a></td><td>Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords</td></tr>
<tr><td><a href="html/SHA256MSG2.html">SHA256MSG2</a></td><td>Perform a Final Calculation for the Next Four SHA256 Message Dwords</td></tr>
<tr><td><a href="html/SHA256RNDS2.html">SHA256RNDS2</a></td><td>Perform Two Rounds of SHA256 Operation</td></tr>
<tr><td><a href="html/SHLD.html">SHLD</a></td><td>Double Precision Shift Left</td></tr>
<tr><td><a href="html/SHRD.html">SHRD</a></td><td>Double Precision Shift Right</td></tr>
<tr><td><a href="html/SHUFPD.html">SHUFPD</a></td><td>Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/SHUFPS.html">SHUFPS</a></td><td>Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/SIDT.html">SIDT</a></td><td>Store Interrupt Descriptor Table Register</td></tr>
<tr><td><a href="html/SLDT.html">SLDT</a></td><td>Store Local Descriptor Table Register</td></tr>
<tr><td><a href="html/SMSW.html">SMSW</a></td><td>Store Machine Status Word</td></tr>
<tr><td><a href="html/SQRTPD.html">SQRTPD</a></td><td>Square Root of Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/SQRTPS.html">SQRTPS</a></td><td>Square Root of Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/SQRTSD.html">SQRTSD</a></td><td>Compute Square Root of Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/SQRTSS.html">SQRTSS</a></td><td>Compute Square Root of Scalar Single-Precision Value</td></tr>
<tr><td><a href="html/STAC.html">STAC</a></td><td>Set AC Flag in EFLAGS Register</td></tr>
<tr><td><a href="html/STC.html">STC</a></td><td>Set Carry Flag</td></tr>
<tr><td><a href="html/STD.html">STD</a></td><td>Set Direction Flag</td></tr>
<tr><td><a href="html/STI.html">STI</a></td><td>Set Interrupt Flag</td></tr>
<tr><td><a href="html/STMXCSR.html">STMXCSR</a></td><td>Store MXCSR Register State</td></tr>
<tr><td><a href="html/STOS_STOSB_STOSW_STOSD_STOSQ.html">STOS/STOSB/STOSW/STOSD/STOSQ</a></td><td>Store String</td></tr>
<tr><td><a href="html/STR.html">STR</a></td><td>Store Task Register</td></tr>
<tr><td><a href="html/SUB.html">SUB</a></td><td>Subtract</td></tr>
<tr><td><a href="html/SUBPD.html">SUBPD</a></td><td>Subtract Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/SUBPS.html">SUBPS</a></td><td>Subtract Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/SUBSD.html">SUBSD</a></td><td>Subtract Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/SUBSS.html">SUBSS</a></td><td>Subtract Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/SWAPGS.html">SWAPGS</a></td><td>Swap GS Base Register</td></tr>
<tr><td><a href="html/SYSCALL.html">SYSCALL</a></td><td>Fast System Call</td></tr>
<tr><td><a href="html/SYSENTER.html">SYSENTER</a></td><td>Fast System Call</td></tr>
<tr><td><a href="html/SYSEXIT.html">SYSEXIT</a></td><td>Fast Return from Fast System Call</td></tr>
<tr><td><a href="html/SYSRET.html">SYSRET</a></td><td>Return From Fast System Call</td></tr>
<tr><td><a href="html/TEST.html">TEST</a></td><td>Logical Compare</td></tr>
<tr><td><a href="html/TPAUSE.html">TPAUSE</a></td><td>Timed PAUSE</td></tr>
<tr><td><a href="html/TZCNT.html">TZCNT</a></td><td>Count the Number of Trailing Zero Bits</td></tr>
<tr><td><a href="html/UCOMISD.html">UCOMISD</a></td><td>Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS</td></tr>
<tr><td><a href="html/UCOMISS.html">UCOMISS</a></td><td>Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS</td></tr>
<tr><td><a href="html/UD.html">UD</a></td><td>Undefined Instruction</td></tr>
<tr><td><a href="html/UMONITOR.html">UMONITOR</a></td><td>User Level Set Up Monitor Address</td></tr>
<tr><td><a href="html/UMWAIT.html">UMWAIT</a></td><td>User Level Monitor Wait</td></tr>
<tr><td><a href="html/UNPCKHPD.html">UNPCKHPD</a></td><td>Unpack and Interleave High Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/UNPCKHPS.html">UNPCKHPS</a></td><td>Unpack and Interleave High Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/UNPCKLPD.html">UNPCKLPD</a></td><td>Unpack and Interleave Low Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/UNPCKLPS.html">UNPCKLPS</a></td><td>Unpack and Interleave Low Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/V4FMADDPS_V4FNMADDPS.html">V4FMADDPS/V4FNMADDPS</a></td><td>Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)</td></tr>
<tr><td><a href="html/V4FMADDSS_V4FNMADDSS.html">V4FMADDSS/V4FNMADDSS</a></td><td>Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)</td></tr>
<tr><td><a href="html/VALIGND_VALIGNQ.html">VALIGND/VALIGNQ</a></td><td>Align Doubleword/Quadword Vectors</td></tr>
<tr><td><a href="html/VBLENDMPD_VBLENDMPS.html">VBLENDMPD/VBLENDMPS</a></td><td>Blend Float64/Float32 Vectors Using an OpMask Control</td></tr>
<tr><td><a href="html/VBROADCAST.html">VBROADCAST</a></td><td>Load with Broadcast Floating-Point Data</td></tr>
<tr><td><a href="html/VCOMPRESSPD.html">VCOMPRESSPD</a></td><td>Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory</td></tr>
<tr><td><a href="html/VCOMPRESSPS.html">VCOMPRESSPS</a></td><td>Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory</td></tr>
<tr><td><a href="html/VCVTNE2PS2BF16.html">VCVTNE2PS2BF16</a></td><td>Convert Two Packed Single Data to One Packed BF16 Data</td></tr>
<tr><td><a href="html/VCVTNEPS2BF16.html">VCVTNEPS2BF16</a></td><td>Convert Packed Single Data to Packed BF16 Data</td></tr>
<tr><td><a href="html/VCVTPD2QQ.html">VCVTPD2QQ</a></td><td>Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers</td></tr>
<tr><td><a href="html/VCVTPD2UDQ.html">VCVTPD2UDQ</a></td><td>Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers</td></tr>
<tr><td><a href="html/VCVTPD2UQQ.html">VCVTPD2UQQ</a></td><td>Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers</td></tr>
<tr><td><a href="html/VCVTPH2PS.html">VCVTPH2PS</a></td><td>Convert 16-bit FP values to Single-Precision FP values</td></tr>
<tr><td><a href="html/VCVTPS2PH.html">VCVTPS2PH</a></td><td>Convert Single-Precision FP value to 16-bit FP value</td></tr>
<tr><td><a href="html/VCVTPS2QQ.html">VCVTPS2QQ</a></td><td>Convert Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values</td></tr>
<tr><td><a href="html/VCVTPS2UDQ.html">VCVTPS2UDQ</a></td><td>Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values</td></tr>
<tr><td><a href="html/VCVTPS2UQQ.html">VCVTPS2UQQ</a></td><td>Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values</td></tr>
<tr><td><a href="html/VCVTQQ2PD.html">VCVTQQ2PD</a></td><td>Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VCVTQQ2PS.html">VCVTQQ2PS</a></td><td>Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VCVTSD2USI.html">VCVTSD2USI</a></td><td>Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer</td></tr>
<tr><td><a href="html/VCVTSS2USI.html">VCVTSS2USI</a></td><td>Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer</td></tr>
<tr><td><a href="html/VCVTTPD2QQ.html">VCVTTPD2QQ</a></td><td>Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers</td></tr>
<tr><td><a href="html/VCVTTPD2UDQ.html">VCVTTPD2UDQ</a></td><td>Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers</td></tr>
<tr><td><a href="html/VCVTTPD2UQQ.html">VCVTTPD2UQQ</a></td><td>Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers</td></tr>
<tr><td><a href="html/VCVTTPS2QQ.html">VCVTTPS2QQ</a></td><td>Convert with Truncation Packed Single Precision Floating-Point Values to Packed Signed Quadword Integer Values</td></tr>
<tr><td><a href="html/VCVTTPS2UDQ.html">VCVTTPS2UDQ</a></td><td>Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Val-</td></tr>
<tr><td><a href="html/VCVTTPS2UQQ.html">VCVTTPS2UQQ</a></td><td>Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values</td></tr>
<tr><td><a href="html/VCVTTSD2USI.html">VCVTTSD2USI</a></td><td>Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer</td></tr>
<tr><td><a href="html/VCVTTSS2USI.html">VCVTTSS2USI</a></td><td>Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer</td></tr>
<tr><td><a href="html/VCVTUDQ2PD.html">VCVTUDQ2PD</a></td><td>Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VCVTUDQ2PS.html">VCVTUDQ2PS</a></td><td>Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VCVTUQQ2PD.html">VCVTUQQ2PD</a></td><td>Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VCVTUQQ2PS.html">VCVTUQQ2PS</a></td><td>Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VCVTUSI2SD.html">VCVTUSI2SD</a></td><td>Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/VCVTUSI2SS.html">VCVTUSI2SS</a></td><td>Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value</td></tr>
<tr><td><a href="html/VDBPSADBW.html">VDBPSADBW</a></td><td>Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes</td></tr>
<tr><td><a href="html/VDPBF16PS.html">VDPBF16PS</a></td><td>Dot Product of BF16 Pairs Accumulated into Packed Single Precision</td></tr>
<tr><td><a href="html/VERR_VERW.html">VERR/VERW</a></td><td>Verify a Segment for Reading or Writing</td></tr>
<tr><td><a href="html/VEXP2PD.html">VEXP2PD</a></td><td>Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Er-</td></tr>
<tr><td><a href="html/VEXP2PS.html">VEXP2PS</a></td><td>Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Er-</td></tr>
<tr><td><a href="html/VEXPANDPD.html">VEXPANDPD</a></td><td>Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory</td></tr>
<tr><td><a href="html/VEXPANDPS.html">VEXPANDPS</a></td><td>Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory</td></tr>
<tr><td><a href="html/VEXTRACTF128_VEXTRACTF32x4_VEXTRACTF64x2_VEXTRACTF32x8_VEXTRACTF64x4.html">VEXTRACTF128/VEXTRACTF32x4/VEXTRACTF64x2/VEXTRACTF32x8/VEXTRACTF64x4</a></td><td>Extract Packed Floating-Point Values</td></tr>
<tr><td><a href="html/VEXTRACTI128_VEXTRACTI32x4_VEXTRACTI64x2_VEXTRACTI32x8_VEXTRACTI64x4.html">VEXTRACTI128/VEXTRACTI32x4/VEXTRACTI64x2/VEXTRACTI32x8/VEXTRACTI64x4</a></td><td>Extract packed Integer Values</td></tr>
<tr><td><a href="html/VFIXUPIMMPD.html">VFIXUPIMMPD</a></td><td>Fix Up Special Packed Float64 Values</td></tr>
<tr><td><a href="html/VFIXUPIMMPS.html">VFIXUPIMMPS</a></td><td>Fix Up Special Packed Float32 Values</td></tr>
<tr><td><a href="html/VFIXUPIMMSD.html">VFIXUPIMMSD</a></td><td>Fix Up Special Scalar Float64 Value</td></tr>
<tr><td><a href="html/VFIXUPIMMSS.html">VFIXUPIMMSS</a></td><td>Fix Up Special Scalar Float32 Value</td></tr>
<tr><td><a href="html/VFMADD132PD_VFMADD213PD_VFMADD231PD.html">VFMADD132PD/VFMADD213PD/VFMADD231PD</a></td><td>Fused Multiply-Add of Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMADD132PS_VFMADD213PS_VFMADD231PS.html">VFMADD132PS/VFMADD213PS/VFMADD231PS</a></td><td>Fused Multiply-Add of Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMADD132SD_VFMADD213SD_VFMADD231SD.html">VFMADD132SD/VFMADD213SD/VFMADD231SD</a></td><td>Fused Multiply-Add of Scalar Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMADD132SS_VFMADD213SS_VFMADD231SS.html">VFMADD132SS/VFMADD213SS/VFMADD231SS</a></td><td>Fused Multiply-Add of Scalar Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMADDSUB132PD_VFMADDSUB213PD_VFMADDSUB231PD.html">VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD</a></td><td>Fused Multiply-Alternating Add/Subtract of Packed Double-Precision</td></tr>
<tr><td><a href="html/VFMADDSUB132PS_VFMADDSUB213PS_VFMADDSUB231PS.html">VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS</a></td><td>Fused Multiply-Alternating Add/Subtract of Packed Single-Precision</td></tr>
<tr><td><a href="html/VFMSUB132PD_VFMSUB213PD_VFMSUB231PD.html">VFMSUB132PD/VFMSUB213PD/VFMSUB231PD</a></td><td>Fused Multiply-Subtract of Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMSUB132PS_VFMSUB213PS_VFMSUB231PS.html">VFMSUB132PS/VFMSUB213PS/VFMSUB231PS</a></td><td>Fused Multiply-Subtract of Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMSUB132SD_VFMSUB213SD_VFMSUB231SD.html">VFMSUB132SD/VFMSUB213SD/VFMSUB231SD</a></td><td>Fused Multiply-Subtract of Scalar Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMSUB132SS_VFMSUB213SS_VFMSUB231SS.html">VFMSUB132SS/VFMSUB213SS/VFMSUB231SS</a></td><td>Fused Multiply-Subtract of Scalar Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFMSUBADD132PD_VFMSUBADD213PD_VFMSUBADD231PD.html">VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD</a></td><td>Fused Multiply-Alternating Subtract/Add of Packed Double-Precision</td></tr>
<tr><td><a href="html/VFMSUBADD132PS_VFMSUBADD213PS_VFMSUBADD231PS.html">VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS</a></td><td>Fused Multiply-Alternating Subtract/Add of Packed Single-Precision</td></tr>
<tr><td><a href="html/VFNMADD132PD_VFNMADD213PD_VFNMADD231PD.html">VFNMADD132PD/VFNMADD213PD/VFNMADD231PD</a></td><td>Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFNMADD132PS_VFNMADD213PS_VFNMADD231PS.html">VFNMADD132PS/VFNMADD213PS/VFNMADD231PS</a></td><td>Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFNMADD132SD_VFNMADD213SD_VFNMADD231SD.html">VFNMADD132SD/VFNMADD213SD/VFNMADD231SD</a></td><td>Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFNMADD132SS_VFNMADD213SS_VFNMADD231SS.html">VFNMADD132SS/VFNMADD213SS/VFNMADD231SS</a></td><td>Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VFNMSUB132PD_VFNMSUB213PD_VFNMSUB231PD.html">VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD</a></td><td>Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point</td></tr>
<tr><td><a href="html/VFNMSUB132PS_VFNMSUB213PS_VFNMSUB231PS.html">VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS</a></td><td>Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Val-</td></tr>
<tr><td><a href="html/VFNMSUB132SD_VFNMSUB213SD_VFNMSUB231SD.html">VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD</a></td><td>Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Val-</td></tr>
<tr><td><a href="html/VFNMSUB132SS_VFNMSUB213SS_VFNMSUB231SS.html">VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS</a></td><td>Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Val-</td></tr>
<tr><td><a href="html/VFPCLASSPD.html">VFPCLASSPD</a></td><td>Tests Types Of a Packed Float64 Values</td></tr>
<tr><td><a href="html/VFPCLASSPS.html">VFPCLASSPS</a></td><td>Tests Types Of a Packed Float32 Values</td></tr>
<tr><td><a href="html/VFPCLASSSD.html">VFPCLASSSD</a></td><td>Tests Types Of a Scalar Float64 Values</td></tr>
<tr><td><a href="html/VFPCLASSSS.html">VFPCLASSSS</a></td><td>Tests Types Of a Scalar Float32 Values</td></tr>
<tr><td><a href="html/VGATHERDPD_VGATHERQPD.html">VGATHERDPD/VGATHERQPD</a></td><td>Gather Packed DP FP Values Using Signed Dword/Qword Indices</td></tr>
<tr><td><a href="html/VGATHERDPS_VGATHERDPD.html">VGATHERDPS/VGATHERDPD</a></td><td>Gather Packed Single, Packed Double with Signed Dword</td></tr>
<tr><td><a href="html/VGATHERDPS_VGATHERQPS.html">VGATHERDPS/VGATHERQPS</a></td><td>Gather Packed SP FP values Using Signed Dword/Qword Indices</td></tr>
<tr><td><a href="html/VGATHERPF0DPS_VGATHERPF0QPS_VGATHERPF0DPD_VGATHERPF0QPD.html">VGATHERPF0DPS/VGATHERPF0QPS/VGATHERPF0DPD/VGATHERPF0QPD</a></td><td>Sparse Prefetch Packed SP/DP Data Values with Signed</td></tr>
<tr><td><a href="html/VGATHERPF1DPS_VGATHERPF1QPS_VGATHERPF1DPD_VGATHERPF1QPD.html">VGATHERPF1DPS/VGATHERPF1QPS/VGATHERPF1DPD/VGATHERPF1QPD</a></td><td>Sparse Prefetch Packed SP/DP Data Values with Signed</td></tr>
<tr><td><a href="html/VGATHERQPS_VGATHERQPD.html">VGATHERQPS/VGATHERQPD</a></td><td>Gather Packed Single, Packed Double with Signed Qword Indices</td></tr>
<tr><td><a href="html/VGETEXPPD.html">VGETEXPPD</a></td><td>Convert Exponents of Packed DP FP Values to DP FP Values</td></tr>
<tr><td><a href="html/VGETEXPPS.html">VGETEXPPS</a></td><td>Convert Exponents of Packed SP FP Values to SP FP Values</td></tr>
<tr><td><a href="html/VGETEXPSD.html">VGETEXPSD</a></td><td>Convert Exponents of Scalar DP FP Values to DP FP Value</td></tr>
<tr><td><a href="html/VGETEXPSS.html">VGETEXPSS</a></td><td>Convert Exponents of Scalar SP FP Values to SP FP Value</td></tr>
<tr><td><a href="html/VGETMANTPD.html">VGETMANTPD</a></td><td>Extract Float64 Vector of Normalized Mantissas from Float64 Vector</td></tr>
<tr><td><a href="html/VGETMANTPS.html">VGETMANTPS</a></td><td>Extract Float32 Vector of Normalized Mantissas from Float32 Vector</td></tr>
<tr><td><a href="html/VGETMANTSD.html">VGETMANTSD</a></td><td>Extract Float64 of Normalized Mantissas from Float64 Scalar</td></tr>
<tr><td><a href="html/VGETMANTSS.html">VGETMANTSS</a></td><td>Extract Float32 Vector of Normalized Mantissa from Float32 Vector</td></tr>
<tr><td><a href="html/VINSERTF128_VINSERTF32x4_VINSERTF64x2_VINSERTF32x8_VINSERTF64x4.html">VINSERTF128/VINSERTF32x4/VINSERTF64x2/VINSERTF32x8/VINSERTF64x4</a></td><td>Insert Packed Floating-Point Values</td></tr>
<tr><td><a href="html/VINSERTI128_VINSERTI32x4_VINSERTI64x2_VINSERTI32x8_VINSERTI64x4.html">VINSERTI128/VINSERTI32x4/VINSERTI64x2/VINSERTI32x8/VINSERTI64x4</a></td><td>Insert Packed Integer Values</td></tr>
<tr><td><a href="html/VMASKMOV.html">VMASKMOV</a></td><td>Conditional SIMD Packed Loads and Stores</td></tr>
<tr><td><a href="html/VP2INTERSECTD_VP2INTERSECTQ.html">VP2INTERSECTD/VP2INTERSECTQ</a></td><td>Compute Intersection Between DWORDS/QUADWORDS to a Pair of Mask Registers</td></tr>
<tr><td><a href="html/VP4DPWSSD.html">VP4DPWSSD</a></td><td>Dot Product of Signed Words with Dword Accumulation (4-iterations)</td></tr>
<tr><td><a href="html/VP4DPWSSDS.html">VP4DPWSSDS</a></td><td>Dot Product of Signed Words with Dword Accumulation and Saturation (4-iterations)</td></tr>
<tr><td><a href="html/VPBLENDD.html">VPBLENDD</a></td><td>Blend Packed Dwords</td></tr>
<tr><td><a href="html/VPBLENDMB_VPBLENDMW.html">VPBLENDMB/VPBLENDMW</a></td><td>Blend Byte/Word Vectors Using an Opmask Control</td></tr>
<tr><td><a href="html/VPBLENDMD_VPBLENDMQ.html">VPBLENDMD/VPBLENDMQ</a></td><td>Blend Int32/Int64 Vectors Using an OpMask Control</td></tr>
<tr><td><a href="html/VPBROADCAST.html">VPBROADCAST</a></td><td>Load Integer and Broadcast</td></tr>
<tr><td><a href="html/VPBROADCASTB_W_D_Q.html">VPBROADCASTB/W/D/Q</a></td><td>Load with Broadcast Integer Data from General Purpose Register</td></tr>
<tr><td><a href="html/VPBROADCASTM.html">VPBROADCASTM</a></td><td>Broadcast Mask to Vector Register</td></tr>
<tr><td><a href="html/VPCMPB_VPCMPUB.html">VPCMPB/VPCMPUB</a></td><td>Compare Packed Byte Values Into Mask</td></tr>
<tr><td><a href="html/VPCMPD_VPCMPUD.html">VPCMPD/VPCMPUD</a></td><td>Compare Packed Integer Values into Mask</td></tr>
<tr><td><a href="html/VPCMPQ_VPCMPUQ.html">VPCMPQ/VPCMPUQ</a></td><td>Compare Packed Integer Values into Mask</td></tr>
<tr><td><a href="html/VPCMPW_VPCMPUW.html">VPCMPW/VPCMPUW</a></td><td>Compare Packed Word Values Into Mask</td></tr>
<tr><td><a href="html/VPCOMPRESSB_VCOMPRESSW.html">VPCOMPRESSB/VCOMPRESSW</a></td><td>Store Sparse Packed Byte/Word Integer Values into Dense Memory/Register</td></tr>
<tr><td><a href="html/VPCOMPRESSD.html">VPCOMPRESSD</a></td><td>Store Sparse Packed Doubleword Integer Values into Dense Memory/Register</td></tr>
<tr><td><a href="html/VPCOMPRESSQ.html">VPCOMPRESSQ</a></td><td>Store Sparse Packed Quadword Integer Values into Dense Memory/Register</td></tr>
<tr><td><a href="html/VPCONFLICTD_Q.html">VPCONFLICTD/Q</a></td><td>Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register</td></tr>
<tr><td><a href="html/VPDPBUSD.html">VPDPBUSD</a></td><td>Multiply and Add Unsigned and Signed Bytes</td></tr>
<tr><td><a href="html/VPDPBUSDS.html">VPDPBUSDS</a></td><td>Multiply and Add Unsigned and Signed Bytes with Saturation</td></tr>
<tr><td><a href="html/VPDPWSSD.html">VPDPWSSD</a></td><td>Multiply and Add Signed Word Integers</td></tr>
<tr><td><a href="html/VPDPWSSDS.html">VPDPWSSDS</a></td><td>Multiply and Add Signed Word Integers with Saturation</td></tr>
<tr><td><a href="html/VPERM2F128.html">VPERM2F128</a></td><td>Permute Floating-Point Values</td></tr>
<tr><td><a href="html/VPERM2I128.html">VPERM2I128</a></td><td>Permute Integer Values</td></tr>
<tr><td><a href="html/VPERMB.html">VPERMB</a></td><td>Permute Packed Bytes Elements</td></tr>
<tr><td><a href="html/VPERMD_VPERMW.html">VPERMD/VPERMW</a></td><td>Permute Packed Doublewords/Words Elements</td></tr>
<tr><td><a href="html/VPERMI2B.html">VPERMI2B</a></td><td>Full Permute of Bytes from Two Tables Overwriting the Index</td></tr>
<tr><td><a href="html/VPERMI2W_D_Q_PS_PD.html">VPERMI2W/D/Q/PS/PD</a></td><td>Full Permute From Two Tables Overwriting the Index</td></tr>
<tr><td><a href="html/VPERMILPD.html">VPERMILPD</a></td><td>Permute In-Lane of Pairs of Double-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VPERMILPS.html">VPERMILPS</a></td><td>Permute In-Lane of Quadruples of Single-Precision Floating-Point Values</td></tr>
<tr><td><a href="html/VPERMPD.html">VPERMPD</a></td><td>Permute Double-Precision Floating-Point Elements</td></tr>
<tr><td><a href="html/VPERMPS.html">VPERMPS</a></td><td>Permute Single-Precision Floating-Point Elements</td></tr>
<tr><td><a href="html/VPERMQ.html">VPERMQ</a></td><td>Qwords Element Permutation</td></tr>
<tr><td><a href="html/VPERMT2B.html">VPERMT2B</a></td><td>Full Permute of Bytes from Two Tables Overwriting a Table</td></tr>
<tr><td><a href="html/VPERMT2W_D_Q_PS_PD.html">VPERMT2W/D/Q/PS/PD</a></td><td>Full Permute from Two Tables Overwriting one Table</td></tr>
<tr><td><a href="html/VPEXPANDB_VPEXPANDW.html">VPEXPANDB/VPEXPANDW</a></td><td>Expand Byte/Word Values</td></tr>
<tr><td><a href="html/VPEXPANDD.html">VPEXPANDD</a></td><td>Load Sparse Packed Doubleword Integer Values from Dense Memory / Register</td></tr>
<tr><td><a href="html/VPEXPANDQ.html">VPEXPANDQ</a></td><td>Load Sparse Packed Quadword Integer Values from Dense Memory / Register</td></tr>
<tr><td><a href="html/VPGATHERDD_VPGATHERDQ.html">VPGATHERDD/VPGATHERDQ</a></td><td>Gather Packed Dword, Packed Qword with Signed Dword Indices</td></tr>
<tr><td><a href="html/VPGATHERDD_VPGATHERQD.html">VPGATHERDD/VPGATHERQD</a></td><td>Gather Packed Dword Values Using Signed Dword/Qword Indices</td></tr>
<tr><td><a href="html/VPGATHERDQ_VPGATHERQQ.html">VPGATHERDQ/VPGATHERQQ</a></td><td>Gather Packed Qword Values Using Signed Dword/Qword Indices</td></tr>
<tr><td><a href="html/VPGATHERQD_VPGATHERQQ.html">VPGATHERQD/VPGATHERQQ</a></td><td>Gather Packed Dword, Packed Qword with Signed Qword Indices</td></tr>
<tr><td><a href="html/VPLZCNTD_Q.html">VPLZCNTD/Q</a></td><td>Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values</td></tr>
<tr><td><a href="html/VPMADD52HUQ.html">VPMADD52HUQ</a></td><td>Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to 64-bit Accumulators</td></tr>
<tr><td><a href="html/VPMADD52LUQ.html">VPMADD52LUQ</a></td><td>Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators</td></tr>
<tr><td><a href="html/VPMASKMOV.html">VPMASKMOV</a></td><td>Conditional SIMD Integer Packed Loads and Stores</td></tr>
<tr><td><a href="html/VPMOVB2M_VPMOVW2M_VPMOVD2M_VPMOVQ2M.html">VPMOVB2M/VPMOVW2M/VPMOVD2M/VPMOVQ2M</a></td><td>Convert a Vector Register to a Mask</td></tr>
<tr><td><a href="html/VPMOVDB_VPMOVSDB_VPMOVUSDB.html">VPMOVDB/VPMOVSDB/VPMOVUSDB</a></td><td>Down Convert DWord to Byte</td></tr>
<tr><td><a href="html/VPMOVDW_VPMOVSDW_VPMOVUSDW.html">VPMOVDW/VPMOVSDW/VPMOVUSDW</a></td><td>Down Convert DWord to Word</td></tr>
<tr><td><a href="html/VPMOVM2B_VPMOVM2W_VPMOVM2D_VPMOVM2Q.html">VPMOVM2B/VPMOVM2W/VPMOVM2D/VPMOVM2Q</a></td><td>Convert a Mask Register to a Vector Register</td></tr>
<tr><td><a href="html/VPMOVQB_VPMOVSQB_VPMOVUSQB.html">VPMOVQB/VPMOVSQB/VPMOVUSQB</a></td><td>Down Convert QWord to Byte</td></tr>
<tr><td><a href="html/VPMOVQD_VPMOVSQD_VPMOVUSQD.html">VPMOVQD/VPMOVSQD/VPMOVUSQD</a></td><td>Down Convert QWord to DWord</td></tr>
<tr><td><a href="html/VPMOVQW_VPMOVSQW_VPMOVUSQW.html">VPMOVQW/VPMOVSQW/VPMOVUSQW</a></td><td>Down Convert QWord to Word</td></tr>
<tr><td><a href="html/VPMOVWB_VPMOVSWB_VPMOVUSWB.html">VPMOVWB/VPMOVSWB/VPMOVUSWB</a></td><td>Down Convert Word to Byte</td></tr>
<tr><td><a href="html/VPMULTISHIFTQB.html">VPMULTISHIFTQB</a></td><td>Select Packed Unaligned Bytes from Quadword Sources</td></tr>
<tr><td><a href="html/VPOPCNT.html">VPOPCNT</a></td><td>Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD</td></tr>
<tr><td><a href="html/VPROLD_VPROLVD_VPROLQ_VPROLVQ.html">VPROLD/VPROLVD/VPROLQ/VPROLVQ</a></td><td>Bit Rotate Left</td></tr>
<tr><td><a href="html/VPRORD_VPRORVD_VPRORQ_VPRORVQ.html">VPRORD/VPRORVD/VPRORQ/VPRORVQ</a></td><td>Bit Rotate Right</td></tr>
<tr><td><a href="html/VPSCATTERDD_VPSCATTERDQ_VPSCATTERQD_VPSCATTERQQ.html">VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ</a></td><td>Scatter Packed Dword, Packed Qword with Signed Dword, Signed</td></tr>
<tr><td><a href="html/VPSHLD.html">VPSHLD</a></td><td>Concatenate and Shift Packed Data Left Logical</td></tr>
<tr><td><a href="html/VPSHLDV.html">VPSHLDV</a></td><td>Concatenate and Variable Shift Packed Data Left Logical</td></tr>
<tr><td><a href="html/VPSHRD.html">VPSHRD</a></td><td>Concatenate and Shift Packed Data Right Logical</td></tr>
<tr><td><a href="html/VPSHRDV.html">VPSHRDV</a></td><td>Concatenate and Variable Shift Packed Data Right Logical</td></tr>
<tr><td><a href="html/VPSHUFBITQMB.html">VPSHUFBITQMB</a></td><td>Shuffle Bits from Quadword Elements Using Byte Indexes into Mask</td></tr>
<tr><td><a href="html/VPSLLVW_VPSLLVD_VPSLLVQ.html">VPSLLVW/VPSLLVD/VPSLLVQ</a></td><td>Variable Bit Shift Left Logical</td></tr>
<tr><td><a href="html/VPSRAVW_VPSRAVD_VPSRAVQ.html">VPSRAVW/VPSRAVD/VPSRAVQ</a></td><td>Variable Bit Shift Right Arithmetic</td></tr>
<tr><td><a href="html/VPSRLVW_VPSRLVD_VPSRLVQ.html">VPSRLVW/VPSRLVD/VPSRLVQ</a></td><td>Variable Bit Shift Right Logical</td></tr>
<tr><td><a href="html/VPTERNLOGD_VPTERNLOGQ.html">VPTERNLOGD/VPTERNLOGQ</a></td><td>Bitwise Ternary Logic</td></tr>
<tr><td><a href="html/VPTESTMB_VPTESTMW_VPTESTMD_VPTESTMQ.html">VPTESTMB/VPTESTMW/VPTESTMD/VPTESTMQ</a></td><td>Logical AND and Set Mask</td></tr>
<tr><td><a href="html/VPTESTNMB_W_D_Q.html">VPTESTNMB/W/D/Q</a></td><td>Logical NAND and Set</td></tr>
<tr><td><a href="html/VRANGEPD.html">VRANGEPD</a></td><td>Range Restriction Calculation For Packed Pairs of Float64 Values</td></tr>
<tr><td><a href="html/VRANGEPS.html">VRANGEPS</a></td><td>Range Restriction Calculation For Packed Pairs of Float32 Values</td></tr>
<tr><td><a href="html/VRANGESD.html">VRANGESD</a></td><td>Range Restriction Calculation From a pair of Scalar Float64 Values</td></tr>
<tr><td><a href="html/VRANGESS.html">VRANGESS</a></td><td>Range Restriction Calculation From a Pair of Scalar Float32 Values</td></tr>
<tr><td><a href="html/VRCP14PD.html">VRCP14PD</a></td><td>Compute Approximate Reciprocals of Packed Float64 Values</td></tr>
<tr><td><a href="html/VRCP14PS.html">VRCP14PS</a></td><td>Compute Approximate Reciprocals of Packed Float32 Values</td></tr>
<tr><td><a href="html/VRCP14SD.html">VRCP14SD</a></td><td>Compute Approximate Reciprocal of Scalar Float64 Value</td></tr>
<tr><td><a href="html/VRCP14SS.html">VRCP14SS</a></td><td>Compute Approximate Reciprocal of Scalar Float32 Value</td></tr>
<tr><td><a href="html/VRCP28PD.html">VRCP28PD</a></td><td>Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error</td></tr>
<tr><td><a href="html/VRCP28PS.html">VRCP28PS</a></td><td>Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error</td></tr>
<tr><td><a href="html/VRCP28SD.html">VRCP28SD</a></td><td>Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error</td></tr>
<tr><td><a href="html/VRCP28SS.html">VRCP28SS</a></td><td>Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error</td></tr>
<tr><td><a href="html/VREDUCEPD.html">VREDUCEPD</a></td><td>Perform Reduction Transformation on Packed Float64 Values</td></tr>
<tr><td><a href="html/VREDUCEPS.html">VREDUCEPS</a></td><td>Perform Reduction Transformation on Packed Float32 Values</td></tr>
<tr><td><a href="html/VREDUCESD.html">VREDUCESD</a></td><td>Perform a Reduction Transformation on a Scalar Float64 Value</td></tr>
<tr><td><a href="html/VREDUCESS.html">VREDUCESS</a></td><td>Perform a Reduction Transformation on a Scalar Float32 Value</td></tr>
<tr><td><a href="html/VRNDSCALEPD.html">VRNDSCALEPD</a></td><td>Round Packed Float64 Values To Include A Given Number Of Fraction Bits</td></tr>
<tr><td><a href="html/VRNDSCALEPS.html">VRNDSCALEPS</a></td><td>Round Packed Float32 Values To Include A Given Number Of Fraction Bits</td></tr>
<tr><td><a href="html/VRNDSCALESD.html">VRNDSCALESD</a></td><td>Round Scalar Float64 Value To Include A Given Number Of Fraction Bits</td></tr>
<tr><td><a href="html/VRNDSCALESS.html">VRNDSCALESS</a></td><td>Round Scalar Float32 Value To Include A Given Number Of Fraction Bits</td></tr>
<tr><td><a href="html/VRSQRT14PD.html">VRSQRT14PD</a></td><td>Compute Approximate Reciprocals of Square Roots of Packed Float64 Values</td></tr>
<tr><td><a href="html/VRSQRT14PS.html">VRSQRT14PS</a></td><td>Compute Approximate Reciprocals of Square Roots of Packed Float32 Values</td></tr>
<tr><td><a href="html/VRSQRT14SD.html">VRSQRT14SD</a></td><td>Compute Approximate Reciprocal of Square Root of Scalar Float64 Value</td></tr>
<tr><td><a href="html/VRSQRT14SS.html">VRSQRT14SS</a></td><td>Compute Approximate Reciprocal of Square Root of Scalar Float32 Value</td></tr>
<tr><td><a href="html/VRSQRT28PD.html">VRSQRT28PD</a></td><td>Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2^-28</td></tr>
<tr><td><a href="html/VRSQRT28PS.html">VRSQRT28PS</a></td><td>Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28</td></tr>
<tr><td><a href="html/VRSQRT28SD.html">VRSQRT28SD</a></td><td>Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than 2^-28</td></tr>
<tr><td><a href="html/VRSQRT28SS.html">VRSQRT28SS</a></td><td>Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Rel-</td></tr>
<tr><td><a href="html/VSCALEFPD.html">VSCALEFPD</a></td><td>Scale Packed Float64 Values With Float64 Values</td></tr>
<tr><td><a href="html/VSCALEFPS.html">VSCALEFPS</a></td><td>Scale Packed Float32 Values With Float32 Values</td></tr>
<tr><td><a href="html/VSCALEFSD.html">VSCALEFSD</a></td><td>Scale Scalar Float64 Values With Float64 Values</td></tr>
<tr><td><a href="html/VSCALEFSS.html">VSCALEFSS</a></td><td>Scale Scalar Float32 Value With Float32 Value</td></tr>
<tr><td><a href="html/VSCATTERDPS_VSCATTERDPD_VSCATTERQPS_VSCATTERQPD.html">VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD</a></td><td>Scatter Packed Single, Packed Double with Signed Dword and Qword</td></tr>
<tr><td><a href="html/VSCATTERPF0DPS_VSCATTERPF0QPS_VSCATTERPF0DPD_VSCATTERPF0QPD.html">VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD</a></td><td>Sparse Prefetch Packed SP/DP Data Values with</td></tr>
<tr><td><a href="html/VSCATTERPF1DPS_VSCATTERPF1QPS_VSCATTERPF1DPD_VSCATTERPF1QPD.html">VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD</a></td><td>Sparse Prefetch Packed SP/DP Data Values with</td></tr>
<tr><td><a href="html/VSHUFF32x4_VSHUFF64x2_VSHUFI32x4_VSHUFI64x2.html">VSHUFF32x4/VSHUFF64x2/VSHUFI32x4/VSHUFI64x2</a></td><td>Shuffle Packed Values at 128-bit Granularity</td></tr>
<tr><td><a href="html/VTESTPD_VTESTPS.html">VTESTPD/VTESTPS</a></td><td>Packed Bit Test</td></tr>
<tr><td><a href="html/VZEROALL.html">VZEROALL</a></td><td>Zero XMM, YMM and ZMM Registers</td></tr>
<tr><td><a href="html/VZEROUPPER.html">VZEROUPPER</a></td><td>Zero Upper Bits of YMM and ZMM Registers</td></tr>
<tr><td><a href="html/WAIT_FWAIT.html">WAIT/FWAIT</a></td><td>Wait</td></tr>
<tr><td><a href="html/WBINVD.html">WBINVD</a></td><td>Write Back and Invalidate Cache</td></tr>
<tr><td><a href="html/WBNOINVD.html">WBNOINVD</a></td><td>Write Back and Do Not Invalidate Cache</td></tr>
<tr><td><a href="html/WRFSBASE_WRGSBASE.html">WRFSBASE/WRGSBASE</a></td><td>Write FS/GS Segment Base</td></tr>
<tr><td><a href="html/WRMSR.html">WRMSR</a></td><td>Write to Model Specific Register</td></tr>
<tr><td><a href="html/WRPKRU.html">WRPKRU</a></td><td>Write Data to User Page Key Register</td></tr>
<tr><td><a href="html/WRSSD_WRSSQ.html">WRSSD/WRSSQ</a></td><td>Write to Shadow Stack</td></tr>
<tr><td><a href="html/WRUSSD_WRUSSQ.html">WRUSSD/WRUSSQ</a></td><td>Write to User Shadow Stack</td></tr>
<tr><td><a href="html/XABORT.html">XABORT</a></td><td>Transactional Abort</td></tr>
<tr><td><a href="html/XACQUIRE_XRELEASE.html">XACQUIRE/XRELEASE</a></td><td>Hardware Lock Elision Prefix Hints</td></tr>
<tr><td><a href="html/XADD.html">XADD</a></td><td>Exchange and Add</td></tr>
<tr><td><a href="html/XBEGIN.html">XBEGIN</a></td><td>Transactional Begin</td></tr>
<tr><td><a href="html/XCHG.html">XCHG</a></td><td>Exchange Register/Memory with Register</td></tr>
<tr><td><a href="html/XEND.html">XEND</a></td><td>Transactional End</td></tr>
<tr><td><a href="html/XGETBV.html">XGETBV</a></td><td>Get Value of Extended Control Register</td></tr>
<tr><td><a href="html/XLAT_XLATB.html">XLAT/XLATB</a></td><td>Table Look-up Translation</td></tr>
<tr><td><a href="html/XOR.html">XOR</a></td><td>Logical Exclusive OR</td></tr>
<tr><td><a href="html/XORPD.html">XORPD</a></td><td>Bitwise Logical XOR of Packed Double Precision Floating-Point Values</td></tr>
<tr><td><a href="html/XORPS.html">XORPS</a></td><td>Bitwise Logical XOR of Packed Single Precision Floating-Point Values</td></tr>
<tr><td><a href="html/XRSTOR.html">XRSTOR</a></td><td>Restore Processor Extended States</td></tr>
<tr><td><a href="html/XRSTORS.html">XRSTORS</a></td><td>Restore Processor Extended States Supervisor</td></tr>
<tr><td><a href="html/XSAVE.html">XSAVE</a></td><td>Save Processor Extended States</td></tr>
<tr><td><a href="html/XSAVEC.html">XSAVEC</a></td><td>Save Processor Extended States with Compaction</td></tr>
<tr><td><a href="html/XSAVEOPT.html">XSAVEOPT</a></td><td>Save Processor Extended States Optimized</td></tr>
<tr><td><a href="html/XSAVES.html">XSAVES</a></td><td>Save Processor Extended States Supervisor</td></tr>
<tr><td><a href="html/XSETBV.html">XSETBV</a></td><td>Set Extended Control Register</td></tr>
<tr><td><a href="html/XTEST.html">XTEST</a></td><td>Test If In Transactional Execution</td></tr>
     </table> </body>  </html>
