0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sim_1/new/tb_top.sv,1757228734,systemVerilog,,,,tb_top,,uvm,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control_unit.sv,1757227356,systemVerilog,,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_path.sv,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/defines.sv,ControlUnit,,uvm,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/data_path.sv,1757227437,systemVerilog,,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/mcu.sv,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/defines.sv,DataPath;RegisterFile;adder;alu;extend;mux_2x1;mux_5x1;register,,uvm,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/defines.sv,1757227460,verilog,,,,,,,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/mcu.sv,1757227471,systemVerilog,,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ram.sv,,MCU,,uvm,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ram.sv,1757228667,systemVerilog,,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rom.sv,,ram,,uvm,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rom.sv,1757227523,systemVerilog,,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rv32i_core.sv,,rom,,uvm,,,,,,
C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/rv32i_core.sv,1757227557,systemVerilog,,C:/Users/Levi/Desktop/aaaaa/single_cycle_cpu/single_cycle_cpu.srcs/sim_1/new/tb_top.sv,,RV32I_Core,,uvm,,,,,,
