   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	SystemCoreClock
  20              		.section	.data.SystemCoreClock,"aw",%progbits
  21              		.align	2
  24              	SystemCoreClock:
  25 0000 80D1F008 		.word	150000000
  26              		.global	AHBPrescTable
  27              		.section	.data.AHBPrescTable,"aw",%progbits
  28              		.align	2
  31              	AHBPrescTable:
  32 0000 00       		.byte	0
  33 0001 00       		.byte	0
  34 0002 00       		.byte	0
  35 0003 00       		.byte	0
  36 0004 00       		.byte	0
  37 0005 00       		.byte	0
  38 0006 00       		.byte	0
  39 0007 00       		.byte	0
  40 0008 01       		.byte	1
  41 0009 02       		.byte	2
  42 000a 03       		.byte	3
  43 000b 04       		.byte	4
  44 000c 06       		.byte	6
  45 000d 07       		.byte	7
  46 000e 08       		.byte	8
  47 000f 09       		.byte	9
  48              		.section	.text.SystemInit,"ax",%progbits
  49              		.align	2
  50              		.global	SystemInit
  51              		.thumb
  52              		.thumb_func
  54              	SystemInit:
  55              	.LFB110:
  56              		.file 1 "App/STM32F4-Discovery/startup/system_stm32f4xx.c"
   1:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
   2:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   ******************************************************************************
   3:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @version V1.0.0
   6:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @date    24-October-2011
   7:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices,
   9:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *          and is generated by the clock configuration tool
  10:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *          stm32f4xx_Clock_Configuration_V1.0.0.xls
  11:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *             
  12:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *     user application:
  14:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  18:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  19:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  20:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *
  21:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  23:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  24:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                                     
  25:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  27:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                                 during program execution.
  28:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *
  29:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  30:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  31:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  32:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *
  33:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *
  37:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  38:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  39:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    value to your own configuration.
  41:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *
  42:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  43:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *=============================================================================
  44:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *=============================================================================
  45:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        Supported STM32F4xx device revision    | Rev A
  46:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  48:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 150000000
  50:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 150000000
  52:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  54:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  56:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  58:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
  60:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        PLL_M                                  | 25
  62:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        PLL_N                                  | 300
  64:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  66:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  68:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  70:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  72:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  74:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  76:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  78:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 4
  80:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        Prefetch Buffer                        | OFF
  82:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  84:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        Data cache                             | ON
  86:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  87:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  88:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  89:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  90:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *=============================================================================
  91:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   ****************************************************************************** 
  92:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @attention
  93:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *
  94:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  95:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  96:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  97:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  98:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  99:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 100:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *
 101:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 102:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   ******************************************************************************
 103:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 104:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 105:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup CMSIS
 106:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 107:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 108:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 109:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 110:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 111:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */  
 112:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   
 113:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 114:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 115:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 116:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 117:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #include "stm32f4xx.h"
 118:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 119:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 120:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @}
 121:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 122:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 123:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 124:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 125:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 126:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 127:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 128:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @}
 129:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 130:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 131:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 132:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 133:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 134:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 135:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 136:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 137:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****      on STM324xG_EVAL board as data memory  */
 138:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 139:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 140:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 141:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****      Internal SRAM. */
 142:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 143:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 144:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 145:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /******************************************************************************/
 146:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 147:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 148:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 149:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #define PLL_M      25
 150:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #define PLL_N      300
 151:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 152:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 153:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #define PLL_P      2
 154:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 155:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 156:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #define PLL_Q      7
 157:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 158:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /******************************************************************************/
 159:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 160:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 161:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @}
 162:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 163:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 164:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 165:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 166:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 167:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 168:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 169:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @}
 170:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 171:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 172:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 173:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 174:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 175:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 176:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 150000000;
 177:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 178:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 179:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 180:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 181:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @}
 182:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 183:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 184:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 185:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 186:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 187:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 188:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** static void SetSysClock(void);
 189:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 190:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 191:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 192:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 193:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 194:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @}
 195:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 196:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 197:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 198:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @{
 199:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 200:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 201:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 202:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 203:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 204:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         SystemFrequency variable.
 205:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @param  None
 206:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @retval None
 207:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 208:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** void SystemInit(void)
 209:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** {
  57              		.loc 1 209 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61 0000 80B5     		push	{r7, lr}
  62              	.LCFI0:
  63              		.cfi_def_cfa_offset 8
  64              		.cfi_offset 7, -8
  65              		.cfi_offset 14, -4
  66 0002 00AF     		add	r7, sp, #0
  67              	.LCFI1:
  68              		.cfi_def_cfa_register 7
 210:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 211:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 212:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  69              		.loc 1 212 0
  70 0004 154B     		ldr	r3, .L2
  71 0006 154A     		ldr	r2, .L2
  72 0008 D2F88820 		ldr	r2, [r2, #136]
  73 000c 42F47002 		orr	r2, r2, #15728640
  74 0010 C3F88820 		str	r2, [r3, #136]
 213:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   #endif
 214:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 215:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Set HSION bit */
 216:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  75              		.loc 1 216 0
  76 0014 124B     		ldr	r3, .L2+4
  77 0016 124A     		ldr	r2, .L2+4
  78 0018 1268     		ldr	r2, [r2]
  79 001a 42F00102 		orr	r2, r2, #1
  80 001e 1A60     		str	r2, [r3]
 217:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 218:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Reset CFGR register */
 219:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  81              		.loc 1 219 0
  82 0020 0F4B     		ldr	r3, .L2+4
  83 0022 0022     		movs	r2, #0
  84 0024 9A60     		str	r2, [r3, #8]
 220:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 221:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 222:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  85              		.loc 1 222 0
  86 0026 0E4A     		ldr	r2, .L2+4
  87 0028 0D4B     		ldr	r3, .L2+4
  88 002a 1B68     		ldr	r3, [r3]
  89 002c 23F08473 		bic	r3, r3, #17301504
  90 0030 23F48033 		bic	r3, r3, #65536
  91 0034 1360     		str	r3, [r2]
 223:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 224:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 225:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  92              		.loc 1 225 0
  93 0036 0A4B     		ldr	r3, .L2+4
  94 0038 0A4A     		ldr	r2, .L2+8
  95 003a 5A60     		str	r2, [r3, #4]
 226:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 227:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 228:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  96              		.loc 1 228 0
  97 003c 084B     		ldr	r3, .L2+4
  98 003e 084A     		ldr	r2, .L2+4
  99 0040 1268     		ldr	r2, [r2]
 100 0042 22F48022 		bic	r2, r2, #262144
 101 0046 1A60     		str	r2, [r3]
 229:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 230:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Disable all interrupts */
 231:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 102              		.loc 1 231 0
 103 0048 054B     		ldr	r3, .L2+4
 104 004a 0022     		movs	r2, #0
 105 004c DA60     		str	r2, [r3, #12]
 232:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 233:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 234:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 235:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 236:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****          
 237:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 238:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 239:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   SetSysClock();
 106              		.loc 1 239 0
 107 004e FFF7FEFF 		bl	SetSysClock
 240:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 241:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 242:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 243:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 244:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #else
 245:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 108              		.loc 1 245 0
 109 0052 024B     		ldr	r3, .L2
 110 0054 4FF00062 		mov	r2, #134217728
 111 0058 9A60     		str	r2, [r3, #8]
 246:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** #endif
 247:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** }
 112              		.loc 1 247 0
 113 005a 80BD     		pop	{r7, pc}
 114              	.L3:
 115              		.align	2
 116              	.L2:
 117 005c 00ED00E0 		.word	-536810240
 118 0060 00380240 		.word	1073887232
 119 0064 10300024 		.word	603992080
 120              		.cfi_endproc
 121              	.LFE110:
 123              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 124              		.align	2
 125              		.global	SystemCoreClockUpdate
 126              		.thumb
 127              		.thumb_func
 129              	SystemCoreClockUpdate:
 130              	.LFB111:
 248:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 249:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 250:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 251:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 252:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 253:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         other parameters.
 254:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *           
 255:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 256:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 257:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 258:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *     
 259:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 260:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 261:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *           constant and the selected clock source:
 262:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *             
 263:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 264:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                                              
 265:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 266:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                          
 267:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 268:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 269:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         
 270:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 271:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 272:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *             in voltage and temperature.   
 273:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *    
 274:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 275:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 276:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 277:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *              have wrong result.
 278:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *                
 279:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 280:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *           value for HSE crystal.
 281:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *     
 282:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @param  None
 283:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @retval None
 284:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 285:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 286:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** {
 131              		.loc 1 286 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 24
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 136 0000 80B4     		push	{r7}
 137              	.LCFI2:
 138              		.cfi_def_cfa_offset 4
 139              		.cfi_offset 7, -4
 140 0002 87B0     		sub	sp, sp, #28
 141              	.LCFI3:
 142              		.cfi_def_cfa_offset 32
 143 0004 00AF     		add	r7, sp, #0
 144              	.LCFI4:
 145              		.cfi_def_cfa_register 7
 287:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 146              		.loc 1 287 0
 147 0006 0023     		movs	r3, #0
 148 0008 3B61     		str	r3, [r7, #16]
 149 000a 0023     		movs	r3, #0
 150 000c 7B61     		str	r3, [r7, #20]
 151 000e 0223     		movs	r3, #2
 152 0010 FB60     		str	r3, [r7, #12]
 153 0012 0023     		movs	r3, #0
 154 0014 BB60     		str	r3, [r7, #8]
 155 0016 0223     		movs	r3, #2
 156 0018 7B60     		str	r3, [r7, #4]
 288:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   
 289:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 290:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 157              		.loc 1 290 0
 158 001a 324B     		ldr	r3, .L13
 159 001c 9B68     		ldr	r3, [r3, #8]
 160 001e 03F00C03 		and	r3, r3, #12
 161 0022 3B61     		str	r3, [r7, #16]
 291:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 292:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   switch (tmp)
 162              		.loc 1 292 0
 163 0024 3B69     		ldr	r3, [r7, #16]
 164 0026 042B     		cmp	r3, #4
 165 0028 07D0     		beq	.L6
 166 002a 082B     		cmp	r3, #8
 167 002c 09D0     		beq	.L7
 168 002e 002B     		cmp	r3, #0
 169 0030 3FD1     		bne	.L12
 293:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   {
 294:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 295:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 170              		.loc 1 295 0
 171 0032 2D4B     		ldr	r3, .L13+4
 172 0034 2D4A     		ldr	r2, .L13+8
 173 0036 1A60     		str	r2, [r3]
 296:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       break;
 174              		.loc 1 296 0
 175 0038 3FE0     		b	.L9
 176              	.L6:
 297:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 298:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 177              		.loc 1 298 0
 178 003a 2B4B     		ldr	r3, .L13+4
 179 003c 2C4A     		ldr	r2, .L13+12
 180 003e 1A60     		str	r2, [r3]
 299:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       break;
 181              		.loc 1 299 0
 182 0040 3BE0     		b	.L9
 183              	.L7:
 300:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 301:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 302:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 303:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 304:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****          */    
 305:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 184              		.loc 1 305 0
 185 0042 284B     		ldr	r3, .L13
 186 0044 5B68     		ldr	r3, [r3, #4]
 187 0046 03F48003 		and	r3, r3, #4194304
 188 004a 9B0D     		lsrs	r3, r3, #22
 189 004c BB60     		str	r3, [r7, #8]
 306:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 190              		.loc 1 306 0
 191 004e 254B     		ldr	r3, .L13
 192 0050 5B68     		ldr	r3, [r3, #4]
 193 0052 03F03F03 		and	r3, r3, #63
 194 0056 7B60     		str	r3, [r7, #4]
 307:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       
 308:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       if (pllsource != 0)
 195              		.loc 1 308 0
 196 0058 BB68     		ldr	r3, [r7, #8]
 197 005a 002B     		cmp	r3, #0
 198 005c 0DD0     		beq	.L10
 309:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       {
 310:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 311:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 199              		.loc 1 311 0
 200 005e 244A     		ldr	r2, .L13+12
 201 0060 7B68     		ldr	r3, [r7, #4]
 202 0062 B2FBF3F2 		udiv	r2, r2, r3
 203 0066 1F4B     		ldr	r3, .L13
 204 0068 5968     		ldr	r1, [r3, #4]
 205 006a 47F6C073 		movw	r3, #32704
 206 006e 0B40     		ands	r3, r3, r1
 207 0070 9B09     		lsrs	r3, r3, #6
 208 0072 03FB02F3 		mul	r3, r3, r2
 209 0076 7B61     		str	r3, [r7, #20]
 210 0078 0CE0     		b	.L11
 211              	.L10:
 312:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       }
 313:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       else
 314:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       {
 315:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 316:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 212              		.loc 1 316 0
 213 007a 1C4A     		ldr	r2, .L13+8
 214 007c 7B68     		ldr	r3, [r7, #4]
 215 007e B2FBF3F2 		udiv	r2, r2, r3
 216 0082 184B     		ldr	r3, .L13
 217 0084 5968     		ldr	r1, [r3, #4]
 218 0086 47F6C073 		movw	r3, #32704
 219 008a 0B40     		ands	r3, r3, r1
 220 008c 9B09     		lsrs	r3, r3, #6
 221 008e 03FB02F3 		mul	r3, r3, r2
 222 0092 7B61     		str	r3, [r7, #20]
 223              	.L11:
 317:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       }
 318:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 319:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 224              		.loc 1 319 0
 225 0094 134B     		ldr	r3, .L13
 226 0096 5B68     		ldr	r3, [r3, #4]
 227 0098 03F44033 		and	r3, r3, #196608
 228 009c 1B0C     		lsrs	r3, r3, #16
 229 009e 0133     		adds	r3, r3, #1
 230 00a0 5B00     		lsls	r3, r3, #1
 231 00a2 FB60     		str	r3, [r7, #12]
 320:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 232              		.loc 1 320 0
 233 00a4 7A69     		ldr	r2, [r7, #20]
 234 00a6 FB68     		ldr	r3, [r7, #12]
 235 00a8 B2FBF3F2 		udiv	r2, r2, r3
 236 00ac 0E4B     		ldr	r3, .L13+4
 237 00ae 1A60     		str	r2, [r3]
 321:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       break;
 238              		.loc 1 321 0
 239 00b0 03E0     		b	.L9
 240              	.L12:
 322:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     default:
 323:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 241              		.loc 1 323 0
 242 00b2 0D4B     		ldr	r3, .L13+4
 243 00b4 0D4A     		ldr	r2, .L13+8
 244 00b6 1A60     		str	r2, [r3]
 324:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       break;
 245              		.loc 1 324 0
 246 00b8 00BF     		nop
 247              	.L9:
 325:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   }
 326:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 327:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 328:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 248              		.loc 1 328 0
 249 00ba 0A4B     		ldr	r3, .L13
 250 00bc 9B68     		ldr	r3, [r3, #8]
 251 00be 03F0F003 		and	r3, r3, #240
 252 00c2 1B09     		lsrs	r3, r3, #4
 253 00c4 0B4A     		ldr	r2, .L13+16
 254 00c6 D35C     		ldrb	r3, [r2, r3]
 255 00c8 DBB2     		uxtb	r3, r3
 256 00ca 3B61     		str	r3, [r7, #16]
 329:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* HCLK frequency */
 330:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 257              		.loc 1 330 0
 258 00cc 064B     		ldr	r3, .L13+4
 259 00ce 1A68     		ldr	r2, [r3]
 260 00d0 3B69     		ldr	r3, [r7, #16]
 261 00d2 DA40     		lsrs	r2, r2, r3
 262 00d4 044B     		ldr	r3, .L13+4
 263 00d6 1A60     		str	r2, [r3]
 331:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** }
 264              		.loc 1 331 0
 265 00d8 1C37     		adds	r7, r7, #28
 266 00da BD46     		mov	sp, r7
 267              		@ sp needed
 268 00dc 5DF8047B 		ldr	r7, [sp], #4
 269 00e0 7047     		bx	lr
 270              	.L14:
 271 00e2 00BF     		.align	2
 272              	.L13:
 273 00e4 00380240 		.word	1073887232
 274 00e8 00000000 		.word	SystemCoreClock
 275 00ec 0024F400 		.word	16000000
 276 00f0 40787D01 		.word	25000000
 277 00f4 00000000 		.word	AHBPrescTable
 278              		.cfi_endproc
 279              	.LFE111:
 281              		.section	.text.SetSysClock,"ax",%progbits
 282              		.align	2
 283              		.thumb
 284              		.thumb_func
 286              	SetSysClock:
 287              	.LFB112:
 332:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 333:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /**
 334:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 335:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 336:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 337:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 338:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @param  None
 339:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   * @retval None
 340:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   */
 341:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** static void SetSysClock(void)
 342:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** {
 288              		.loc 1 342 0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 8
 291              		@ frame_needed = 1, uses_anonymous_args = 0
 292              		@ link register save eliminated.
 293 0000 80B4     		push	{r7}
 294              	.LCFI5:
 295              		.cfi_def_cfa_offset 4
 296              		.cfi_offset 7, -4
 297 0002 83B0     		sub	sp, sp, #12
 298              	.LCFI6:
 299              		.cfi_def_cfa_offset 16
 300 0004 00AF     		add	r7, sp, #0
 301              	.LCFI7:
 302              		.cfi_def_cfa_register 7
 343:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /******************************************************************************/
 344:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 345:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** /******************************************************************************/
 346:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 303              		.loc 1 346 0
 304 0006 0023     		movs	r3, #0
 305 0008 7B60     		str	r3, [r7, #4]
 306 000a 0023     		movs	r3, #0
 307 000c 3B60     		str	r3, [r7]
 347:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   
 348:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Enable HSE */
 349:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 308              		.loc 1 349 0
 309 000e 354B     		ldr	r3, .L23
 310 0010 344A     		ldr	r2, .L23
 311 0012 1268     		ldr	r2, [r2]
 312 0014 42F48032 		orr	r2, r2, #65536
 313 0018 1A60     		str	r2, [r3]
 314              	.L17:
 350:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****  
 351:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 352:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   do
 353:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   {
 354:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 315              		.loc 1 354 0 discriminator 1
 316 001a 324B     		ldr	r3, .L23
 317 001c 1B68     		ldr	r3, [r3]
 318 001e 03F40033 		and	r3, r3, #131072
 319 0022 3B60     		str	r3, [r7]
 355:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     StartUpCounter++;
 320              		.loc 1 355 0 discriminator 1
 321 0024 7B68     		ldr	r3, [r7, #4]
 322 0026 0133     		adds	r3, r3, #1
 323 0028 7B60     		str	r3, [r7, #4]
 356:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 324              		.loc 1 356 0 discriminator 1
 325 002a 3B68     		ldr	r3, [r7]
 326 002c 002B     		cmp	r3, #0
 327 002e 03D1     		bne	.L16
 328 0030 7B68     		ldr	r3, [r7, #4]
 329 0032 B3F5A06F 		cmp	r3, #1280
 330 0036 F0D1     		bne	.L17
 331              	.L16:
 357:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 358:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 332              		.loc 1 358 0
 333 0038 2A4B     		ldr	r3, .L23
 334 003a 1B68     		ldr	r3, [r3]
 335 003c 03F40033 		and	r3, r3, #131072
 336 0040 002B     		cmp	r3, #0
 337 0042 02D0     		beq	.L18
 359:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   {
 360:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 338              		.loc 1 360 0
 339 0044 0123     		movs	r3, #1
 340 0046 3B60     		str	r3, [r7]
 341 0048 01E0     		b	.L19
 342              	.L18:
 361:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   }
 362:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   else
 363:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   {
 364:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 343              		.loc 1 364 0
 344 004a 0023     		movs	r3, #0
 345 004c 3B60     		str	r3, [r7]
 346              	.L19:
 365:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   }
 366:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 367:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 347              		.loc 1 367 0
 348 004e 3B68     		ldr	r3, [r7]
 349 0050 012B     		cmp	r3, #1
 350 0052 42D1     		bne	.L15
 368:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   {
 369:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
 370:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 351              		.loc 1 370 0
 352 0054 234B     		ldr	r3, .L23
 353 0056 234A     		ldr	r2, .L23
 354 0058 126C     		ldr	r2, [r2, #64]
 355 005a 42F08052 		orr	r2, r2, #268435456
 356 005e 1A64     		str	r2, [r3, #64]
 371:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 357              		.loc 1 371 0
 358 0060 214B     		ldr	r3, .L23+4
 359 0062 214A     		ldr	r2, .L23+4
 360 0064 1268     		ldr	r2, [r2]
 361 0066 42F48042 		orr	r2, r2, #16384
 362 006a 1A60     		str	r2, [r3]
 372:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 373:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 374:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 363              		.loc 1 374 0
 364 006c 1D4B     		ldr	r3, .L23
 365 006e 1D4A     		ldr	r2, .L23
 366 0070 9268     		ldr	r2, [r2, #8]
 367 0072 9A60     		str	r2, [r3, #8]
 375:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****       
 376:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 377:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 368              		.loc 1 377 0
 369 0074 1B4B     		ldr	r3, .L23
 370 0076 1B4A     		ldr	r2, .L23
 371 0078 9268     		ldr	r2, [r2, #8]
 372 007a 42F40042 		orr	r2, r2, #32768
 373 007e 9A60     		str	r2, [r3, #8]
 378:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     
 379:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 380:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 374              		.loc 1 380 0
 375 0080 184B     		ldr	r3, .L23
 376 0082 184A     		ldr	r2, .L23
 377 0084 9268     		ldr	r2, [r2, #8]
 378 0086 42F4A052 		orr	r2, r2, #5120
 379 008a 9A60     		str	r2, [r3, #8]
 381:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 382:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* Configure the main PLL */
 383:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 380              		.loc 1 383 0
 381 008c 154B     		ldr	r3, .L23
 382 008e 174A     		ldr	r2, .L23+8
 383 0090 5A60     		str	r2, [r3, #4]
 384:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 385:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 386:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* Enable the main PLL */
 387:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 384              		.loc 1 387 0
 385 0092 144B     		ldr	r3, .L23
 386 0094 134A     		ldr	r2, .L23
 387 0096 1268     		ldr	r2, [r2]
 388 0098 42F08072 		orr	r2, r2, #16777216
 389 009c 1A60     		str	r2, [r3]
 388:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 389:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 390:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 390              		.loc 1 390 0
 391 009e 00BF     		nop
 392              	.L21:
 393              		.loc 1 390 0 is_stmt 0 discriminator 1
 394 00a0 104B     		ldr	r3, .L23
 395 00a2 1B68     		ldr	r3, [r3]
 396 00a4 03F00073 		and	r3, r3, #33554432
 397 00a8 002B     		cmp	r3, #0
 398 00aa F9D0     		beq	.L21
 391:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     {
 392:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     }
 393:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****    
 394:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 395:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_4WS;
 399              		.loc 1 395 0 is_stmt 1
 400 00ac 104B     		ldr	r3, .L23+12
 401 00ae 40F20462 		movw	r2, #1540
 402 00b2 1A60     		str	r2, [r3]
 396:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 397:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 398:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 403              		.loc 1 398 0
 404 00b4 0B4B     		ldr	r3, .L23
 405 00b6 0B4A     		ldr	r2, .L23
 406 00b8 9268     		ldr	r2, [r2, #8]
 407 00ba 22F00302 		bic	r2, r2, #3
 408 00be 9A60     		str	r2, [r3, #8]
 399:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 409              		.loc 1 399 0
 410 00c0 084B     		ldr	r3, .L23
 411 00c2 084A     		ldr	r2, .L23
 412 00c4 9268     		ldr	r2, [r2, #8]
 413 00c6 42F00202 		orr	r2, r2, #2
 414 00ca 9A60     		str	r2, [r3, #8]
 400:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 401:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 402:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 415              		.loc 1 402 0
 416 00cc 00BF     		nop
 417              	.L22:
 418              		.loc 1 402 0 is_stmt 0 discriminator 1
 419 00ce 054B     		ldr	r3, .L23
 420 00d0 9B68     		ldr	r3, [r3, #8]
 421 00d2 03F00C03 		and	r3, r3, #12
 422 00d6 082B     		cmp	r3, #8
 423 00d8 F9D1     		bne	.L22
 424              	.L15:
 403:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     {
 404:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****     }
 405:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   }
 406:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   else
 407:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 408:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 409:App/STM32F4-Discovery/startup/system_stm32f4xx.c ****   }
 410:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** 
 411:App/STM32F4-Discovery/startup/system_stm32f4xx.c **** }
 425              		.loc 1 411 0 is_stmt 1
 426 00da 0C37     		adds	r7, r7, #12
 427 00dc BD46     		mov	sp, r7
 428              		@ sp needed
 429 00de 5DF8047B 		ldr	r7, [sp], #4
 430 00e2 7047     		bx	lr
 431              	.L24:
 432              		.align	2
 433              	.L23:
 434 00e4 00380240 		.word	1073887232
 435 00e8 00700040 		.word	1073770496
 436 00ec 194B4007 		.word	121654041
 437 00f0 003C0240 		.word	1073888256
 438              		.cfi_endproc
 439              	.LFE112:
 441              		.text
 442              	.Letext0:
 443              		.file 2 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/machine/_default_
 444              		.file 3 "/Users/maticknap/ARM/gcc-arm-none-eabi-4_8-2014q2/arm-none-eabi/include/stdint.h"
 445              		.file 4 "App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h"
 446              		.file 5 "App/STM32F4-Discovery/Libraries/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:24     .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:21     .data.SystemCoreClock:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:31     .data.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:28     .data.AHBPrescTable:0000000000000000 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:49     .text.SystemInit:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:54     .text.SystemInit:0000000000000000 SystemInit
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:286    .text.SetSysClock:0000000000000000 SetSysClock
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:117    .text.SystemInit:000000000000005c $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:124    .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:129    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:273    .text.SystemCoreClockUpdate:00000000000000e4 $d
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:282    .text.SetSysClock:0000000000000000 $t
/var/folders/hq/s45830mn6w17j2ybbkgkrjk00000gn/T//cccAsqcx.s:434    .text.SetSysClock:00000000000000e4 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
