# Task 3: 4-Stage Pipelined Processor

## Description
This module simulates a simple 4-stage pipelined processor with the stages:
- IF (Instruction Fetch)
- ID (Instruction Decode)
- EX (Execute)
- WB (Write Back)

## Files
- `pipeline_processor.v`: Processor module
- `pipeline_tb.v`: Testbench

## How to Simulate
1. Compile both files in ModelSim or Vivado
2. Watch instruction flow through the pipeline in waveform viewer
