Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Mar  9 15:48:18 2017
| Host         : tea02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hcode_shell_top_timing_summary_postroute_physopted.rpt -rpx hcode_shell_top_timing_summary_postroute_physopted.rpx
| Design       : hcode_shell_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.304        0.000                      0                32751        0.041        0.000                      0                32751        0.000        0.000                       0                 10188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                   ------------         ----------      --------------
clk_wiz_1/inst/clk_in1                                                                                                                                  {0.000 2.000}        4.000           250.000         
  clk_out4_clk_wiz_0                                                                                                                                    {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0                                                                                                                                    {0.000 10.000}       20.000          50.000          
clk_wiz_2/inst/clk_in1                                                                                                                                  {0.000 2.000}        4.000           250.000         
  clk_out4_clk_wiz_0_1                                                                                                                                  {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0_1                                                                                                                                  {0.000 10.000}       20.000          50.000          
sys_clk                                                                                                                                                 {0.000 5.000}        10.000          100.000         
xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                                            {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                                            {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                               {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                              {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out4_clk_wiz_0                                                                                                                                          0.926        0.000                      0                  407        0.106        0.000                      0                  407        1.683        0.000                       0                   163  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                     18.592        0.000                       0                     3  
clk_wiz_2/inst/clk_in1                                                                                                                                                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out4_clk_wiz_0_1                                                                                                                                        0.944        0.000                      0                  407        0.091        0.000                      0                  407        1.683        0.000                       0                   163  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                                                                                   18.592        0.000                       0                     3  
sys_clk                                                                                                                                                       9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    83  
xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz                                                                                                                                                  1.176        0.000                      0                 7507        0.067        0.000                      0                 7507        2.286        0.000                       0                  3290  
  clk_250mhz                                                                                                                                                                                                                                                                                              2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                                                                                                                                                 8.929        0.000                       0                     2  
  userclk1                                                                                                                                                    0.304        0.000                      0                24336        0.041        0.000                      0                24336        0.000        0.000                       0                  6474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out4_clk_wiz_0    clk_out4_clk_wiz_0          2.760        0.000                      0                    9        0.327        0.000                      0                    9  
**async_default**     clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0_1        2.821        0.000                      0                    9        0.289        0.000                      0                    9  
**async_default**     userclk1              userclk1                    2.402        0.000                      0                   20        0.303        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_1/inst/clk_in1
  To Clock:  clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.800ns (70.094%)  route 0.768ns (29.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 5.830 - 4.167 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.810     1.812    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y13        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     3.612 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           0.768     4.380    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[17]
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.662     5.830    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.920    
                         clock uncertainty           -0.072     5.849    
    RAMB36_X11Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.543     5.306    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.800ns (70.145%)  route 0.766ns (29.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.815     1.817    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y12        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      1.800     3.617 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           0.766     4.383    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[31]
    RAMB36_X11Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.800ns (70.172%)  route 0.765ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 5.830 - 4.167 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.810     1.812    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y13        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      1.800     3.612 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[27]
                         net (fo=1, routed)           0.765     4.377    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[30]
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.662     5.830    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.920    
                         clock uncertainty           -0.072     5.849    
    RAMB36_X11Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.543     5.306    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.800ns (70.426%)  route 0.756ns (29.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.810     1.812    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y11        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.612 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.756     4.367    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115     5.954    
                         clock uncertainty           -0.072     5.883    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.340    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.800ns (70.426%)  route 0.756ns (29.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 5.847 - 4.167 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.818     1.820    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y11        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.620 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.756     4.375    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[1]
    RAMB36_X12Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.679     5.847    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X12Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115     5.962    
                         clock uncertainty           -0.072     5.891    
    RAMB36_X12Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.348    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.348    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.800ns (71.512%)  route 0.717ns (28.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 5.830 - 4.167 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.810     1.812    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y13        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.612 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.717     4.329    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[0]
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.662     5.830    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.920    
                         clock uncertainty           -0.072     5.849    
    RAMB36_X11Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.306    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.800ns (71.785%)  route 0.707ns (28.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.815     1.817    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y12        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.617 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.707     4.324    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X11Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 1.800ns (71.336%)  route 0.723ns (28.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 5.839 - 4.167 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.810     1.812    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y11        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     3.612 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           0.723     4.335    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.671     5.839    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y10        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.115     5.954    
                         clock uncertainty           -0.072     5.883    
    RAMB36_X11Y10        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543     5.340    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 1.800ns (72.599%)  route 0.679ns (27.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.815     1.817    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y12        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     3.617 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           0.679     4.296    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[10]
    RAMB36_X11Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y12        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y12        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.296    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.800ns (72.678%)  route 0.677ns (27.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 5.830 - 4.167 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.810     1.812    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y13        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.612 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.677     4.288    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[1]
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.662     5.830    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y13        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.920    
                         clock uncertainty           -0.072     5.849    
    RAMB36_X11Y13        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.306    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  1.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.774     0.776    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y54        FDCE (Prop_fdce_C_Q)         0.100     0.876 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.931    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.243     0.776    
    SLICE_X179Y54        FDCE (Hold_fdce_C_D)         0.049     0.825    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.782     0.784    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X189Y56        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y56        FDCE (Prop_fdce_C_Q)         0.100     0.884 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.939    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X189Y56        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.028    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X189Y56        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.244     0.784    
    SLICE_X189Y56        FDCE (Hold_fdce_C_D)         0.047     0.831    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.785    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X191Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y58        FDPE (Prop_fdpe_C_Q)         0.100     0.885 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.940    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X191Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.028    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X191Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.243     0.785    
    SLICE_X191Y58        FDPE (Hold_fdpe_C_D)         0.047     0.832    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.774     0.776    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y54        FDCE (Prop_fdce_C_Q)         0.100     0.876 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.931    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.243     0.776    
    SLICE_X179Y54        FDCE (Hold_fdce_C_D)         0.047     0.823    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.774     0.776    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y54        FDCE (Prop_fdce_C_Q)         0.100     0.876 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.931    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y54        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.243     0.776    
    SLICE_X179Y54        FDCE (Hold_fdce_C_D)         0.047     0.823    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.777     0.779    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y58        FDPE (Prop_fdpe_C_Q)         0.100     0.879 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.934    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X185Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.020     1.022    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.243     0.779    
    SLICE_X185Y58        FDPE (Hold_fdpe_C_D)         0.047     0.826    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.775     0.777    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y58        FDPE (Prop_fdpe_C_Q)         0.100     0.877 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.932    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X181Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.242     0.777    
    SLICE_X181Y58        FDPE (Hold_fdpe_C_D)         0.047     0.824    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.782     0.784    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X187Y56        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y56        FDCE (Prop_fdce_C_Q)         0.100     0.884 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     0.939    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X187Y56        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.025     1.027    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X187Y56        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.243     0.784    
    SLICE_X187Y56        FDCE (Hold_fdce_C_D)         0.047     0.831    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.775     0.777    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y52        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y52        FDCE (Prop_fdce_C_Q)         0.100     0.877 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.932    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X179Y52        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y52        FDCE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.243     0.777    
    SLICE_X179Y52        FDCE (Hold_fdce_C_D)         0.047     0.824    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.084%)  route 0.256ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.784     0.786    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X191Y54        FDCE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y54        FDCE (Prop_fdce_C_Q)         0.100     0.886 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=7, routed)           0.256     1.142    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]
    RAMB36_X12Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.055     1.057    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y11        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.849    
    RAMB36_X12Y11        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.032    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y12    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y13    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y11    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y10    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y12    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y13    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y10    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y11    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y16   clk_wiz_1/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.167       3.096      MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X191Y58    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X178Y57    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X178Y57    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X179Y56    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X178Y57    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X178Y57    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X189Y56    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X188Y55    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X188Y55    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X188Y56    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X178Y52    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X178Y52    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X179Y52    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X178Y52    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X178Y52    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X179Y52    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X179Y52    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X181Y54    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X181Y53    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X180Y53    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y18   clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_2/inst/clk_in1
  To Clock:  clk_wiz_2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_2/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.800ns (70.470%)  route 0.754ns (29.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 5.832 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           0.754     4.364    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[10]
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.664     5.832    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.922    
                         clock uncertainty           -0.072     5.851    
    RAMB36_X11Y16        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543     5.308    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.308    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.800ns (70.706%)  route 0.746ns (29.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 5.832 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           0.746     4.355    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[17]
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.664     5.832    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.922    
                         clock uncertainty           -0.072     5.851    
    RAMB36_X11Y16        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.543     5.308    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.308    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 1.800ns (70.883%)  route 0.739ns (29.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.804     1.806    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.606 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.739     4.345    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[4]
    RAMB36_X12Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X12Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X12Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 1.800ns (71.749%)  route 0.709ns (28.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 5.827 - 4.167 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.796     1.798    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.598 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.709     4.306    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X11Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.659     5.827    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.917    
                         clock uncertainty           -0.072     5.846    
    RAMB36_X11Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.303    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.303    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.800ns (71.778%)  route 0.708ns (28.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.804     1.806    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      1.800     3.606 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           0.708     4.313    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[19]
    RAMB36_X12Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X12Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X12Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 1.800ns (72.212%)  route 0.693ns (27.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 5.827 - 4.167 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.796     1.798    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X11Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800     3.598 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.693     4.290    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X11Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.659     5.827    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.917    
                         clock uncertainty           -0.072     5.846    
    RAMB36_X11Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543     5.303    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.303    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.800ns (72.427%)  route 0.685ns (27.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.804     1.806    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.606 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.685     4.291    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X12Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X12Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X12Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.291    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 1.800ns (72.427%)  route 0.685ns (27.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 5.757 - 4.167 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.725     1.727    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X10Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y14        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.527 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.685     4.212    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[0]
    RAMB36_X10Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.589     5.757    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X10Y15        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.847    
                         clock uncertainty           -0.072     5.776    
    RAMB36_X10Y15        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543     5.233    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.800ns (72.675%)  route 0.677ns (27.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 5.832 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           0.677     4.286    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[9]
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.664     5.832    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.922    
                         clock uncertainty           -0.072     5.851    
    RAMB36_X11Y16        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.543     5.308    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.308    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.800ns (72.678%)  route 0.677ns (27.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 5.832 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.677     4.286    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.664     5.832    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.922    
                         clock uncertainty           -0.072     5.851    
    RAMB36_X11Y16        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     5.308    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.308    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.474%)  route 0.197ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.773     0.775    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X186Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y70        FDCE (Prop_fdce_C_Q)         0.118     0.893 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=7, routed)           0.197     1.090    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.043     1.045    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.229     0.816    
    RAMB36_X12Y14        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.999    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.708%)  route 0.203ns (63.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.774     0.776    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X186Y69        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y69        FDCE (Prop_fdce_C_Q)         0.118     0.894 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=7, routed)           0.203     1.097    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.043     1.045    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.229     0.816    
    RAMB36_X12Y14        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.999    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.612%)  route 0.213ns (64.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.773     0.775    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X186Y70        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y70        FDCE (Prop_fdce_C_Q)         0.118     0.893 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=7, routed)           0.213     1.106    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.043     1.045    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y14        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.229     0.816    
    RAMB36_X12Y14        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.999    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.720     0.722    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y76        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y76        FDCE (Prop_fdce_C_Q)         0.100     0.822 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.877    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X169Y76        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.958     0.960    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y76        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.238     0.722    
    SLICE_X169Y76        FDCE (Hold_fdce_C_D)         0.047     0.769    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.720     0.722    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X167Y78        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y78        FDCE (Prop_fdce_C_Q)         0.100     0.822 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.877    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X167Y78        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.959     0.961    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X167Y78        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.239     0.722    
    SLICE_X167Y78        FDCE (Hold_fdce_C_D)         0.047     0.769    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.770ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.768     0.770    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X183Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y71        FDCE (Prop_fdce_C_Q)         0.100     0.870 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.925    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X183Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.009     1.011    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X183Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     0.770    
    SLICE_X183Y71        FDCE (Hold_fdce_C_D)         0.047     0.817    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.770ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.768     0.770    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X183Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y71        FDCE (Prop_fdce_C_Q)         0.100     0.870 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.925    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X183Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.009     1.011    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X183Y71        FDCE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.241     0.770    
    SLICE_X183Y71        FDCE (Hold_fdce_C_D)         0.047     0.817    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.738     0.740    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X175Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y69        FDPE (Prop_fdpe_C_Q)         0.100     0.840 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.895    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X175Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.978     0.980    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X175Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.240     0.740    
    SLICE_X175Y69        FDPE (Hold_fdpe_C_D)         0.047     0.787    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.719     0.721    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X169Y74        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y74        FDCE (Prop_fdce_C_Q)         0.100     0.821 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.876    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X169Y74        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.957     0.959    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X169Y74        FDCE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.238     0.721    
    SLICE_X169Y74        FDCE (Hold_fdce_C_D)         0.047     0.768    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.727     0.729    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y68        FDPE (Prop_fdpe_C_Q)         0.100     0.829 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.884    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X171Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.967     0.969    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.240     0.729    
    SLICE_X171Y68        FDPE (Hold_fdpe_C_D)         0.047     0.776    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y14    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y14    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y15    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y16    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X10Y15    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y15    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y14    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y16    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y17   clk_wiz_2/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.167       3.096      MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X172Y73    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X172Y73    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X172Y73    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X175Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X177Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X169Y76    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X171Y76    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X177Y72    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X177Y72    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X174Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X175Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X175Y69    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X183Y71    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X183Y71    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X183Y71    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X183Y71    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X182Y71    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y19   clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y6  clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.665     3.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y144       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y144       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.777 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y144       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.525    13.494    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y144       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X220Y144       FDRE (Setup_fdre_C_D)        0.064    13.806    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 13.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.661     3.773    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y138       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y138       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.773 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.773    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y138       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.521    13.490    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y138       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.283    13.773    
                         clock uncertainty           -0.035    13.738    
    SLICE_X220Y138       FDRE (Setup_fdre_C_D)        0.064    13.802    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 13.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.655     3.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y132       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.767 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.517    13.486    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.281    13.767    
                         clock uncertainty           -0.035    13.732    
    SLICE_X216Y132       FDRE (Setup_fdre_C_D)        0.064    13.796    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 13.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.655     3.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y132       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y132       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.767 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.517    13.486    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.281    13.767    
                         clock uncertainty           -0.035    13.732    
    SLICE_X220Y132       FDRE (Setup_fdre_C_D)        0.064    13.796    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 13.487 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.656     3.768    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y116       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.768 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.768    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y116       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.518    13.487    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y116       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.281    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X220Y116       FDRE (Setup_fdre_C_D)        0.064    13.797    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 13.488 - 10.000 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.657     3.769    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y115       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y115       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.769 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.769    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.519    13.488    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.281    13.769    
                         clock uncertainty           -0.035    13.734    
    SLICE_X220Y115       FDRE (Setup_fdre_C_D)        0.064    13.798    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 13.494 - 10.000 ) 
    Source Clock Delay      (SCD):    3.777ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.665     3.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y105       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.777 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.777    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y105       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.525    13.494    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.777    
                         clock uncertainty           -0.035    13.742    
    SLICE_X220Y105       FDRE (Setup_fdre_C_D)        0.064    13.806    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.664     3.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y106       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y106       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.776 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.524    13.493    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.283    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X220Y106       FDRE (Setup_fdre_C_D)        0.064    13.805    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 13.662 - 10.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.835     3.947    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y90        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y90        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.947 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.947    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y90        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.693    13.662    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y90        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.285    13.947    
                         clock uncertainty           -0.035    13.912    
    SLICE_X220Y90        FDRE (Setup_fdre_C_D)        0.064    13.976    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.976    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.657ns = ( 13.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.828     3.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y83        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.940 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y83        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.688    13.657    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.940    
                         clock uncertainty           -0.035    13.905    
    SLICE_X220Y83        FDRE (Setup_fdre_C_D)        0.064    13.969    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.755     1.684    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y115       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y115       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.955 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.955    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y115       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.976     1.993    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y115       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.309     1.684    
    SLICE_X220Y115       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.783    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.739    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y90        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y90        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.010 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.010    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y90        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.053     2.070    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y90        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.331     1.739    
    SLICE_X220Y90        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.838    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.806     1.735    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y83        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.006 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.006    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.047     2.064    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.329     1.735    
    SLICE_X220Y83        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.834    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.805     1.734    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y67        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y67        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.005 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.005    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y67        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.046     2.063    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y67        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.329     1.734    
    SLICE_X220Y67        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.833    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.739    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y57        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y57        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.010 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.010    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y57        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.053     2.070    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y57        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.331     1.739    
    SLICE_X220Y57        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.838    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.759     1.688    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y144       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y144       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.959 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.959    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y144       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.982     1.999    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y144       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.311     1.688    
    SLICE_X220Y144       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.787    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.754     1.683    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y116       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.954 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.954    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.975     1.992    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.309     1.683    
    SLICE_X220Y116       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.782    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.759     1.688    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y105       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.959 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.959    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.982     1.999    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y105       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.311     1.688    
    SLICE_X220Y105       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.787    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.759     1.688    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y106       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y106       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.959 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.959    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y106       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.982     1.999    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y106       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.311     1.688    
    SLICE_X220Y106       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.787    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.757     1.686    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y138       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y138       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.957 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.957    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y138       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.980     1.997    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y138       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.311     1.686    
    SLICE_X220Y138       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.785    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y7   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y4   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y10  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y9   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y6   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y8   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y5   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y1    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y2    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y138       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y138       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y138       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y138       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y116       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y116       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y116       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y115       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y115       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y115       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y93        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y93        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y93        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y90        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y90        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y90        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y90        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y57        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y57        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y57        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4        xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.259ns (4.200%)  route 5.908ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.908    13.156    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[4]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X221Y146       FDRE (Setup_fdre_C_R)       -0.304    14.332    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.259ns (4.200%)  route 5.908ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.908    13.156    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[0]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X221Y146       FDRE (Setup_fdre_C_R)       -0.304    14.332    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.259ns (4.200%)  route 5.908ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.908    13.156    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[1]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X221Y146       FDRE (Setup_fdre_C_R)       -0.304    14.332    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.259ns (4.200%)  route 5.908ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.908    13.156    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X220Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X220Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X220Y146       FDRE (Setup_fdre_C_R)       -0.281    14.355    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[14]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.259ns (4.200%)  route 5.908ns (95.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.908    13.156    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X220Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X220Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X220Y146       FDRE (Setup_fdre_C_R)       -0.281    14.355    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.259ns (4.262%)  route 5.818ns (95.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.818    13.066    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X221Y145       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X221Y145       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[7]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X221Y145       FDRE (Setup_fdre_C_R)       -0.304    14.332    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[7]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.259ns (4.262%)  route 5.818ns (95.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.818    13.066    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X220Y145       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X220Y145       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X220Y145       FDRE (Setup_fdre_C_R)       -0.281    14.355    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.259ns (4.325%)  route 5.729ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.729    12.977    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X218Y146       FDRE (Setup_fdre_C_R)       -0.304    14.332    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.259ns (4.325%)  route 5.729ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.729    12.977    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X218Y146       FDRE (Setup_fdre_C_R)       -0.304    14.332    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[12]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.259ns (4.325%)  route 5.729ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.271ns = ( 14.271 - 8.000 ) 
    Source Clock Delay      (SCD):    6.989ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.822     6.989    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y79        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y79        FDRE (Prop_fdre_C_Q)         0.259     7.248 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        5.729    12.977    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X218Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.525    14.271    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X218Y146       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]/C
                         clock pessimism              0.436    14.707    
                         clock uncertainty           -0.071    14.636    
    SLICE_X218Y146       FDRE (Setup_fdre_C_R)       -0.304    14.332    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[13]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.091ns (16.208%)  route 0.470ns (83.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.759     2.941    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y105       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y105       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.470     3.502    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_2[2]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[2])
                                                      0.461     3.436    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.100ns (14.256%)  route 0.601ns (85.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.809     2.991    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X210Y96        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y96        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.601     3.692    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_4[1]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5STATUS[1])
                                                      0.487     3.622    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.091ns (15.277%)  route 0.505ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.758     2.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y107       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y107       FDRE (Prop_fdre_C_Q)         0.091     3.031 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.505     3.536    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[8]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[8])
                                                      0.485     3.460    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.100ns (16.023%)  route 0.524ns (83.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.757     2.939    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X215Y111       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y111       FDRE (Prop_fdre_C_Q)         0.100     3.039 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.524     3.563    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][3]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[3])
                                                      0.512     3.487    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.091ns (13.681%)  route 0.574ns (86.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.810     2.992    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X211Y99        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y99        FDRE (Prop_fdre_C_Q)         0.091     3.083 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.574     3.657    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_3[9]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[9])
                                                      0.446     3.581    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.100ns (15.866%)  route 0.530ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.758     2.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y107       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y107       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.530     3.570    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[15]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[15])
                                                      0.519     3.494    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.100ns (17.595%)  route 0.468ns (82.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.752     2.934    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X207Y115       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y115       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.468     3.502    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_1[1]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.577     2.953    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2STATUS[1])
                                                      0.473     3.426    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.100ns (15.521%)  route 0.544ns (84.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.755     2.937    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X217Y114       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y114       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.544     3.581    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][8]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[8])
                                                      0.528     3.503    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3PHYSTATUS
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.091ns (15.654%)  route 0.490ns (84.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.758     2.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X215Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y108       FDRE (Prop_fdre_C_Q)         0.091     3.031 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/Q
                         net (fo=1, routed)           0.490     3.521    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx3_phy_status
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3PHYSTATUS)
                                                      0.468     3.443    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.100ns (16.237%)  route 0.516ns (83.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.748     2.930    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X214Y127       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y127       FDRE (Prop_fdre_C_Q)         0.100     3.030 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.516     3.546    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/Q[8]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.491     3.466    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y7   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y4   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y10  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y1    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y9   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y6   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y2    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y8   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y5   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y121       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_tx_data_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X206Y118       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X207Y118       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X207Y119       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X207Y119       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X207Y118       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X206Y118       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X206Y118       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y87        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y89        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X212Y140       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txpmareset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X211Y141       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txratedone_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X215Y139       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X215Y139       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txresetdone_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X208Y137       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X208Y137       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/txsync_done_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X206Y112       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X206Y113       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X206Y113       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X207Y109       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_gen3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y1    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_bufno_7/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/base_addr_55/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.383ns (11.249%)  route 3.022ns (88.751%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.208ns = ( 10.208 - 4.000 ) 
    Source Clock Delay      (SCD):    6.946ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.779     6.946    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X185Y88        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_bufno_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y88        FDRE (Prop_fdre_C_Q)         0.223     7.169 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_bufno_7/Q
                         net (fo=124, routed)         3.022    10.191    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/middle_bufno[7]
    SLICE_X178Y116       LUT6 (Prop_lut6_I0_O)        0.043    10.234 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/inst_LPM_MUX55_3/O
                         net (fo=1, routed)           0.000    10.234    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/inst_LPM_MUX55_3
    SLICE_X178Y116       MUXF7 (Prop_muxf7_I1_O)      0.117    10.351 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/inst_LPM_MUX55_2_f7/O
                         net (fo=1, routed)           0.000    10.351    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0394[55]
    SLICE_X178Y116       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/base_addr_55/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.462    10.208    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X178Y116       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/base_addr_55/C
                         clock pessimism              0.436    10.644    
                         clock uncertainty           -0.065    10.579    
    SLICE_X178Y116       FDRE (Setup_fdre_C_D)        0.076    10.655    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/base_addr_55
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.223ns (6.329%)  route 3.301ns (93.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 10.332 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.301    10.310    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/ADDRD4
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.586    10.332    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/WCLK
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMA/CLK
                         clock pessimism              0.436    10.768    
                         clock uncertainty           -0.065    10.703    
    SLICE_X176Y93        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.614    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMA
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.223ns (6.329%)  route 3.301ns (93.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 10.332 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.301    10.310    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/ADDRD4
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.586    10.332    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/WCLK
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMB/CLK
                         clock pessimism              0.436    10.768    
                         clock uncertainty           -0.065    10.703    
    SLICE_X176Y93        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.614    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMB
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.223ns (6.329%)  route 3.301ns (93.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 10.332 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.301    10.310    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/ADDRD4
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.586    10.332    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/WCLK
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMC/CLK
                         clock pessimism              0.436    10.768    
                         clock uncertainty           -0.065    10.703    
    SLICE_X176Y93        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.614    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMC
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.223ns (6.329%)  route 3.301ns (93.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 10.332 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.301    10.310    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/ADDRD4
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.586    10.332    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/WCLK
    SLICE_X176Y93        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMD/CLK
                         clock pessimism              0.436    10.768    
                         clock uncertainty           -0.065    10.703    
    SLICE_X176Y93        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.614    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address33/RAMD
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.223ns (6.239%)  route 3.351ns (93.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 10.387 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.351    10.360    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/ADDRD4
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.641    10.387    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/WCLK
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMA/CLK
                         clock pessimism              0.436    10.823    
                         clock uncertainty           -0.065    10.758    
    SLICE_X180Y95        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.669    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMA
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.223ns (6.239%)  route 3.351ns (93.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 10.387 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.351    10.360    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/ADDRD4
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.641    10.387    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/WCLK
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMB/CLK
                         clock pessimism              0.436    10.823    
                         clock uncertainty           -0.065    10.758    
    SLICE_X180Y95        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.669    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMB
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.223ns (6.239%)  route 3.351ns (93.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 10.387 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.351    10.360    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/ADDRD4
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.641    10.387    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/WCLK
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMC/CLK
                         clock pessimism              0.436    10.823    
                         clock uncertainty           -0.065    10.758    
    SLICE_X180Y95        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.669    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMC
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.223ns (6.239%)  route 3.351ns (93.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 10.387 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_4/Q
                         net (fo=1728, routed)        3.351    10.360    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/ADDRD4
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.641    10.387    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/WCLK
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMD/CLK
                         clock pessimism              0.436    10.823    
                         clock uncertainty           -0.065    10.758    
    SLICE_X180Y95        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.089    10.669    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address46/RAMD
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address49/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.223ns (6.391%)  route 3.266ns (93.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.319ns = ( 10.319 - 4.000 ) 
    Source Clock Delay      (SCD):    6.786ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.619     6.786    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.223     7.009 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3/Q
                         net (fo=1728, routed)        3.266    10.275    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address49/ADDRD3
    SLICE_X172Y97        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address49/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.573    10.319    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address49/WCLK
    SLICE_X172Y97        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address49/RAMA/CLK
                         clock pessimism              0.436    10.755    
                         clock uncertainty           -0.065    10.690    
    SLICE_X172Y97        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.083    10.607    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address49/RAMA
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.022%)  route 0.108ns (51.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.738     2.920    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X174Y82        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y82        FDRE (Prop_fdre_C_Q)         0.100     3.020 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/Q
                         net (fo=109, routed)         0.108     3.128    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/ADDRD5
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.977     3.526    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/WCLK
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMA/CLK
                         clock pessimism             -0.595     2.931    
    SLICE_X176Y81        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.087    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.022%)  route 0.108ns (51.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.738     2.920    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X174Y82        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y82        FDRE (Prop_fdre_C_Q)         0.100     3.020 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/Q
                         net (fo=109, routed)         0.108     3.128    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/ADDRD5
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.977     3.526    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/WCLK
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMB/CLK
                         clock pessimism             -0.595     2.931    
    SLICE_X176Y81        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.087    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.022%)  route 0.108ns (51.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.738     2.920    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X174Y82        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y82        FDRE (Prop_fdre_C_Q)         0.100     3.020 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/Q
                         net (fo=109, routed)         0.108     3.128    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/ADDRD5
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.977     3.526    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/WCLK
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMC/CLK
                         clock pessimism             -0.595     2.931    
    SLICE_X176Y81        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.087    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.022%)  route 0.108ns (51.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.738     2.920    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X174Y82        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y82        FDRE (Prop_fdre_C_Q)         0.100     3.020 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/wr_addr_5/Q
                         net (fo=109, routed)         0.108     3.128    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/ADDRD5
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.977     3.526    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/WCLK
    SLICE_X176Y81        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMD/CLK
                         clock pessimism             -0.595     2.931    
    SLICE_X176Y81        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.087    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_4_ins/unitw_4_fifo_ins/ram_0/Mram_fifo_ram5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.215%)  route 0.112ns (52.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.732     2.914    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.100     3.014 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=1728, routed)        0.112     3.126    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/ADDRD5
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.954     3.503    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/WCLK
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMA/CLK
                         clock pessimism             -0.576     2.927    
    SLICE_X198Y103       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.083    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMA
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.215%)  route 0.112ns (52.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.732     2.914    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.100     3.014 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=1728, routed)        0.112     3.126    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/ADDRD5
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.954     3.503    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/WCLK
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMB/CLK
                         clock pessimism             -0.576     2.927    
    SLICE_X198Y103       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.083    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMB
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.215%)  route 0.112ns (52.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.732     2.914    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.100     3.014 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=1728, routed)        0.112     3.126    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/ADDRD5
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.954     3.503    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/WCLK
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMC/CLK
                         clock pessimism             -0.576     2.927    
    SLICE_X198Y103       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.083    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMC
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.215%)  route 0.112ns (52.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.732     2.914    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X199Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y101       FDRE (Prop_fdre_C_Q)         0.100     3.014 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=1728, routed)        0.112     3.126    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/ADDRD5
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.954     3.503    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/WCLK
    SLICE_X198Y103       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMD/CLK
                         clock pessimism             -0.576     2.927    
    SLICE_X198Y103       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     3.083    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address158/RAMD
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.036ns (12.342%)  route 0.256ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     2.938    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.036     2.974 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           0.256     3.229    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     3.558    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.186    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.025ns (8.557%)  route 0.267ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     2.938    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.025     2.963 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           0.267     3.230    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X13Y21        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.008     3.557    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.002    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.185    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y31    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_5_ins/Mram_segment_array_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y31    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_5_ins/Mram_segment_array_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y30    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_5_ins/Mram_segment_array_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y30    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_5_ins/Mram_segment_array_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y28    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y28    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y29    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y29    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y32    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y96    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address54/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y96    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address54/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y96    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address54/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y96    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address54/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y68    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram7/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y68    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram7/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y68    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram7/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X178Y68    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram7/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y93    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y93    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address6/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X192Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address143/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X192Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address143/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X192Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address143/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X192Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address143/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address144/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address144/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address144/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address144/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y93    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y93    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address6/RAMB/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.479       0.081      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.449       0.191      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.302ns (26.837%)  route 0.823ns (73.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 5.820 - 4.167 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.791    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y59        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y59        FDRE (Prop_fdre_C_Q)         0.259     2.050 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.434     2.484    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X190Y58        LUT2 (Prop_lut2_I1_O)        0.043     2.527 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.390     2.916    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X190Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.651     5.820    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.115     5.935    
                         clock uncertainty           -0.072     5.863    
    SLICE_X190Y54        FDPE (Recov_fdpe_C_PRE)     -0.187     5.676    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.302ns (26.837%)  route 0.823ns (73.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 5.820 - 4.167 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.791    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y59        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y59        FDRE (Prop_fdre_C_Q)         0.259     2.050 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.434     2.484    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X190Y58        LUT2 (Prop_lut2_I1_O)        0.043     2.527 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.390     2.916    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X190Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.651     5.820    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.115     5.935    
                         clock uncertainty           -0.072     5.863    
    SLICE_X190Y54        FDPE (Recov_fdpe_C_PRE)     -0.187     5.676    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.302ns (31.747%)  route 0.649ns (68.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 5.819 - 4.167 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.791    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y59        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y59        FDRE (Prop_fdre_C_Q)         0.259     2.050 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.434     2.484    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X190Y58        LUT2 (Prop_lut2_I1_O)        0.043     2.527 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.216     2.742    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X191Y57        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.650     5.819    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X191Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.115     5.934    
                         clock uncertainty           -0.072     5.862    
    SLICE_X191Y57        FDPE (Recov_fdpe_C_PRE)     -0.178     5.684    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -2.742    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.204ns (30.248%)  route 0.470ns (69.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 5.812 - 4.167 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.783     1.785    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y58        FDPE (Prop_fdpe_C_Q)         0.204     1.989 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.470     2.459    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.643     5.812    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.119     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X184Y58        FDPE (Recov_fdpe_C_PRE)     -0.270     5.589    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.204ns (30.248%)  route 0.470ns (69.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 5.812 - 4.167 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.783     1.785    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y58        FDPE (Prop_fdpe_C_Q)         0.204     1.989 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.470     2.459    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.643     5.812    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.119     5.931    
                         clock uncertainty           -0.072     5.859    
    SLICE_X184Y58        FDPE (Recov_fdpe_C_PRE)     -0.270     5.589    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.266ns (34.926%)  route 0.496ns (65.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 5.811 - 4.167 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.782     1.784    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y57        FDPE (Prop_fdpe_C_Q)         0.223     2.007 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.294    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X181Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.337 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.209     2.546    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X181Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.642     5.811    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.115     5.926    
                         clock uncertainty           -0.072     5.854    
    SLICE_X181Y56        FDPE (Recov_fdpe_C_PRE)     -0.178     5.676    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.266ns (34.926%)  route 0.496ns (65.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 5.811 - 4.167 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.782     1.784    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y57        FDPE (Prop_fdpe_C_Q)         0.223     2.007 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.294    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X181Y57        LUT2 (Prop_lut2_I0_O)        0.043     2.337 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.209     2.546    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X181Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.642     5.811    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.115     5.926    
                         clock uncertainty           -0.072     5.854    
    SLICE_X181Y56        FDPE (Recov_fdpe_C_PRE)     -0.178     5.676    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.204ns (34.454%)  route 0.388ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 5.818 - 4.167 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.789     1.791    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X191Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y58        FDPE (Prop_fdpe_C_Q)         0.204     1.995 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.388     2.383    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X190Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.649     5.818    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.119     5.937    
                         clock uncertainty           -0.072     5.865    
    SLICE_X190Y58        FDPE (Recov_fdpe_C_PRE)     -0.270     5.595    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -2.383    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.204ns (40.234%)  route 0.303ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 5.811 - 4.167 ) 
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.745     1.745    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.770    -2.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.934    -0.091    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.781     1.783    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y58        FDPE (Prop_fdpe_C_Q)         0.204     1.987 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.303     2.290    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X181Y57        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.523     5.690    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.385     2.305 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.781     4.086    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.642     5.811    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115     5.926    
                         clock uncertainty           -0.072     5.854    
    SLICE_X181Y57        FDPE (Recov_fdpe_C_PRE)     -0.261     5.593    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                  3.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.775     0.777    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y58        FDPE (Prop_fdpe_C_Q)         0.091     0.868 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     1.008    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X181Y57        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y57        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.228     0.791    
    SLICE_X181Y57        FDPE (Remov_fdpe_C_PRE)     -0.110     0.681    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.201%)  route 0.183ns (66.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.785    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X191Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y58        FDPE (Prop_fdpe_C_Q)         0.091     0.876 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     1.059    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X190Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.028    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.232     0.796    
    SLICE_X190Y58        FDPE (Remov_fdpe_C_PRE)     -0.090     0.706    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.506%)  route 0.217ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.777     0.779    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y58        FDPE (Prop_fdpe_C_Q)         0.091     0.870 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.217     1.087    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.020     1.022    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.232     0.790    
    SLICE_X184Y58        FDPE (Remov_fdpe_C_PRE)     -0.090     0.700    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.091ns (29.506%)  route 0.217ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.777     0.779    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y58        FDPE (Prop_fdpe_C_Q)         0.091     0.870 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.217     1.087    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y58        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.020     1.022    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.232     0.790    
    SLICE_X184Y58        FDPE (Remov_fdpe_C_PRE)     -0.090     0.700    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.453%)  route 0.206ns (58.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.775     0.777    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X180Y57        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y57        FDRE (Prop_fdre_C_Q)         0.118     0.895 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     1.011    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X181Y57        LUT2 (Prop_lut2_I1_O)        0.028     1.039 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.091     1.129    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X181Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.228     0.792    
    SLICE_X181Y56        FDPE (Remov_fdpe_C_PRE)     -0.072     0.720    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.453%)  route 0.206ns (58.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.775     0.777    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X180Y57        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y57        FDRE (Prop_fdre_C_Q)         0.118     0.895 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     1.011    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X181Y57        LUT2 (Prop_lut2_I1_O)        0.028     1.039 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.091     1.129    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X181Y56        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y56        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.228     0.792    
    SLICE_X181Y56        FDPE (Remov_fdpe_C_PRE)     -0.072     0.720    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.146ns (36.569%)  route 0.253ns (63.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.785    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y58        FDPE (Prop_fdpe_C_Q)         0.118     0.903 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.156     1.059    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X190Y58        LUT2 (Prop_lut2_I0_O)        0.028     1.087 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.098     1.184    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X191Y57        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.026     1.028    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X191Y57        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.229     0.799    
    SLICE_X191Y57        FDPE (Remov_fdpe_C_PRE)     -0.072     0.727    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.146ns (29.901%)  route 0.342ns (70.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.785    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y58        FDPE (Prop_fdpe_C_Q)         0.118     0.903 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.156     1.059    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X190Y58        LUT2 (Prop_lut2_I0_O)        0.028     1.087 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.187     1.273    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X190Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.027     1.029    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.229     0.800    
    SLICE_X190Y54        FDPE (Remov_fdpe_C_PRE)     -0.052     0.748    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.146ns (29.901%)  route 0.342ns (70.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     0.756    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.746    -0.990 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.966    -0.024    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         0.783     0.785    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y58        FDPE (Prop_fdpe_C_Q)         0.118     0.903 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.156     1.059    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X190Y58        LUT2 (Prop_lut2_I0_O)        0.028     1.087 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.187     1.273    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X190Y54        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.011     1.011    clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.073    -1.062 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.034    -0.028    clk_wiz_1/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=161, routed)         1.027     1.029    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X190Y54        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.229     0.800    
    SLICE_X190Y54        FDPE (Remov_fdpe_C_PRE)     -0.052     0.748    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.302ns (28.172%)  route 0.770ns (71.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 5.734 - 4.167 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.703     1.705    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y68        FDRE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y68        FDRE (Prop_fdre_C_Q)         0.259     1.964 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.320    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X172Y68        LUT2 (Prop_lut2_I1_O)        0.043     2.363 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.414     2.777    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y70        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.565     5.734    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y70        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.114     5.848    
                         clock uncertainty           -0.072     5.776    
    SLICE_X171Y70        FDPE (Recov_fdpe_C_PRE)     -0.178     5.598    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.302ns (28.172%)  route 0.770ns (71.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 5.734 - 4.167 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.703     1.705    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X172Y68        FDRE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y68        FDRE (Prop_fdre_C_Q)         0.259     1.964 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.320    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X172Y68        LUT2 (Prop_lut2_I1_O)        0.043     2.363 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.414     2.777    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y70        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.565     5.734    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y70        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.114     5.848    
                         clock uncertainty           -0.072     5.776    
    SLICE_X171Y70        FDPE (Recov_fdpe_C_PRE)     -0.178     5.598    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.266ns (25.468%)  route 0.778ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 5.748 - 4.167 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.716     1.718    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y69        FDPE (Prop_fdpe_C_Q)         0.223     1.941 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.364     2.305    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X174Y68        LUT2 (Prop_lut2_I0_O)        0.043     2.348 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.415     2.762    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X174Y70        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.579     5.748    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y70        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.114     5.862    
                         clock uncertainty           -0.072     5.790    
    SLICE_X174Y70        FDPE (Recov_fdpe_C_PRE)     -0.178     5.612    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.612    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.266ns (25.468%)  route 0.778ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 5.748 - 4.167 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.716     1.718    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y69        FDPE (Prop_fdpe_C_Q)         0.223     1.941 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.364     2.305    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X174Y68        LUT2 (Prop_lut2_I0_O)        0.043     2.348 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.415     2.762    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X174Y70        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.579     5.748    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y70        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.114     5.862    
                         clock uncertainty           -0.072     5.790    
    SLICE_X174Y70        FDPE (Recov_fdpe_C_PRE)     -0.178     5.612    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.612    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.266ns (25.468%)  route 0.778ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 5.748 - 4.167 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.716     1.718    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y69        FDPE (Prop_fdpe_C_Q)         0.223     1.941 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.364     2.305    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X174Y68        LUT2 (Prop_lut2_I0_O)        0.043     2.348 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.415     2.762    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X174Y70        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.579     5.748    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y70        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.114     5.862    
                         clock uncertainty           -0.072     5.790    
    SLICE_X174Y70        FDPE (Recov_fdpe_C_PRE)     -0.178     5.612    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.612    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.204ns (30.532%)  route 0.464ns (69.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 5.749 - 4.167 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.716     1.718    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X175Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y69        FDPE (Prop_fdpe_C_Q)         0.204     1.922 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.464     2.386    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X174Y69        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.580     5.749    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     5.864    
                         clock uncertainty           -0.072     5.792    
    SLICE_X174Y69        FDPE (Recov_fdpe_C_PRE)     -0.261     5.531    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.531    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.632%)  route 0.298ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 5.735 - 4.167 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.703     1.705    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y68        FDPE (Prop_fdpe_C_Q)         0.204     1.909 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.298     2.207    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X173Y68        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.566     5.735    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.114     5.849    
                         clock uncertainty           -0.072     5.777    
    SLICE_X173Y68        FDPE (Recov_fdpe_C_PRE)     -0.261     5.516    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.207    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.204ns (48.460%)  route 0.217ns (51.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 5.745 - 4.167 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.713     1.715    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y71        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y71        FDPE (Prop_fdpe_C_Q)         0.204     1.919 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.217     2.136    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X177Y72        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.576     5.745    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X177Y72        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.114     5.859    
                         clock uncertainty           -0.072     5.787    
    SLICE_X177Y72        FDPE (Recov_fdpe_C_PRE)     -0.261     5.526    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.526    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0_1 rise@4.167ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.204ns (48.460%)  route 0.217ns (51.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 5.745 - 4.167 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.739     1.739    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.713     1.715    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y71        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y71        FDPE (Prop_fdpe_C_Q)         0.204     1.919 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.217     2.136    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X177Y72        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.517     5.684    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         1.576     5.745    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X177Y72        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.114     5.859    
                         clock uncertainty           -0.072     5.787    
    SLICE_X177Y72        FDPE (Recov_fdpe_C_PRE)     -0.261     5.526    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.526    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  3.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.736     0.738    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y71        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y71        FDPE (Prop_fdpe_C_Q)         0.091     0.829 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.099     0.928    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X177Y72        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.975     0.977    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X177Y72        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.228     0.749    
    SLICE_X177Y72        FDPE (Remov_fdpe_C_PRE)     -0.110     0.639    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.736     0.738    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y71        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y71        FDPE (Prop_fdpe_C_Q)         0.091     0.829 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.099     0.928    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X177Y72        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.975     0.977    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X177Y72        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.228     0.749    
    SLICE_X177Y72        FDPE (Remov_fdpe_C_PRE)     -0.110     0.639    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.727     0.729    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y68        FDPE (Prop_fdpe_C_Q)         0.091     0.820 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.134     0.954    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X173Y68        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.967     0.969    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.228     0.741    
    SLICE_X173Y68        FDPE (Remov_fdpe_C_PRE)     -0.110     0.631    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.091ns (30.117%)  route 0.211ns (69.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.740ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.738     0.740    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X175Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y69        FDPE (Prop_fdpe_C_Q)         0.091     0.831 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.211     1.042    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X174Y69        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.978     0.980    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.229     0.751    
    SLICE_X174Y69        FDPE (Remov_fdpe_C_PRE)     -0.110     0.641    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.668%)  route 0.289ns (69.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.727     0.729    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y68        FDPE (Prop_fdpe_C_Q)         0.100     0.829 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.929    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X172Y68        LUT2 (Prop_lut2_I0_O)        0.028     0.957 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.189     1.146    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y70        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.965     0.967    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y70        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.228     0.739    
    SLICE_X171Y70        FDPE (Remov_fdpe_C_PRE)     -0.072     0.667    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.668%)  route 0.289ns (69.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.727     0.729    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X173Y68        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y68        FDPE (Prop_fdpe_C_Q)         0.100     0.829 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.929    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X172Y68        LUT2 (Prop_lut2_I0_O)        0.028     0.957 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.189     1.146    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X171Y70        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.965     0.967    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X171Y70        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.228     0.739    
    SLICE_X171Y70        FDPE (Remov_fdpe_C_PRE)     -0.072     0.667    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.431%)  route 0.375ns (74.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.739     0.741    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y68        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y68        FDRE (Prop_fdre_C_Q)         0.100     0.841 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.182     1.023    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X174Y68        LUT2 (Prop_lut2_I1_O)        0.028     1.051 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.194     1.244    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X174Y70        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.977     0.979    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y70        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.228     0.751    
    SLICE_X174Y70        FDPE (Remov_fdpe_C_PRE)     -0.072     0.679    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.431%)  route 0.375ns (74.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.739     0.741    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y68        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y68        FDRE (Prop_fdre_C_Q)         0.100     0.841 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.182     1.023    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X174Y68        LUT2 (Prop_lut2_I1_O)        0.028     1.051 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.194     1.244    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X174Y70        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.977     0.979    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y70        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.228     0.751    
    SLICE_X174Y70        FDPE (Remov_fdpe_C_PRE)     -0.072     0.679    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.431%)  route 0.375ns (74.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.754     0.754    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.739     0.741    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y68        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y68        FDRE (Prop_fdre_C_Q)         0.100     0.841 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.182     1.023    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X174Y68        LUT2 (Prop_lut2_I1_O)        0.028     1.051 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.194     1.244    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X174Y70        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     1.009    clk_wiz_2/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz_2/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz_2/inst/clkout4_buf/O
                         net (fo=161, routed)         0.977     0.979    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X174Y70        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.228     0.751    
    SLICE_X174Y70        FDPE (Remov_fdpe_C_PRE)     -0.072     0.679    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.565    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.302ns (23.309%)  route 0.994ns (76.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 10.307 - 4.000 ) 
    Source Clock Delay      (SCD):    6.869ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.702     6.869    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X172Y67        FDRE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y67        FDRE (Prop_fdre_C_Q)         0.259     7.128 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     7.484    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X172Y67        LUT2 (Prop_lut2_I1_O)        0.043     7.527 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.638     8.165    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X172Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.561    10.307    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X172Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.511    10.818    
                         clock uncertainty           -0.065    10.753    
    SLICE_X172Y78        FDPE (Recov_fdpe_C_PRE)     -0.187    10.566    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.302ns (23.309%)  route 0.994ns (76.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 10.307 - 4.000 ) 
    Source Clock Delay      (SCD):    6.869ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.702     6.869    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X172Y67        FDRE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y67        FDRE (Prop_fdre_C_Q)         0.259     7.128 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     7.484    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X172Y67        LUT2 (Prop_lut2_I1_O)        0.043     7.527 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.638     8.165    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X172Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.561    10.307    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X172Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.511    10.818    
                         clock uncertainty           -0.065    10.753    
    SLICE_X172Y78        FDPE (Recov_fdpe_C_PRE)     -0.187    10.566    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.302ns (23.309%)  route 0.994ns (76.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 10.307 - 4.000 ) 
    Source Clock Delay      (SCD):    6.869ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.702     6.869    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X172Y67        FDRE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y67        FDRE (Prop_fdre_C_Q)         0.259     7.128 r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     7.484    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X172Y67        LUT2 (Prop_lut2_I1_O)        0.043     7.527 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.638     8.165    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X172Y78        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.561    10.307    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X172Y78        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.511    10.818    
                         clock uncertainty           -0.065    10.753    
    SLICE_X172Y78        FDPE (Recov_fdpe_C_PRE)     -0.187    10.566    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.327ns (25.561%)  route 0.952ns (74.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 10.379 - 4.000 ) 
    Source Clock Delay      (SCD):    6.885ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.718     6.885    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y65        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y65        FDRE (Prop_fdre_C_Q)         0.204     7.089 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.430     7.519    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X177Y66        LUT2 (Prop_lut2_I1_O)        0.123     7.642 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.522     8.164    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X180Y67        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.633    10.379    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X180Y67        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.511    10.890    
                         clock uncertainty           -0.065    10.825    
    SLICE_X180Y67        FDPE (Recov_fdpe_C_PRE)     -0.187    10.638    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.327ns (29.923%)  route 0.766ns (70.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 10.383 - 4.000 ) 
    Source Clock Delay      (SCD):    6.943ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.776     6.943    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y63        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y63        FDRE (Prop_fdre_C_Q)         0.204     7.147 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.436     7.583    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X181Y62        LUT2 (Prop_lut2_I1_O)        0.123     7.706 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.330     8.036    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X180Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.637    10.383    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X180Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.536    10.919    
                         clock uncertainty           -0.065    10.854    
    SLICE_X180Y62        FDPE (Recov_fdpe_C_PRE)     -0.187    10.667    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.327ns (29.923%)  route 0.766ns (70.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 10.383 - 4.000 ) 
    Source Clock Delay      (SCD):    6.943ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.776     6.943    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y63        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y63        FDRE (Prop_fdre_C_Q)         0.204     7.147 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.436     7.583    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X181Y62        LUT2 (Prop_lut2_I1_O)        0.123     7.706 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.330     8.036    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X180Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.637    10.383    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X180Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.536    10.919    
                         clock uncertainty           -0.065    10.854    
    SLICE_X180Y62        FDPE (Recov_fdpe_C_PRE)     -0.187    10.667    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.327ns (29.923%)  route 0.766ns (70.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 10.383 - 4.000 ) 
    Source Clock Delay      (SCD):    6.943ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.776     6.943    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y63        FDRE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y63        FDRE (Prop_fdre_C_Q)         0.204     7.147 r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.436     7.583    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X181Y62        LUT2 (Prop_lut2_I1_O)        0.123     7.706 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.330     8.036    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X180Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.637    10.383    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X180Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.536    10.919    
                         clock uncertainty           -0.065    10.854    
    SLICE_X180Y62        FDPE (Recov_fdpe_C_PRE)     -0.187    10.667    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.327ns (30.347%)  route 0.751ns (69.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.326ns = ( 10.326 - 4.000 ) 
    Source Clock Delay      (SCD):    6.885ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.718     6.885    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y65        FDRE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y65        FDRE (Prop_fdre_C_Q)         0.204     7.089 r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.430     7.519    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X177Y66        LUT2 (Prop_lut2_I1_O)        0.123     7.642 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.321     7.963    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X177Y66        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.580    10.326    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y66        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.535    10.861    
                         clock uncertainty           -0.065    10.796    
    SLICE_X177Y66        FDPE (Recov_fdpe_C_PRE)     -0.178    10.618    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.302ns (29.108%)  route 0.736ns (70.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 10.388 - 4.000 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.781     6.948    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X182Y59        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y59        FDRE (Prop_fdre_C_Q)         0.259     7.207 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.434     7.641    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X182Y58        LUT2 (Prop_lut2_I1_O)        0.043     7.684 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.302     7.986    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X185Y56        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.642    10.388    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.536    10.924    
                         clock uncertainty           -0.065    10.859    
    SLICE_X185Y56        FDPE (Recov_fdpe_C_PRE)     -0.178    10.681    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.681    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.302ns (29.108%)  route 0.736ns (70.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 10.388 - 4.000 ) 
    Source Clock Delay      (SCD):    6.948ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.781     6.948    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X182Y59        FDRE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y59        FDRE (Prop_fdre_C_Q)         0.259     7.207 r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.434     7.641    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X182Y58        LUT2 (Prop_lut2_I1_O)        0.043     7.684 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.302     7.986    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X185Y56        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.642    10.388    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y56        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.536    10.924    
                         clock uncertainty           -0.065    10.859    
    SLICE_X185Y56        FDPE (Recov_fdpe_C_PRE)     -0.178    10.681    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.681    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.739     2.921    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X175Y66        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y66        FDPE (Prop_fdpe_C_Q)         0.091     3.012 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.134     3.146    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X176Y66        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.979     3.528    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y66        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.595     2.933    
    SLICE_X176Y66        FDPE (Remov_fdpe_C_PRE)     -0.090     2.843    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.879%)  route 0.143ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.768     2.950    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y69        FDPE (Prop_fdpe_C_Q)         0.091     3.041 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.143     3.184    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y69        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     3.558    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.596     2.962    
    SLICE_X184Y69        FDPE (Remov_fdpe_C_PRE)     -0.090     2.872    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.879%)  route 0.143ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.768     2.950    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y69        FDPE (Prop_fdpe_C_Q)         0.091     3.041 f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.143     3.184    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y69        FDPE                                         f  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.009     3.558    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y69        FDPE                                         r  xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.596     2.962    
    SLICE_X184Y69        FDPE (Remov_fdpe_C_PRE)     -0.090     2.872    xillybus_interface_0/fifo_to_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.726     2.908    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X171Y67        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y67        FDPE (Prop_fdpe_C_Q)         0.091     2.999 f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.134     3.133    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X173Y67        FDPE                                         f  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.966     3.515    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X173Y67        FDPE                                         r  xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.595     2.920    
    SLICE_X173Y67        FDPE (Remov_fdpe_C_PRE)     -0.110     2.810    xillybus_interface_0/fifo_from_function_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.201%)  route 0.183ns (66.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.775     2.957    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y58        FDPE (Prop_fdpe_C_Q)         0.091     3.048 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183     3.231    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X182Y58        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.018     3.567    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X182Y58        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.599     2.968    
    SLICE_X182Y58        FDPE (Remov_fdpe_C_PRE)     -0.090     2.878    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.779     2.961    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X186Y59        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y59        FDPE (Prop_fdpe_C_Q)         0.107     3.068 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     3.221    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X187Y59        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.022     3.571    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X187Y59        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.599     2.972    
    SLICE_X187Y59        FDPE (Remov_fdpe_C_PRE)     -0.108     2.864    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.779     2.961    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X186Y59        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y59        FDPE (Prop_fdpe_C_Q)         0.107     3.068 f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     3.221    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X187Y59        FDPE                                         f  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.022     3.571    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X187Y59        FDPE                                         r  xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.599     2.972    
    SLICE_X187Y59        FDPE (Remov_fdpe_C_PRE)     -0.108     2.864    xillybus_interface_0/fifo_to_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.107ns (33.870%)  route 0.209ns (66.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.773     2.955    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X180Y58        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y58        FDPE (Prop_fdpe_C_Q)         0.107     3.062 f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.209     3.271    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X181Y62        FDPE                                         f  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        1.012     3.561    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X181Y62        FDPE                                         r  xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.595     2.966    
    SLICE_X181Y62        FDPE (Remov_fdpe_C_PRE)     -0.108     2.858    xillybus_interface_0/fifo_from_function_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.157ns (43.486%)  route 0.204ns (56.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     2.938    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X206Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y106       FDRE (Prop_fdre_C_Q)         0.091     3.029 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.056     3.085    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X206Y106       LUT2 (Prop_lut2_I0_O)        0.066     3.151 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.148     3.299    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0
    SLICE_X206Y107       FDPE                                         f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.979     3.528    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X206Y107       FDPE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.577     2.951    
    SLICE_X206Y107       FDPE (Remov_fdpe_C_PRE)     -0.072     2.879    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.157ns (43.486%)  route 0.204ns (56.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.756     2.938    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X206Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y106       FDRE (Prop_fdre_C_Q)         0.091     3.029 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.056     3.085    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X206Y106       LUT2 (Prop_lut2_I0_O)        0.066     3.151 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.148     3.299    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0
    SLICE_X206Y107       FDPE                                         f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=6474, routed)        0.979     3.528    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X206Y107       FDPE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.577     2.951    
    SLICE_X206Y107       FDPE (Remov_fdpe_C_PRE)     -0.072     2.879    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.420    





