{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724118551616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724118551629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 19:49:11 2024 " "Processing started: Mon Aug 19 19:49:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724118551629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118551629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118551629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724118553812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724118553812 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "reloj.qsys " "Elaborating Platform Designer system entity \"reloj.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118563243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:27 Progress: Loading CPU3/reloj.qsys " "2024.08.19.19:49:27 Progress: Loading CPU3/reloj.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118567017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:27 Progress: Reading input file " "2024.08.19.19:49:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118567540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:27 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.08.19.19:49:27 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118567632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Parameterizing module clk_0 " "2024.08.19.19:49:28 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.08.19.19:49:28 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Parameterizing module jtag_uart_0 " "2024.08.19.19:49:28 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2024.08.19.19:49:28 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Parameterizing module nios2_qsys_0 " "2024.08.19.19:49:28 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.08.19.19:49:28 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Parameterizing module onchip_memory2_0 " "2024.08.19.19:49:28 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.08.19.19:49:28 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Parameterizing module pio_0 " "2024.08.19.19:49:28 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.08.19.19:49:28 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Parameterizing module timer_0 " "2024.08.19.19:49:28 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Building connections " "2024.08.19.19:49:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Parameterizing connections " "2024.08.19.19:49:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:28 Progress: Validating " "2024.08.19.19:49:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118568784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.19:49:29 Progress: Done reading input file " "2024.08.19.19:49:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569959 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569959 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit. " "Reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569960 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569960 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver " "Reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569961 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master " "Reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569961 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master " "Reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118569961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj: Generating reloj \"reloj\" for QUARTUS_SYNTH " "Reloj: Generating reloj \"reloj\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118571334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118574304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0002_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0002_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118574304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118574669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"reloj\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"reloj\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118574685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118574716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0003_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0003_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118574716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:35 (*) Starting Nios II generation " "Nios2_qsys_0: # 2024.08.19 19:49:35 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:35 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2024.08.19 19:49:35 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)     Testbench " "Nios2_qsys_0: # 2024.08.19 19:49:36 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)     Instruction decoding " "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Instruction fields " "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Instruction decodes " "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Instruction controls " "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)     Pipeline frontend " "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)     Pipeline backend " "Nios2_qsys_0: # 2024.08.19 19:49:37 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:38 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2024.08.19 19:49:38 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:40 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2024.08.19 19:49:40 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 19:49:41 (*) Done Nios II generation " "Nios2_qsys_0: # 2024.08.19 19:49:41 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"reloj\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"reloj\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0004_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0004_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"reloj\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"reloj\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'reloj_pio_0' " "Pio_0: Starting RTL generation for module 'reloj_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0005_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0005_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'reloj_pio_0' " "Pio_0: Done RTL generation for module 'reloj_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"reloj\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"reloj\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'reloj_timer_0' " "Timer_0: Starting RTL generation for module 'reloj_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0006_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_4015926832910792839.dir/0006_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118581837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'reloj_timer_0' " "Timer_0: Done RTL generation for module 'reloj_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118582156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"reloj\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"reloj\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118582164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118584190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118584472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118584751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"reloj\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"reloj\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118585942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"reloj\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"reloj\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118585960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"reloj\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"reloj\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118585969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118585983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118585990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118585996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\" " "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj: Done \"reloj\" with 29 modules, 50 files " "Reloj: Done \"reloj\" with 29 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118586728 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "reloj.qsys " "Finished elaborating Platform Designer system entity \"reloj.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118587567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/reloj.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/reloj.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj/synthesis/reloj.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reloj/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reloj/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_irq_mapper " "Found entity 1: reloj_irq_mapper" {  } { { "reloj/synthesis/submodules/reloj_irq_mapper.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0 " "Found entity 1: reloj_mm_interconnect_0" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_avalon_st_adapter " "Found entity 1: reloj_mm_interconnect_0_avalon_st_adapter" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_mux_001 " "Found entity 1: reloj_mm_interconnect_0_rsp_mux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reloj/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588828 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reloj/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_mux " "Found entity 1: reloj_mm_interconnect_0_rsp_mux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_demux_001 " "Found entity 1: reloj_mm_interconnect_0_rsp_demux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_demux " "Found entity 1: reloj_mm_interconnect_0_rsp_demux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_mux_001 " "Found entity 1: reloj_mm_interconnect_0_cmd_mux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_mux " "Found entity 1: reloj_mm_interconnect_0_cmd_mux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_demux_001 " "Found entity 1: reloj_mm_interconnect_0_cmd_demux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_demux " "Found entity 1: reloj_mm_interconnect_0_cmd_demux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588910 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reloj/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_003_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_003_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588940 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_003 " "Found entity 2: reloj_mm_interconnect_0_router_003" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_002_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_002_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588951 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_002 " "Found entity 2: reloj_mm_interconnect_0_router_002" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_001_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_001_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588962 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_001 " "Found entity 2: reloj_mm_interconnect_0_router_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118588972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588977 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router " "Found entity 2: reloj_mm_interconnect_0_router" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reloj/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118588996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118588996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reloj/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reloj/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reloj/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_timer_0 " "Found entity 1: reloj_timer_0" {  } { { "reloj/synthesis/submodules/reloj_timer_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_pio_0 " "Found entity 1: reloj_pio_0" {  } { { "reloj/synthesis/submodules/reloj_pio_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_onchip_memory2_0 " "Found entity 1: reloj_onchip_memory2_0" {  } { { "reloj/synthesis/submodules/reloj_onchip_memory2_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_ic_data_module " "Found entity 1: reloj_nios2_qsys_0_ic_data_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_nios2_qsys_0_ic_tag_module " "Found entity 2: reloj_nios2_qsys_0_ic_tag_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_nios2_qsys_0_bht_module " "Found entity 3: reloj_nios2_qsys_0_bht_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_nios2_qsys_0_register_bank_a_module " "Found entity 4: reloj_nios2_qsys_0_register_bank_a_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_nios2_qsys_0_register_bank_b_module " "Found entity 5: reloj_nios2_qsys_0_register_bank_b_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "6 reloj_nios2_qsys_0_dc_tag_module " "Found entity 6: reloj_nios2_qsys_0_dc_tag_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "7 reloj_nios2_qsys_0_dc_data_module " "Found entity 7: reloj_nios2_qsys_0_dc_data_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "8 reloj_nios2_qsys_0_dc_victim_module " "Found entity 8: reloj_nios2_qsys_0_dc_victim_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "9 reloj_nios2_qsys_0_nios2_oci_debug " "Found entity 9: reloj_nios2_qsys_0_nios2_oci_debug" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "10 reloj_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: reloj_nios2_qsys_0_ociram_sp_ram_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "11 reloj_nios2_qsys_0_nios2_ocimem " "Found entity 11: reloj_nios2_qsys_0_nios2_ocimem" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "12 reloj_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: reloj_nios2_qsys_0_nios2_avalon_reg" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "13 reloj_nios2_qsys_0_nios2_oci_break " "Found entity 13: reloj_nios2_qsys_0_nios2_oci_break" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "14 reloj_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: reloj_nios2_qsys_0_nios2_oci_xbrk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "15 reloj_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: reloj_nios2_qsys_0_nios2_oci_dbrk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "16 reloj_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: reloj_nios2_qsys_0_nios2_oci_itrace" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "17 reloj_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: reloj_nios2_qsys_0_nios2_oci_td_mode" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "18 reloj_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: reloj_nios2_qsys_0_nios2_oci_dtrace" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "19 reloj_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: reloj_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "20 reloj_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: reloj_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "21 reloj_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: reloj_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "22 reloj_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: reloj_nios2_qsys_0_nios2_oci_fifo" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "23 reloj_nios2_qsys_0_nios2_oci_pib " "Found entity 23: reloj_nios2_qsys_0_nios2_oci_pib" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "24 reloj_nios2_qsys_0_nios2_oci_im " "Found entity 24: reloj_nios2_qsys_0_nios2_oci_im" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "25 reloj_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: reloj_nios2_qsys_0_nios2_performance_monitors" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "26 reloj_nios2_qsys_0_nios2_oci " "Found entity 26: reloj_nios2_qsys_0_nios2_oci" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""} { "Info" "ISGN_ENTITY_NAME" "27 reloj_nios2_qsys_0 " "Found entity 27: reloj_nios2_qsys_0" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_tck" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_mult_cell " "Found entity 1: reloj_nios2_qsys_0_mult_cell" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_oci_test_bench " "Found entity 1: reloj_nios2_qsys_0_oci_test_bench" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_test_bench " "Found entity 1: reloj_nios2_qsys_0_test_bench" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file reloj/synthesis/submodules/reloj_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_jtag_uart_0_sim_scfifo_w " "Found entity 1: reloj_jtag_uart_0_sim_scfifo_w" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589753 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_jtag_uart_0_scfifo_w " "Found entity 2: reloj_jtag_uart_0_scfifo_w" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589753 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_jtag_uart_0_sim_scfifo_r " "Found entity 3: reloj_jtag_uart_0_sim_scfifo_r" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589753 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_jtag_uart_0_scfifo_r " "Found entity 4: reloj_jtag_uart_0_scfifo_r" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589753 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_jtag_uart_0 " "Found entity 5: reloj_jtag_uart_0" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu1_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu1_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_inst " "Found entity 1: CPU1_inst" {  } { { "NIOS/CPU1_inst.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/CPU1_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/cpu1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1 " "Found entity 1: CPU1" {  } { { "NIOS/synthesis/CPU1.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_irq_mapper " "Found entity 1: CPU1_irq_mapper" {  } { { "NIOS/synthesis/submodules/CPU1_irq_mapper.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0 " "Found entity 1: CPU1_mm_interconnect_0" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589892 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux_003 " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux_003 " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118589985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118589986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589995 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_005 " "Found entity 2: CPU1_mm_interconnect_0_router_005" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118589995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118589995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118590001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118590002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590013 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_002 " "Found entity 2: CPU1_mm_interconnect_0_router_002" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118590019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118590020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590029 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_001 " "Found entity 2: CPU1_mm_interconnect_0_router_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118590035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724118590036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590047 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router " "Found entity 2: CPU1_mm_interconnect_0_router" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_memory " "Found entity 1: CPU1_memory" {  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_leds " "Found entity 1: CPU1_leds" {  } { { "NIOS/synthesis/submodules/CPU1_leds.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/cpu1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU1_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590215 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_jtag_uart_0_scfifo_w " "Found entity 2: CPU1_jtag_uart_0_scfifo_w" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590215 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU1_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590215 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_jtag_uart_0_scfifo_r " "Found entity 4: CPU1_jtag_uart_0_scfifo_r" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590215 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_jtag_uart_0 " "Found entity 5: CPU1_jtag_uart_0" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu " "Found entity 1: CPU1_cpu" {  } { { "NIOS/synthesis/submodules/CPU1_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_register_bank_a_module " "Found entity 1: CPU1_cpu_cpu_register_bank_a_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_cpu_cpu_register_bank_b_module " "Found entity 2: CPU1_cpu_cpu_register_bank_b_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_cpu_cpu_nios2_oci_debug " "Found entity 3: CPU1_cpu_cpu_nios2_oci_debug" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_cpu_cpu_nios2_oci_break " "Found entity 4: CPU1_cpu_cpu_nios2_oci_break" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_cpu_cpu_nios2_oci_xbrk " "Found entity 5: CPU1_cpu_cpu_nios2_oci_xbrk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU1_cpu_cpu_nios2_oci_dbrk " "Found entity 6: CPU1_cpu_cpu_nios2_oci_dbrk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU1_cpu_cpu_nios2_oci_itrace " "Found entity 7: CPU1_cpu_cpu_nios2_oci_itrace" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU1_cpu_cpu_nios2_oci_td_mode " "Found entity 8: CPU1_cpu_cpu_nios2_oci_td_mode" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU1_cpu_cpu_nios2_oci_dtrace " "Found entity 9: CPU1_cpu_cpu_nios2_oci_dtrace" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU1_cpu_cpu_nios2_oci_fifo " "Found entity 13: CPU1_cpu_cpu_nios2_oci_fifo" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU1_cpu_cpu_nios2_oci_pib " "Found entity 14: CPU1_cpu_cpu_nios2_oci_pib" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU1_cpu_cpu_nios2_oci_im " "Found entity 15: CPU1_cpu_cpu_nios2_oci_im" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU1_cpu_cpu_nios2_performance_monitors " "Found entity 16: CPU1_cpu_cpu_nios2_performance_monitors" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU1_cpu_cpu_nios2_avalon_reg " "Found entity 17: CPU1_cpu_cpu_nios2_avalon_reg" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU1_cpu_cpu_ociram_sp_ram_module " "Found entity 18: CPU1_cpu_cpu_ociram_sp_ram_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU1_cpu_cpu_nios2_ocimem " "Found entity 19: CPU1_cpu_cpu_nios2_ocimem" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU1_cpu_cpu_nios2_oci " "Found entity 20: CPU1_cpu_cpu_nios2_oci" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU1_cpu_cpu " "Found entity 21: CPU1_cpu_cpu" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_sysclk " "Found entity 1: CPU1_cpu_cpu_debug_slave_sysclk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_tck " "Found entity 1: CPU1_cpu_cpu_debug_slave_tck" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_wrapper " "Found entity 1: CPU1_cpu_cpu_debug_slave_wrapper" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_test_bench " "Found entity 1: CPU1_cpu_cpu_test_bench" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118590412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590412 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/reloj.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/reloj.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/reloj.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/reloj.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590418 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590422 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590427 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590432 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590437 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_agent.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590443 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_translator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590447 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_reorder_memory.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590451 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_agent.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590457 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_translator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590461 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590466 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590470 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_synchronizer.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590474 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_irq_mapper.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590479 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_jtag_uart_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590486 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590492 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590496 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590500 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590506 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590520 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590529 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590533 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590537 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590543 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590554 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590558 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590597 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590601 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590613 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590622 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_onchip_memory2_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590632 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_pio_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_pio_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590637 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_timer_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724118590642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118590643 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2138) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2138): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724118590660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2140) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2140): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724118590660 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2298) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2298): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724118590661 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(3128) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(3128): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724118590663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU1_inst " "Elaborating entity \"CPU1_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724118591424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1 CPU1:u0 " "Elaborating entity \"CPU1\" for hierarchy \"CPU1:u0\"" {  } { { "NIOS/CPU1_inst.v" "u0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/CPU1_inst.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118591449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu CPU1:u0\|CPU1_cpu:cpu " "Elaborating entity \"CPU1_cpu\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\"" {  } { { "NIOS/synthesis/CPU1.v" "cpu" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118591489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu " "Elaborating entity \"CPU1_cpu_cpu\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu.v" "cpu" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118591522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_test_bench CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_test_bench:the_CPU1_cpu_cpu_test_bench " "Elaborating entity \"CPU1_cpu_cpu_test_bench\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_test_bench:the_CPU1_cpu_cpu_test_bench\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_test_bench" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118591628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_register_bank_a_module CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a " "Elaborating entity \"CPU1_cpu_cpu_register_bank_a_module\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_register_bank_a" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118591674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118591877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118591897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118591897 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724118591897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118591995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118591995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_a_module:CPU1_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_register_bank_b_module CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_b_module:CPU1_cpu_cpu_register_bank_b " "Elaborating entity \"CPU1_cpu_cpu_register_bank_b_module\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_register_bank_b_module:CPU1_cpu_cpu_register_bank_b\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_register_bank_b" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_debug CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_debug\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_debug" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_debug:the_CPU1_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118592389 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724118592389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_break CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_break:the_CPU1_cpu_cpu_nios2_oci_break " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_break\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_break:the_CPU1_cpu_cpu_nios2_oci_break\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_break" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_xbrk CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_xbrk:the_CPU1_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_xbrk:the_CPU1_cpu_cpu_nios2_oci_xbrk\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_dbrk CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dbrk:the_CPU1_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dbrk:the_CPU1_cpu_cpu_nios2_oci_dbrk\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_itrace CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_itrace:the_CPU1_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_itrace\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_itrace:the_CPU1_cpu_cpu_nios2_oci_itrace\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_dtrace CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_td_mode CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace\|CPU1_cpu_cpu_nios2_oci_td_mode:CPU1_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_dtrace:the_CPU1_cpu_cpu_nios2_oci_dtrace\|CPU1_cpu_cpu_nios2_oci_td_mode:CPU1_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_fifo CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_fifo\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_fifo:the_CPU1_cpu_cpu_nios2_oci_fifo\|CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_pib CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_pib:the_CPU1_cpu_cpu_nios2_oci_pib " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_pib\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_pib:the_CPU1_cpu_cpu_nios2_oci_pib\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_pib" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_oci_im CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_im:the_CPU1_cpu_cpu_nios2_oci_im " "Elaborating entity \"CPU1_cpu_cpu_nios2_oci_im\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_oci_im:the_CPU1_cpu_cpu_nios2_oci_im\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_oci_im" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118592966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_avalon_reg CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_avalon_reg:the_CPU1_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"CPU1_cpu_cpu_nios2_avalon_reg\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_avalon_reg:the_CPU1_cpu_cpu_nios2_avalon_reg\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_nios2_ocimem CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem " "Elaborating entity \"CPU1_cpu_cpu_nios2_ocimem\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_nios2_ocimem" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_ociram_sp_ram_module CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram " "Elaborating entity \"CPU1_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "CPU1_cpu_cpu_ociram_sp_ram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593215 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724118593215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118593332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118593332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_nios2_ocimem:the_CPU1_cpu_cpu_nios2_ocimem\|CPU1_cpu_cpu_ociram_sp_ram_module:CPU1_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_debug_slave_wrapper CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"CPU1_cpu_cpu_debug_slave_wrapper\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "the_CPU1_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_debug_slave_tck CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_tck:the_CPU1_cpu_cpu_debug_slave_tck " "Elaborating entity \"CPU1_cpu_cpu_debug_slave_tck\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_tck:the_CPU1_cpu_cpu_debug_slave_tck\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "the_CPU1_cpu_cpu_debug_slave_tck" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu_debug_slave_sysclk CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_sysclk:the_CPU1_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"CPU1_cpu_cpu_debug_slave_sysclk\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|CPU1_cpu_cpu_debug_slave_sysclk:the_CPU1_cpu_cpu_debug_slave_sysclk\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "the_CPU1_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "CPU1_cpu_cpu_debug_slave_phy" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118593753 ""}  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724118593753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118593791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118594358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\|CPU1_cpu_cpu_nios2_oci:the_CPU1_cpu_cpu_nios2_oci\|CPU1_cpu_cpu_debug_slave_wrapper:the_CPU1_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118594541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"CPU1_jtag_uart_0\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOS/synthesis/CPU1.v" "jtag_uart_0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118594648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_w CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_w\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_w" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118594682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "wfifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118594939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118594953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118594953 ""}  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724118594953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118595042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118595042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118595059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118595122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118595122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118595142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118595208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118595208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118595235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118595327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118595327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118595364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118595462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118595462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118595491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118595584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118595584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118595611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_r CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_r\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_r" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118595709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "CPU1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596292 ""}  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724118596292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_leds CPU1:u0\|CPU1_leds:leds " "Elaborating entity \"CPU1_leds\" for hierarchy \"CPU1:u0\|CPU1_leds:leds\"" {  } { { "NIOS/synthesis/CPU1.v" "leds" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_memory CPU1:u0\|CPU1_memory:memory " "Elaborating entity \"CPU1_memory\" for hierarchy \"CPU1:u0\|CPU1_memory:memory\"" {  } { { "NIOS/synthesis/CPU1.v" "memory" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "the_altsyncram" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU1_memory.hex " "Parameter \"init_file\" = \"CPU1_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724118596585 ""}  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724118596585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2m1 " "Found entity 1: altsyncram_e2m1" {  } { { "db/altsyncram_e2m1.tdf" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/altsyncram_e2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118596679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118596679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2m1 CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\|altsyncram_e2m1:auto_generated " "Elaborating entity \"altsyncram_e2m1\" for hierarchy \"CPU1:u0\|CPU1_memory:memory\|altsyncram:the_altsyncram\|altsyncram_e2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118596696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU1_mm_interconnect_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOS/synthesis/CPU1.v" "mm_interconnect_0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118597904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router " "Elaborating entity \"CPU1_mm_interconnect_0_router\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CPU1_mm_interconnect_0_router_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_001" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_001_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\|CPU1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_001:router_001\|CPU1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU1_mm_interconnect_0_router_002\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_002" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_005 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"CPU1_mm_interconnect_0_router_005\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_005" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_005_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005\|CPU1_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_005_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_005:router_005\|CPU1_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_demux_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_mux_003 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_mux_003\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_demux_003 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_demux_003\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118598976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_mux_001 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_irq_mapper CPU1:u0\|CPU1_irq_mapper:irq_mapper " "Elaborating entity \"CPU1_irq_mapper\" for hierarchy \"CPU1:u0\|CPU1_irq_mapper:irq_mapper\"" {  } { { "NIOS/synthesis/CPU1.v" "irq_mapper" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\"" {  } { { "NIOS/synthesis/CPU1.v" "rst_controller" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118599667 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724118600474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.19.19:50:04 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl " "2024.08.19.19:50:04 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118604196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118606373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118606519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118608555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118608673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118608778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118608893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118608901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118608904 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724118609573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/alt_sld_fab.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118609892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118609892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118609993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118609993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118610028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118610028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118610113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118610113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118610216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118610216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118610216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724118610318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118610318 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1724118612969 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1724118612969 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1724118612969 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724118613002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118613888 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724118614538 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj 21 " "Ignored 21 assignments for entity \"reloj\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_irq_mapper 13 " "Ignored 13 assignments for entity \"reloj_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_jtag_uart_0 24 " "Ignored 24 assignments for entity \"reloj_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"reloj_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"reloj_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"reloj_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"reloj_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"reloj_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_nios2_qsys_0 117 " "Ignored 117 assignments for entity \"reloj_nios2_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"reloj_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_pio_0 22 " "Ignored 22 assignments for entity \"reloj_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reloj_timer_0 26 " "Ignored 26 assignments for entity \"reloj_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1724118614605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/output_files/CPU3.map.smsg " "Generated suppressed messages file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/output_files/CPU3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118615085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724118618360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724118618360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1637 " "Implemented 1637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724118618645 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724118618645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1484 " "Implemented 1484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724118618645 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724118618645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724118618645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5055 " "Peak virtual memory: 5055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724118618703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 19:50:18 2024 " "Processing ended: Mon Aug 19 19:50:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724118618703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724118618703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724118618703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724118618703 ""}
