---------- Begin Simulation Statistics ----------
simSeconds                                   0.010000                       # Number of seconds simulated (Second)
simTicks                                  10000000000                       # Number of ticks simulated (Tick)
finalTick                                 10000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     63.36                       # Real time elapsed on the host (Second)
hostTickRate                                157816823                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4393664                       # Number of bytes of host memory used (Byte)
simInsts                                     27889042                       # Number of instructions simulated (Count)
simOps                                       27889138                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   440130                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     440131                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.cachebus.transDist::ReadResp              5592                       # Transaction distribution (Count)
system.cachebus.transDist::WritebackDirty      1238307                       # Transaction distribution (Count)
system.cachebus.transDist::CleanEvict          407727                       # Transaction distribution (Count)
system.cachebus.transDist::ReadExReq           622166                       # Transaction distribution (Count)
system.cachebus.transDist::ReadExResp          622160                       # Transaction distribution (Count)
system.cachebus.transDist::ReadSharedReq         5592                       # Transaction distribution (Count)
system.cachebus.pktCount_system.l1dcaches0.mem_side_port::system.l2cache.cpu_side_port       469101                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1icaches0.mem_side_port::system.l2cache.cpu_side_port          744                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1dcaches1.mem_side_port::system.l2cache.cpu_side_port       469125                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1icaches1.mem_side_port::system.l2cache.cpu_side_port          744                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1dcaches2.mem_side_port::system.l2cache.cpu_side_port       469075                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1icaches2.mem_side_port::system.l2cache.cpu_side_port          744                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1dcaches3.mem_side_port::system.l2cache.cpu_side_port       469461                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount_system.l1icaches3.mem_side_port::system.l2cache.cpu_side_port          744                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktCount::total               1879738                       # Packet count per connected requestor and responder (Count)
system.cachebus.pktSize_system.l1dcaches0.mem_side_port::system.l2cache.cpu_side_port     19939968                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1icaches0.mem_side_port::system.l2cache.cpu_side_port        23744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1dcaches1.mem_side_port::system.l2cache.cpu_side_port     19940992                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1icaches1.mem_side_port::system.l2cache.cpu_side_port        23744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1dcaches2.mem_side_port::system.l2cache.cpu_side_port     19938816                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1icaches2.mem_side_port::system.l2cache.cpu_side_port        23744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1dcaches3.mem_side_port::system.l2cache.cpu_side_port     19955392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize_system.l1icaches3.mem_side_port::system.l2cache.cpu_side_port        23744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.pktSize::total               79870144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cachebus.snoops                        1021806                       # Total snoops (Count)
system.cachebus.snoopTraffic                 39557632                       # Total snoop traffic (Byte)
system.cachebus.snoopFanout::samples          1649564                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::mean            0.242463                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::stdev           0.428573                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::0                1249605     75.75%     75.75% # Request fanout histogram (Count)
system.cachebus.snoopFanout::1                 399959     24.25%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::3                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::4                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::5                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::6                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::7                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::8                      0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.cachebus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.cachebus.snoopFanout::total            1649564                       # Request fanout histogram (Count)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cachebus.reqLayer0.occupancy        1243043046                       # Layer occupancy (ticks) (Tick)
system.cachebus.reqLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.cachebus.respLayer0.occupancy        260634105                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer1.occupancy           617715                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer2.occupancy        260647425                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer2.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer3.occupancy           617715                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer3.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer4.occupancy        260620785                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer4.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer5.occupancy           617715                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer5.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer6.occupancy        260833905                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer6.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.respLayer7.occupancy           618047                       # Layer occupancy (ticks) (Tick)
system.cachebus.respLayer7.utilization            0.0                       # Layer utilization (Ratio)
system.cachebus.snoop_filter.totRequests      1251986                       # Total number of requests made to the snoop filter. (Count)
system.cachebus.snoop_filter.hitSingleRequests       624228                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cachebus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cachebus.snoop_filter.totSnoops         399959                       # Total number of snoops made to the snoop filter. (Count)
system.cachebus.snoop_filter.hitSingleSnoops       399959                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cachebus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                        30029933                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              4.307869                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.232133                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.branchPred.lookups_0::NoBranch           25      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         2294      0.35%      0.35% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         2426      0.37%      0.72% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect           10      0.00%      0.72% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond       650951     98.47%     99.19% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         3320      0.50%     99.69% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.69% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         2061      0.31%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total        661087                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch           11      0.85%      0.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return           97      7.50%      8.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect          232     17.94%     26.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect            6      0.46%     26.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond          796     61.56%     88.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          136     10.52%     98.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond           15      1.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total         1293                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch           14      2.88%      2.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            7      1.44%      4.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect           93     19.14%     23.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect            4      0.82%     24.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond          303     62.35%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond           54     11.11%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond           11      2.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total          486                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return         2197      0.33%      0.34% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect         2194      0.33%      0.67% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect            4      0.00%      0.67% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond       650152     98.54%     99.21% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond         3184      0.48%     99.69% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.69% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond         2046      0.31%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total       659791                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           14      2.88%      2.88% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            7      1.44%      4.32% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect           93     19.14%     23.46% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect            4      0.82%     24.28% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond          303     62.35%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond           54     11.11%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond           11      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total          486                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        18500      2.80%      2.80% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB       638252     96.55%     99.34% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         2292      0.35%     99.69% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect         2043      0.31%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total       661087                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch          421     89.19%     89.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return           44      9.32%     98.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            7      1.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total          472                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted           650976                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken       633278                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect              486                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted          443                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted           43                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups              661087                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                 407                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 641550                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.970447                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted            289                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           2071                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              2043                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses              28                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch           25      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         2294      0.35%      0.35% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         2426      0.37%      0.72% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect           10      0.00%      0.72% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond       650951     98.47%     99.19% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         3320      0.50%     99.69% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.69% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         2061      0.31%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total       661087                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           25      0.13%      0.13% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         2294     11.74%     11.87% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          293      1.50%     13.37% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect           10      0.05%     13.42% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        14689     75.19%     88.61% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          165      0.84%     89.45% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     89.45% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         2061     10.55%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        19537                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect           93     22.85%     22.85% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     22.85% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond          260     63.88%     86.73% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond           54     13.27%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total          407                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect           93     22.85%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond          260     63.88%     86.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond           54     13.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total          407                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         2071                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits         2043                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         2086                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            9                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                2533                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  2532                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes               335                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                  2197                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct               2190                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commitStats0.numInsts             6970948                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               6970972                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 4.307869                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.232133                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass           56      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      3834275     55.00%     55.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           11      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            3      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt       621569      8.92%     63.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult      1243138     17.83%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        20876      0.30%     82.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite         5464      0.08%     82.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            2      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      1245578     17.87%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      6970972                       # Class of committed instruction. (Count)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps         7597                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch2.intInstructions            3853848                       # Number of integer instructions successfully decoded (Count)
system.cpu0.fetch2.fpInstructions             1873212                       # Number of floating point instructions successfully decoded (Count)
system.cpu0.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu0.fetch2.loadInstructions             22181                       # Number of memory load instructions successfully decoded (Count)
system.cpu0.fetch2.storeInstructions          1257735                       # Number of memory store instructions successfully decoded (Count)
system.cpu0.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                 6970948                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                   6970972                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   14                       # Number of system calls (Count)
system.cpu1.numCycles                        30029937                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.307652                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.232145                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.branchPred.lookups_0::NoBranch           24      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return         2293      0.35%      0.35% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect         2425      0.37%      0.72% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           10      0.00%      0.72% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       650979     98.47%     99.19% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond         3319      0.50%     99.69% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.69% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond         2061      0.31%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        661111                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch           10      0.78%      0.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return           96      7.47%      8.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          231     17.98%     26.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            6      0.47%     26.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond          792     61.63%     88.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          135     10.51%     98.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond           15      1.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total         1285                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch           14      2.88%      2.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            7      1.44%      4.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           93     19.14%     23.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            4      0.82%     24.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond          303     62.35%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           54     11.11%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond           11      2.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total          486                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return         2197      0.33%      0.34% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect         2194      0.33%      0.67% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            4      0.00%      0.67% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       650184     98.54%     99.21% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond         3184      0.48%     99.69% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.69% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond         2046      0.31%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       659823                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           14      2.88%      2.88% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            7      1.44%      4.32% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           93     19.14%     23.46% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            4      0.82%     24.28% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond          303     62.35%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           54     11.11%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond           11      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total          486                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget        18493      2.80%      2.80% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       638284     96.55%     99.34% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS         2291      0.35%     99.69% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect         2043      0.31%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       661111                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch          421     89.19%     89.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return           44      9.32%     98.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            7      1.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total          472                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           651003                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken       633307                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect              486                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted          443                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted           43                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              661111                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                 407                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 641582                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.970460                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            289                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups           2071                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits              2043                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              28                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch           24      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return         2293      0.35%      0.35% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect         2425      0.37%      0.72% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           10      0.00%      0.72% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       650979     98.47%     99.19% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond         3319      0.50%     99.69% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.69% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond         2061      0.31%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       661111                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch           24      0.12%      0.12% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return         2293     11.74%     11.86% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          292      1.50%     13.36% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           10      0.05%     13.41% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond        14685     75.20%     88.61% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          164      0.84%     89.45% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     89.45% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond         2061     10.55%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total        19529                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           93     22.85%     22.85% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     22.85% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond          260     63.88%     86.73% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           54     13.27%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total          407                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           93     22.85%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond          260     63.88%     86.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           54     13.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total          407                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups         2071                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits         2043                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords         2086                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            9                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                2531                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                  2530                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes               333                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                  2197                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct               2190                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commitStats0.numInsts             6971300                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               6971324                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.307652                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.232145                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass           56      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      3834467     55.00%     55.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           11      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            3      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt       621601      8.92%     63.92% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult      1243202     17.83%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        20876      0.30%     82.05% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite         5464      0.08%     82.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            2      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      1245642     17.87%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      6971324                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps         7593                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch2.intInstructions            3854015                       # Number of integer instructions successfully decoded (Count)
system.cpu1.fetch2.fpInstructions             1873309                       # Number of floating point instructions successfully decoded (Count)
system.cpu1.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu1.fetch2.loadInstructions             22175                       # Number of memory load instructions successfully decoded (Count)
system.cpu1.fetch2.storeInstructions          1257801                       # Number of memory store instructions successfully decoded (Count)
system.cpu1.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                 6971300                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   6971324                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   14                       # Number of system calls (Count)
system.cpu2.numCycles                        30030030                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              4.308119                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.232120                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.branchPred.lookups_0::NoBranch           25      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return         2293      0.35%      0.35% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect         2426      0.37%      0.72% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           10      0.00%      0.72% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond       650908     98.47%     99.19% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond         3320      0.50%     99.69% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.69% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond         2060      0.31%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total        661042                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch           11      0.85%      0.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return           96      7.46%      8.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          232     18.03%     26.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            6      0.47%     26.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond          792     61.54%     88.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          136     10.57%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond           14      1.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total         1287                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch           14      2.88%      2.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            7      1.44%      4.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           93     19.14%     23.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            4      0.82%     24.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond          303     62.35%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           54     11.11%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond           11      2.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total          486                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return         2197      0.33%      0.34% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect         2194      0.33%      0.67% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            4      0.00%      0.67% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond       650114     98.54%     99.21% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond         3184      0.48%     99.69% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.69% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond         2046      0.31%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total       659753                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch           14      2.88%      2.88% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            7      1.44%      4.32% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           93     19.14%     23.46% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            4      0.82%     24.28% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond          303     62.35%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           54     11.11%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond           11      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total          486                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget        18494      2.80%      2.80% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB       638213     96.55%     99.34% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS         2292      0.35%     99.69% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect         2043      0.31%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total       661042                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch          421     89.19%     89.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return           44      9.32%     98.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            7      1.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total          472                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted           650933                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken       633237                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect              486                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted          443                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted           43                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups              661042                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                 407                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 641511                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.970454                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            289                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups           2070                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits              2043                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              27                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch           25      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return         2293      0.35%      0.35% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect         2426      0.37%      0.72% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           10      0.00%      0.72% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond       650908     98.47%     99.19% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond         3320      0.50%     99.69% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.69% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond         2060      0.31%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total       661042                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch           25      0.13%      0.13% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return         2293     11.74%     11.87% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          293      1.50%     13.37% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           10      0.05%     13.42% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond        14685     75.19%     88.61% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          165      0.84%     89.45% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     89.45% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond         2060     10.55%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total        19531                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           93     22.85%     22.85% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     22.85% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond          260     63.88%     86.73% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           54     13.27%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total          407                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           93     22.85%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond          260     63.88%     86.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           54     13.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total          407                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups         2070                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits         2043                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords         2085                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            8                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                2532                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                  2531                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes               334                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                  2197                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct               2190                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commitStats0.numInsts             6970566                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps               6970590                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 4.308119                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.232120                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass           56      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      3834068     55.00%     55.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           11      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            3      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt       621535      8.92%     63.92% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult      1243068     17.83%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        20876      0.30%     82.05% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite         5464      0.08%     82.13% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            2      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      1245507     17.87%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total      6970590                       # Class of committed instruction. (Count)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps         7593                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch2.intInstructions            3853607                       # Number of integer instructions successfully decoded (Count)
system.cpu2.fetch2.fpInstructions             1873101                       # Number of floating point instructions successfully decoded (Count)
system.cpu2.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu2.fetch2.loadInstructions             22182                       # Number of memory load instructions successfully decoded (Count)
system.cpu2.fetch2.storeInstructions          1257661                       # Number of memory store instructions successfully decoded (Count)
system.cpu2.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu2.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu2.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                 6970566                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                   6970590                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   14                       # Number of system calls (Count)
system.cpu3.numCycles                        30029974                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              4.304615                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.232309                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.branchPred.lookups_0::NoBranch           25      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return         2293      0.35%      0.35% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect         2426      0.37%      0.72% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect           10      0.00%      0.72% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond       651428     98.47%     99.19% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond         3320      0.50%     99.69% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     99.69% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond         2060      0.31%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total        661562                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch           11      0.85%      0.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return           96      7.45%      8.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          232     18.01%     26.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            6      0.47%     26.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond          793     61.57%     88.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          136     10.56%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond           14      1.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total         1288                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch           14      2.88%      2.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            7      1.44%      4.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           93     19.14%     23.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            4      0.82%     24.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond          303     62.35%     86.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           54     11.11%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     97.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond           11      2.26%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total          486                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch           14      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return         2197      0.33%      0.33% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect         2194      0.33%      0.67% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            4      0.00%      0.67% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond       650632     98.54%     99.21% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond         3184      0.48%     99.69% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     99.69% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond         2046      0.31%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total       660271                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch           14      2.88%      2.88% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            7      1.44%      4.32% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           93     19.14%     23.46% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            4      0.82%     24.28% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond          303     62.35%     86.63% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           54     11.11%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond           11      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total          486                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget        18495      2.80%      2.80% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB       638732     96.55%     99.34% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS         2292      0.35%     99.69% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect         2043      0.31%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total       661562                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch          421     89.19%     89.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return           44      9.32%     98.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            7      1.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total          472                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted           651453                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken       633756                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect              486                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted          443                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted           43                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups              661562                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                 407                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 642030                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.970476                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            289                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups           2070                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits              2043                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              27                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch           25      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return         2293      0.35%      0.35% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect         2426      0.37%      0.72% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect           10      0.00%      0.72% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond       651428     98.47%     99.19% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond         3320      0.50%     99.69% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.69% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond         2060      0.31%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total       661562                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch           25      0.13%      0.13% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return         2293     11.74%     11.87% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          293      1.50%     13.37% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect           10      0.05%     13.42% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond        14686     75.19%     88.61% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          165      0.84%     89.45% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     89.45% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond         2060     10.55%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total        19532                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           93     22.85%     22.85% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     22.85% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond          260     63.88%     86.73% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           54     13.27%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total          407                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           93     22.85%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond          260     63.88%     86.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           54     13.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total          407                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups         2070                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits         2043                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords         2085                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            8                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                2532                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                  2531                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes               334                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                  2197                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct               2190                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commitStats0.numInsts             6976228                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps               6976252                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 4.304615                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.232309                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass           56      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      3837155     55.00%     55.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           11      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            3      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     55.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt       622049      8.92%     63.92% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult      1244098     17.83%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     81.75% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        20876      0.30%     82.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite         5464      0.08%     82.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            2      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite      1246538     17.87%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total      6976252                       # Class of committed instruction. (Count)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps         7598                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch2.intInstructions            3856717                       # Number of integer instructions successfully decoded (Count)
system.cpu3.fetch2.fpInstructions             1874653                       # Number of floating point instructions successfully decoded (Count)
system.cpu3.fetch2.vecInstructions                  0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu3.fetch2.loadInstructions             22181                       # Number of memory load instructions successfully decoded (Count)
system.cpu3.fetch2.storeInstructions          1258695                       # Number of memory store instructions successfully decoded (Count)
system.cpu3.fetch2.amoInstructions                  0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu3.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu3.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                 6976228                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                   6976252                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   14                       # Number of system calls (Count)
system.l1dcaches0.demandHits::cpu0.data       1035163                       # number of demand (read+write) hits (Count)
system.l1dcaches0.demandHits::total           1035163                       # number of demand (read+write) hits (Count)
system.l1dcaches0.overallHits::cpu0.data      1035163                       # number of overall hits (Count)
system.l1dcaches0.overallHits::total          1035163                       # number of overall hits (Count)
system.l1dcaches0.demandMisses::cpu0.data       234440                       # number of demand (read+write) misses (Count)
system.l1dcaches0.demandMisses::total          234440                       # number of demand (read+write) misses (Count)
system.l1dcaches0.overallMisses::cpu0.data       234440                       # number of overall misses (Count)
system.l1dcaches0.overallMisses::total         234440                       # number of overall misses (Count)
system.l1dcaches0.demandMissLatency::cpu0.data  17119517679                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches0.demandMissLatency::total  17119517679                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches0.overallMissLatency::cpu0.data  17119517679                       # number of overall miss ticks (Tick)
system.l1dcaches0.overallMissLatency::total  17119517679                       # number of overall miss ticks (Tick)
system.l1dcaches0.demandAccesses::cpu0.data      1269603                       # number of demand (read+write) accesses (Count)
system.l1dcaches0.demandAccesses::total       1269603                       # number of demand (read+write) accesses (Count)
system.l1dcaches0.overallAccesses::cpu0.data      1269603                       # number of overall (read+write) accesses (Count)
system.l1dcaches0.overallAccesses::total      1269603                       # number of overall (read+write) accesses (Count)
system.l1dcaches0.demandMissRate::cpu0.data     0.184656                       # miss rate for demand accesses (Ratio)
system.l1dcaches0.demandMissRate::total      0.184656                       # miss rate for demand accesses (Ratio)
system.l1dcaches0.overallMissRate::cpu0.data     0.184656                       # miss rate for overall accesses (Ratio)
system.l1dcaches0.overallMissRate::total     0.184656                       # miss rate for overall accesses (Ratio)
system.l1dcaches0.demandAvgMissLatency::cpu0.data 73023.023712                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches0.demandAvgMissLatency::total 73023.023712                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches0.overallAvgMissLatency::cpu0.data 73023.023712                       # average overall miss latency ((Tick/Count))
system.l1dcaches0.overallAvgMissLatency::total 73023.023712                       # average overall miss latency ((Tick/Count))
system.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1dcaches0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches0.writebacks::writebacks       155025                       # number of writebacks (Count)
system.l1dcaches0.writebacks::total            155025                       # number of writebacks (Count)
system.l1dcaches0.demandMshrHits::cpu0.data        77902                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches0.demandMshrHits::total         77902                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches0.overallMshrHits::cpu0.data        77902                       # number of overall MSHR hits (Count)
system.l1dcaches0.overallMshrHits::total        77902                       # number of overall MSHR hits (Count)
system.l1dcaches0.demandMshrMisses::cpu0.data       156538                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches0.demandMshrMisses::total       156538                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches0.overallMshrMisses::cpu0.data       156538                       # number of overall MSHR misses (Count)
system.l1dcaches0.overallMshrMisses::total       156538                       # number of overall MSHR misses (Count)
system.l1dcaches0.demandMshrMissLatency::cpu0.data  16596042678                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches0.demandMshrMissLatency::total  16596042678                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches0.overallMshrMissLatency::cpu0.data  16596042678                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches0.overallMshrMissLatency::total  16596042678                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches0.demandMshrMissRate::cpu0.data     0.123297                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches0.demandMshrMissRate::total     0.123297                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches0.overallMshrMissRate::cpu0.data     0.123297                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches0.overallMshrMissRate::total     0.123297                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches0.demandAvgMshrMissLatency::cpu0.data 106019.258442                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.demandAvgMshrMissLatency::total 106019.258442                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.overallAvgMshrMissLatency::cpu0.data 106019.258442                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.overallAvgMshrMissLatency::total 106019.258442                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches0.replacements                 156025                       # number of replacements (Count)
system.l1dcaches0.LoadLockedReq.hits::cpu0.data            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches0.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches0.LoadLockedReq.misses::cpu0.data            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches0.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches0.LoadLockedReq.missLatency::cpu0.data        68598                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.missLatency::total        68598                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.accesses::cpu0.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches0.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches0.LoadLockedReq.missRate::cpu0.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.avgMissLatency::cpu0.data        68598                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches0.LoadLockedReq.avgMissLatency::total        68598                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches0.LoadLockedReq.mshrMisses::cpu0.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches0.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches0.LoadLockedReq.mshrMissLatency::cpu0.data        68265                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.mshrMissLatency::total        68265                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches0.LoadLockedReq.mshrMissRate::cpu0.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches0.LoadLockedReq.avgMshrMissLatency::cpu0.data        68265                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total        68265                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.hits::cpu0.data        19848                       # number of ReadReq hits (Count)
system.l1dcaches0.ReadReq.hits::total           19848                       # number of ReadReq hits (Count)
system.l1dcaches0.ReadReq.misses::cpu0.data         1153                       # number of ReadReq misses (Count)
system.l1dcaches0.ReadReq.misses::total          1153                       # number of ReadReq misses (Count)
system.l1dcaches0.ReadReq.missLatency::cpu0.data     60444495                       # number of ReadReq miss ticks (Tick)
system.l1dcaches0.ReadReq.missLatency::total     60444495                       # number of ReadReq miss ticks (Tick)
system.l1dcaches0.ReadReq.accesses::cpu0.data        21001                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches0.ReadReq.accesses::total        21001                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches0.ReadReq.missRate::cpu0.data     0.054902                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.missRate::total     0.054902                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.avgMissLatency::cpu0.data 52423.673027                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.avgMissLatency::total 52423.673027                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.mshrHits::cpu0.data          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches0.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches0.ReadReq.mshrMisses::cpu0.data         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches0.ReadReq.mshrMisses::total         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches0.ReadReq.mshrMissLatency::cpu0.data     53497116                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches0.ReadReq.mshrMissLatency::total     53497116                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches0.ReadReq.mshrMissRate::cpu0.data     0.048855                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.mshrMissRate::total     0.048855                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches0.ReadReq.avgMshrMissLatency::cpu0.data 52141.438596                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches0.ReadReq.avgMshrMissLatency::total 52141.438596                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches0.StoreCondReq.hits::cpu0.data            4                       # number of StoreCondReq hits (Count)
system.l1dcaches0.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.l1dcaches0.StoreCondReq.accesses::cpu0.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches0.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches0.SwapReq.hits::cpu0.data           18                       # number of SwapReq hits (Count)
system.l1dcaches0.SwapReq.hits::total              18                       # number of SwapReq hits (Count)
system.l1dcaches0.SwapReq.accesses::cpu0.data           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches0.SwapReq.accesses::total           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches0.WriteReq.hits::cpu0.data      1015315                       # number of WriteReq hits (Count)
system.l1dcaches0.WriteReq.hits::total        1015315                       # number of WriteReq hits (Count)
system.l1dcaches0.WriteReq.misses::cpu0.data       233287                       # number of WriteReq misses (Count)
system.l1dcaches0.WriteReq.misses::total       233287                       # number of WriteReq misses (Count)
system.l1dcaches0.WriteReq.missLatency::cpu0.data  17059073184                       # number of WriteReq miss ticks (Tick)
system.l1dcaches0.WriteReq.missLatency::total  17059073184                       # number of WriteReq miss ticks (Tick)
system.l1dcaches0.WriteReq.accesses::cpu0.data      1248602                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches0.WriteReq.accesses::total      1248602                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches0.WriteReq.missRate::cpu0.data     0.186839                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.missRate::total     0.186839                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.avgMissLatency::cpu0.data 73124.834148                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches0.WriteReq.avgMissLatency::total 73124.834148                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches0.WriteReq.mshrHits::cpu0.data        77775                       # number of WriteReq MSHR hits (Count)
system.l1dcaches0.WriteReq.mshrHits::total        77775                       # number of WriteReq MSHR hits (Count)
system.l1dcaches0.WriteReq.mshrMisses::cpu0.data       155512                       # number of WriteReq MSHR misses (Count)
system.l1dcaches0.WriteReq.mshrMisses::total       155512                       # number of WriteReq MSHR misses (Count)
system.l1dcaches0.WriteReq.mshrMissLatency::cpu0.data  16542545562                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches0.WriteReq.mshrMissLatency::total  16542545562                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches0.WriteReq.mshrMissRate::cpu0.data     0.124549                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.mshrMissRate::total     0.124549                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches0.WriteReq.avgMshrMissLatency::cpu0.data 106374.720678                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches0.WriteReq.avgMshrMissLatency::total 106374.720678                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches0.tags.tagsInUse           510.354056                       # Average ticks per tags in use ((Tick/Count))
system.l1dcaches0.tags.totalRefs              1191725                       # Total number of references to valid blocks. (Count)
system.l1dcaches0.tags.sampledRefs             156537                       # Sample count of references to valid blocks. (Count)
system.l1dcaches0.tags.avgRefs               7.613056                       # Average number of references to valid blocks. ((Count/Count))
system.l1dcaches0.tags.warmupTick              134532                       # The tick when the warmup percentage was hit. (Tick)
system.l1dcaches0.tags.occupancies::cpu0.data   510.354056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1dcaches0.tags.avgOccs::cpu0.data     0.996785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches0.tags.avgOccs::total        0.996785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1dcaches0.tags.ageTaskId_1024::0          170                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches0.tags.ageTaskId_1024::1          342                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1dcaches0.tags.tagAccesses           10313569                       # Number of tag accesses (Count)
system.l1dcaches0.tags.dataAccesses          10313569                       # Number of data accesses (Count)
system.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches1.demandHits::cpu1.data       1035212                       # number of demand (read+write) hits (Count)
system.l1dcaches1.demandHits::total           1035212                       # number of demand (read+write) hits (Count)
system.l1dcaches1.overallHits::cpu1.data      1035212                       # number of overall hits (Count)
system.l1dcaches1.overallHits::total          1035212                       # number of overall hits (Count)
system.l1dcaches1.demandMisses::cpu1.data       234454                       # number of demand (read+write) misses (Count)
system.l1dcaches1.demandMisses::total          234454                       # number of demand (read+write) misses (Count)
system.l1dcaches1.overallMisses::cpu1.data       234454                       # number of overall misses (Count)
system.l1dcaches1.overallMisses::total         234454                       # number of overall misses (Count)
system.l1dcaches1.demandMissLatency::cpu1.data  17120033163                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches1.demandMissLatency::total  17120033163                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches1.overallMissLatency::cpu1.data  17120033163                       # number of overall miss ticks (Tick)
system.l1dcaches1.overallMissLatency::total  17120033163                       # number of overall miss ticks (Tick)
system.l1dcaches1.demandAccesses::cpu1.data      1269666                       # number of demand (read+write) accesses (Count)
system.l1dcaches1.demandAccesses::total       1269666                       # number of demand (read+write) accesses (Count)
system.l1dcaches1.overallAccesses::cpu1.data      1269666                       # number of overall (read+write) accesses (Count)
system.l1dcaches1.overallAccesses::total      1269666                       # number of overall (read+write) accesses (Count)
system.l1dcaches1.demandMissRate::cpu1.data     0.184658                       # miss rate for demand accesses (Ratio)
system.l1dcaches1.demandMissRate::total      0.184658                       # miss rate for demand accesses (Ratio)
system.l1dcaches1.overallMissRate::cpu1.data     0.184658                       # miss rate for overall accesses (Ratio)
system.l1dcaches1.overallMissRate::total     0.184658                       # miss rate for overall accesses (Ratio)
system.l1dcaches1.demandAvgMissLatency::cpu1.data 73020.861930                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches1.demandAvgMissLatency::total 73020.861930                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches1.overallAvgMissLatency::cpu1.data 73020.861930                       # average overall miss latency ((Tick/Count))
system.l1dcaches1.overallAvgMissLatency::total 73020.861930                       # average overall miss latency ((Tick/Count))
system.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1dcaches1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches1.writebacks::writebacks       155033                       # number of writebacks (Count)
system.l1dcaches1.writebacks::total            155033                       # number of writebacks (Count)
system.l1dcaches1.demandMshrHits::cpu1.data        77908                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches1.demandMshrHits::total         77908                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches1.overallMshrHits::cpu1.data        77908                       # number of overall MSHR hits (Count)
system.l1dcaches1.overallMshrHits::total        77908                       # number of overall MSHR hits (Count)
system.l1dcaches1.demandMshrMisses::cpu1.data       156546                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches1.demandMshrMisses::total       156546                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches1.overallMshrMisses::cpu1.data       156546                       # number of overall MSHR misses (Count)
system.l1dcaches1.overallMshrMisses::total       156546                       # number of overall MSHR misses (Count)
system.l1dcaches1.demandMshrMissLatency::cpu1.data  16591830228                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches1.demandMshrMissLatency::total  16591830228                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches1.overallMshrMissLatency::cpu1.data  16591830228                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches1.overallMshrMissLatency::total  16591830228                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches1.demandMshrMissRate::cpu1.data     0.123297                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches1.demandMshrMissRate::total     0.123297                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches1.overallMshrMissRate::cpu1.data     0.123297                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches1.overallMshrMissRate::total     0.123297                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches1.demandAvgMshrMissLatency::cpu1.data 105986.931816                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.demandAvgMshrMissLatency::total 105986.931816                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.overallAvgMshrMissLatency::cpu1.data 105986.931816                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.overallAvgMshrMissLatency::total 105986.931816                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches1.replacements                 156033                       # number of replacements (Count)
system.l1dcaches1.LoadLockedReq.hits::cpu1.data            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches1.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches1.LoadLockedReq.misses::cpu1.data            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches1.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches1.LoadLockedReq.missLatency::cpu1.data        61272                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.missLatency::total        61272                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.accesses::cpu1.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches1.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches1.LoadLockedReq.missRate::cpu1.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.avgMissLatency::cpu1.data        61272                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches1.LoadLockedReq.avgMissLatency::total        61272                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches1.LoadLockedReq.mshrMisses::cpu1.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches1.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches1.LoadLockedReq.mshrMissLatency::cpu1.data        60939                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.mshrMissLatency::total        60939                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches1.LoadLockedReq.mshrMissRate::cpu1.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches1.LoadLockedReq.avgMshrMissLatency::cpu1.data        60939                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches1.LoadLockedReq.avgMshrMissLatency::total        60939                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.hits::cpu1.data        19847                       # number of ReadReq hits (Count)
system.l1dcaches1.ReadReq.hits::total           19847                       # number of ReadReq hits (Count)
system.l1dcaches1.ReadReq.misses::cpu1.data         1153                       # number of ReadReq misses (Count)
system.l1dcaches1.ReadReq.misses::total          1153                       # number of ReadReq misses (Count)
system.l1dcaches1.ReadReq.missLatency::cpu1.data     60026247                       # number of ReadReq miss ticks (Tick)
system.l1dcaches1.ReadReq.missLatency::total     60026247                       # number of ReadReq miss ticks (Tick)
system.l1dcaches1.ReadReq.accesses::cpu1.data        21000                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches1.ReadReq.accesses::total        21000                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches1.ReadReq.missRate::cpu1.data     0.054905                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.missRate::total     0.054905                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.avgMissLatency::cpu1.data 52060.925412                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.avgMissLatency::total 52060.925412                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.mshrHits::cpu1.data          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches1.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches1.ReadReq.mshrMisses::cpu1.data         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches1.ReadReq.mshrMisses::total         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches1.ReadReq.mshrMissLatency::cpu1.data     53348265                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches1.ReadReq.mshrMissLatency::total     53348265                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches1.ReadReq.mshrMissRate::cpu1.data     0.048857                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.mshrMissRate::total     0.048857                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches1.ReadReq.avgMshrMissLatency::cpu1.data 51996.359649                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches1.ReadReq.avgMshrMissLatency::total 51996.359649                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches1.StoreCondReq.hits::cpu1.data            4                       # number of StoreCondReq hits (Count)
system.l1dcaches1.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.l1dcaches1.StoreCondReq.accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches1.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches1.SwapReq.hits::cpu1.data           18                       # number of SwapReq hits (Count)
system.l1dcaches1.SwapReq.hits::total              18                       # number of SwapReq hits (Count)
system.l1dcaches1.SwapReq.accesses::cpu1.data           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches1.SwapReq.accesses::total           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches1.WriteReq.hits::cpu1.data      1015365                       # number of WriteReq hits (Count)
system.l1dcaches1.WriteReq.hits::total        1015365                       # number of WriteReq hits (Count)
system.l1dcaches1.WriteReq.misses::cpu1.data       233301                       # number of WriteReq misses (Count)
system.l1dcaches1.WriteReq.misses::total       233301                       # number of WriteReq misses (Count)
system.l1dcaches1.WriteReq.missLatency::cpu1.data  17060006916                       # number of WriteReq miss ticks (Tick)
system.l1dcaches1.WriteReq.missLatency::total  17060006916                       # number of WriteReq miss ticks (Tick)
system.l1dcaches1.WriteReq.accesses::cpu1.data      1248666                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches1.WriteReq.accesses::total      1248666                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches1.WriteReq.missRate::cpu1.data     0.186840                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.missRate::total     0.186840                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.avgMissLatency::cpu1.data 73124.448314                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches1.WriteReq.avgMissLatency::total 73124.448314                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches1.WriteReq.mshrHits::cpu1.data        77781                       # number of WriteReq MSHR hits (Count)
system.l1dcaches1.WriteReq.mshrHits::total        77781                       # number of WriteReq MSHR hits (Count)
system.l1dcaches1.WriteReq.mshrMisses::cpu1.data       155520                       # number of WriteReq MSHR misses (Count)
system.l1dcaches1.WriteReq.mshrMisses::total       155520                       # number of WriteReq MSHR misses (Count)
system.l1dcaches1.WriteReq.mshrMissLatency::cpu1.data  16538481963                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches1.WriteReq.mshrMissLatency::total  16538481963                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches1.WriteReq.mshrMissRate::cpu1.data     0.124549                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.mshrMissRate::total     0.124549                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches1.WriteReq.avgMshrMissLatency::cpu1.data 106343.119618                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches1.WriteReq.avgMshrMissLatency::total 106343.119618                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches1.tags.tagsInUse           510.352593                       # Average ticks per tags in use ((Tick/Count))
system.l1dcaches1.tags.totalRefs              1191782                       # Total number of references to valid blocks. (Count)
system.l1dcaches1.tags.sampledRefs             156545                       # Sample count of references to valid blocks. (Count)
system.l1dcaches1.tags.avgRefs               7.613031                       # Average number of references to valid blocks. ((Count/Count))
system.l1dcaches1.tags.warmupTick              147186                       # The tick when the warmup percentage was hit. (Tick)
system.l1dcaches1.tags.occupancies::cpu1.data   510.352593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1dcaches1.tags.avgOccs::cpu1.data     0.996782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches1.tags.avgOccs::total        0.996782                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches1.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1dcaches1.tags.ageTaskId_1024::0          158                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches1.tags.ageTaskId_1024::1          354                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches1.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1dcaches1.tags.tagAccesses           10314081                       # Number of tag accesses (Count)
system.l1dcaches1.tags.dataAccesses          10314081                       # Number of data accesses (Count)
system.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches2.demandHits::cpu2.data       1035111                       # number of demand (read+write) hits (Count)
system.l1dcaches2.demandHits::total           1035111                       # number of demand (read+write) hits (Count)
system.l1dcaches2.overallHits::cpu2.data      1035111                       # number of overall hits (Count)
system.l1dcaches2.overallHits::total          1035111                       # number of overall hits (Count)
system.l1dcaches2.demandMisses::cpu2.data       234426                       # number of demand (read+write) misses (Count)
system.l1dcaches2.demandMisses::total          234426                       # number of demand (read+write) misses (Count)
system.l1dcaches2.overallMisses::cpu2.data       234426                       # number of overall misses (Count)
system.l1dcaches2.overallMisses::total         234426                       # number of overall misses (Count)
system.l1dcaches2.demandMissLatency::cpu2.data  17120708487                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches2.demandMissLatency::total  17120708487                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches2.overallMissLatency::cpu2.data  17120708487                       # number of overall miss ticks (Tick)
system.l1dcaches2.overallMissLatency::total  17120708487                       # number of overall miss ticks (Tick)
system.l1dcaches2.demandAccesses::cpu2.data      1269537                       # number of demand (read+write) accesses (Count)
system.l1dcaches2.demandAccesses::total       1269537                       # number of demand (read+write) accesses (Count)
system.l1dcaches2.overallAccesses::cpu2.data      1269537                       # number of overall (read+write) accesses (Count)
system.l1dcaches2.overallAccesses::total      1269537                       # number of overall (read+write) accesses (Count)
system.l1dcaches2.demandMissRate::cpu2.data     0.184655                       # miss rate for demand accesses (Ratio)
system.l1dcaches2.demandMissRate::total      0.184655                       # miss rate for demand accesses (Ratio)
system.l1dcaches2.overallMissRate::cpu2.data     0.184655                       # miss rate for overall accesses (Ratio)
system.l1dcaches2.overallMissRate::total     0.184655                       # miss rate for overall accesses (Ratio)
system.l1dcaches2.demandAvgMissLatency::cpu2.data 73032.464347                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches2.demandAvgMissLatency::total 73032.464347                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches2.overallAvgMissLatency::cpu2.data 73032.464347                       # average overall miss latency ((Tick/Count))
system.l1dcaches2.overallAvgMissLatency::total 73032.464347                       # average overall miss latency ((Tick/Count))
system.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1dcaches2.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches2.writebacks::writebacks       155015                       # number of writebacks (Count)
system.l1dcaches2.writebacks::total            155015                       # number of writebacks (Count)
system.l1dcaches2.demandMshrHits::cpu2.data        77898                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches2.demandMshrHits::total         77898                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches2.overallMshrHits::cpu2.data        77898                       # number of overall MSHR hits (Count)
system.l1dcaches2.overallMshrHits::total        77898                       # number of overall MSHR hits (Count)
system.l1dcaches2.demandMshrMisses::cpu2.data       156528                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches2.demandMshrMisses::total       156528                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches2.overallMshrMisses::cpu2.data       156528                       # number of overall MSHR misses (Count)
system.l1dcaches2.overallMshrMisses::total       156528                       # number of overall MSHR misses (Count)
system.l1dcaches2.demandMshrMissLatency::cpu2.data  16594632756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches2.demandMshrMissLatency::total  16594632756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches2.overallMshrMissLatency::cpu2.data  16594632756                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches2.overallMshrMissLatency::total  16594632756                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches2.demandMshrMissRate::cpu2.data     0.123295                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches2.demandMshrMissRate::total     0.123295                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches2.overallMshrMissRate::cpu2.data     0.123295                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches2.overallMshrMissRate::total     0.123295                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches2.demandAvgMshrMissLatency::cpu2.data 106017.024149                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches2.demandAvgMshrMissLatency::total 106017.024149                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches2.overallAvgMshrMissLatency::cpu2.data 106017.024149                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches2.overallAvgMshrMissLatency::total 106017.024149                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches2.replacements                 156017                       # number of replacements (Count)
system.l1dcaches2.LoadLockedReq.hits::cpu2.data            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches2.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches2.LoadLockedReq.misses::cpu2.data            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches2.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches2.LoadLockedReq.missLatency::cpu2.data        61272                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches2.LoadLockedReq.missLatency::total        61272                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches2.LoadLockedReq.accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches2.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches2.LoadLockedReq.missRate::cpu2.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches2.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches2.LoadLockedReq.avgMissLatency::cpu2.data        61272                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches2.LoadLockedReq.avgMissLatency::total        61272                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches2.LoadLockedReq.mshrMisses::cpu2.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches2.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches2.LoadLockedReq.mshrMissLatency::cpu2.data        60939                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches2.LoadLockedReq.mshrMissLatency::total        60939                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches2.LoadLockedReq.mshrMissRate::cpu2.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches2.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches2.LoadLockedReq.avgMshrMissLatency::cpu2.data        60939                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches2.LoadLockedReq.avgMshrMissLatency::total        60939                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches2.ReadReq.hits::cpu2.data        19848                       # number of ReadReq hits (Count)
system.l1dcaches2.ReadReq.hits::total           19848                       # number of ReadReq hits (Count)
system.l1dcaches2.ReadReq.misses::cpu2.data         1153                       # number of ReadReq misses (Count)
system.l1dcaches2.ReadReq.misses::total          1153                       # number of ReadReq misses (Count)
system.l1dcaches2.ReadReq.missLatency::cpu2.data     61197408                       # number of ReadReq miss ticks (Tick)
system.l1dcaches2.ReadReq.missLatency::total     61197408                       # number of ReadReq miss ticks (Tick)
system.l1dcaches2.ReadReq.accesses::cpu2.data        21001                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches2.ReadReq.accesses::total        21001                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches2.ReadReq.missRate::cpu2.data     0.054902                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches2.ReadReq.missRate::total     0.054902                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches2.ReadReq.avgMissLatency::cpu2.data 53076.676496                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches2.ReadReq.avgMissLatency::total 53076.676496                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches2.ReadReq.mshrHits::cpu2.data          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches2.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches2.ReadReq.mshrMisses::cpu2.data         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches2.ReadReq.mshrMisses::total         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches2.ReadReq.mshrMissLatency::cpu2.data     54008271                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches2.ReadReq.mshrMissLatency::total     54008271                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches2.ReadReq.mshrMissRate::cpu2.data     0.048855                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches2.ReadReq.mshrMissRate::total     0.048855                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches2.ReadReq.avgMshrMissLatency::cpu2.data 52639.640351                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches2.ReadReq.avgMshrMissLatency::total 52639.640351                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches2.StoreCondReq.hits::cpu2.data            4                       # number of StoreCondReq hits (Count)
system.l1dcaches2.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.l1dcaches2.StoreCondReq.accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches2.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches2.SwapReq.hits::cpu2.data           18                       # number of SwapReq hits (Count)
system.l1dcaches2.SwapReq.hits::total              18                       # number of SwapReq hits (Count)
system.l1dcaches2.SwapReq.accesses::cpu2.data           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches2.SwapReq.accesses::total           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches2.WriteReq.hits::cpu2.data      1015263                       # number of WriteReq hits (Count)
system.l1dcaches2.WriteReq.hits::total        1015263                       # number of WriteReq hits (Count)
system.l1dcaches2.WriteReq.misses::cpu2.data       233273                       # number of WriteReq misses (Count)
system.l1dcaches2.WriteReq.misses::total       233273                       # number of WriteReq misses (Count)
system.l1dcaches2.WriteReq.missLatency::cpu2.data  17059511079                       # number of WriteReq miss ticks (Tick)
system.l1dcaches2.WriteReq.missLatency::total  17059511079                       # number of WriteReq miss ticks (Tick)
system.l1dcaches2.WriteReq.accesses::cpu2.data      1248536                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches2.WriteReq.accesses::total      1248536                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches2.WriteReq.missRate::cpu2.data     0.186837                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches2.WriteReq.missRate::total     0.186837                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches2.WriteReq.avgMissLatency::cpu2.data 73131.099952                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches2.WriteReq.avgMissLatency::total 73131.099952                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches2.WriteReq.mshrHits::cpu2.data        77771                       # number of WriteReq MSHR hits (Count)
system.l1dcaches2.WriteReq.mshrHits::total        77771                       # number of WriteReq MSHR hits (Count)
system.l1dcaches2.WriteReq.mshrMisses::cpu2.data       155502                       # number of WriteReq MSHR misses (Count)
system.l1dcaches2.WriteReq.mshrMisses::total       155502                       # number of WriteReq MSHR misses (Count)
system.l1dcaches2.WriteReq.mshrMissLatency::cpu2.data  16540624485                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches2.WriteReq.mshrMissLatency::total  16540624485                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches2.WriteReq.mshrMissRate::cpu2.data     0.124547                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches2.WriteReq.mshrMissRate::total     0.124547                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches2.WriteReq.avgMshrMissLatency::cpu2.data 106369.207374                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches2.WriteReq.avgMshrMissLatency::total 106369.207374                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches2.tags.tagsInUse           510.348919                       # Average ticks per tags in use ((Tick/Count))
system.l1dcaches2.tags.totalRefs              1191665                       # Total number of references to valid blocks. (Count)
system.l1dcaches2.tags.sampledRefs             156529                       # Sample count of references to valid blocks. (Count)
system.l1dcaches2.tags.avgRefs               7.613062                       # Average number of references to valid blocks. ((Count/Count))
system.l1dcaches2.tags.warmupTick              174492                       # The tick when the warmup percentage was hit. (Tick)
system.l1dcaches2.tags.occupancies::cpu2.data   510.348919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1dcaches2.tags.avgOccs::cpu2.data     0.996775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches2.tags.avgOccs::total        0.996775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches2.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1dcaches2.tags.ageTaskId_1024::0          162                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches2.tags.ageTaskId_1024::1          350                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches2.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1dcaches2.tags.tagAccesses           10313033                       # Number of tag accesses (Count)
system.l1dcaches2.tags.dataAccesses          10313033                       # Number of data accesses (Count)
system.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches3.demandHits::cpu3.data       1035941                       # number of demand (read+write) hits (Count)
system.l1dcaches3.demandHits::total           1035941                       # number of demand (read+write) hits (Count)
system.l1dcaches3.overallHits::cpu3.data      1035941                       # number of overall hits (Count)
system.l1dcaches3.overallHits::total          1035941                       # number of overall hits (Count)
system.l1dcaches3.demandMisses::cpu3.data       234621                       # number of demand (read+write) misses (Count)
system.l1dcaches3.demandMisses::total          234621                       # number of demand (read+write) misses (Count)
system.l1dcaches3.overallMisses::cpu3.data       234621                       # number of overall misses (Count)
system.l1dcaches3.overallMisses::total         234621                       # number of overall misses (Count)
system.l1dcaches3.demandMissLatency::cpu3.data  17118291240                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches3.demandMissLatency::total  17118291240                       # number of demand (read+write) miss ticks (Tick)
system.l1dcaches3.overallMissLatency::cpu3.data  17118291240                       # number of overall miss ticks (Tick)
system.l1dcaches3.overallMissLatency::total  17118291240                       # number of overall miss ticks (Tick)
system.l1dcaches3.demandAccesses::cpu3.data      1270562                       # number of demand (read+write) accesses (Count)
system.l1dcaches3.demandAccesses::total       1270562                       # number of demand (read+write) accesses (Count)
system.l1dcaches3.overallAccesses::cpu3.data      1270562                       # number of overall (read+write) accesses (Count)
system.l1dcaches3.overallAccesses::total      1270562                       # number of overall (read+write) accesses (Count)
system.l1dcaches3.demandMissRate::cpu3.data     0.184659                       # miss rate for demand accesses (Ratio)
system.l1dcaches3.demandMissRate::total      0.184659                       # miss rate for demand accesses (Ratio)
system.l1dcaches3.overallMissRate::cpu3.data     0.184659                       # miss rate for overall accesses (Ratio)
system.l1dcaches3.overallMissRate::total     0.184659                       # miss rate for overall accesses (Ratio)
system.l1dcaches3.demandAvgMissLatency::cpu3.data 72961.462273                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches3.demandAvgMissLatency::total 72961.462273                       # average overall miss latency in ticks ((Tick/Count))
system.l1dcaches3.overallAvgMissLatency::cpu3.data 72961.462273                       # average overall miss latency ((Tick/Count))
system.l1dcaches3.overallAvgMissLatency::total 72961.462273                       # average overall miss latency ((Tick/Count))
system.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1dcaches3.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1dcaches3.writebacks::writebacks       155146                       # number of writebacks (Count)
system.l1dcaches3.writebacks::total            155146                       # number of writebacks (Count)
system.l1dcaches3.demandMshrHits::cpu3.data        77963                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches3.demandMshrHits::total         77963                       # number of demand (read+write) MSHR hits (Count)
system.l1dcaches3.overallMshrHits::cpu3.data        77963                       # number of overall MSHR hits (Count)
system.l1dcaches3.overallMshrHits::total        77963                       # number of overall MSHR hits (Count)
system.l1dcaches3.demandMshrMisses::cpu3.data       156658                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches3.demandMshrMisses::total       156658                       # number of demand (read+write) MSHR misses (Count)
system.l1dcaches3.overallMshrMisses::cpu3.data       156658                       # number of overall MSHR misses (Count)
system.l1dcaches3.overallMshrMisses::total       156658                       # number of overall MSHR misses (Count)
system.l1dcaches3.demandMshrMissLatency::cpu3.data  16592721336                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches3.demandMshrMissLatency::total  16592721336                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1dcaches3.overallMshrMissLatency::cpu3.data  16592721336                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches3.overallMshrMissLatency::total  16592721336                       # number of overall MSHR miss ticks (Tick)
system.l1dcaches3.demandMshrMissRate::cpu3.data     0.123298                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches3.demandMshrMissRate::total     0.123298                       # mshr miss ratio for demand accesses (Ratio)
system.l1dcaches3.overallMshrMissRate::cpu3.data     0.123298                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches3.overallMshrMissRate::total     0.123298                       # mshr miss ratio for overall accesses (Ratio)
system.l1dcaches3.demandAvgMshrMissLatency::cpu3.data 105916.846481                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches3.demandAvgMshrMissLatency::total 105916.846481                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches3.overallAvgMshrMissLatency::cpu3.data 105916.846481                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches3.overallAvgMshrMissLatency::total 105916.846481                       # average overall mshr miss latency ((Tick/Count))
system.l1dcaches3.replacements                 156145                       # number of replacements (Count)
system.l1dcaches3.LoadLockedReq.hits::cpu3.data            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches3.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.l1dcaches3.LoadLockedReq.misses::cpu3.data            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches3.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.l1dcaches3.LoadLockedReq.missLatency::cpu3.data       124209                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches3.LoadLockedReq.missLatency::total       124209                       # number of LoadLockedReq miss ticks (Tick)
system.l1dcaches3.LoadLockedReq.accesses::cpu3.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches3.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1dcaches3.LoadLockedReq.missRate::cpu3.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches3.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches3.LoadLockedReq.avgMissLatency::cpu3.data       124209                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches3.LoadLockedReq.avgMissLatency::total       124209                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1dcaches3.LoadLockedReq.mshrMisses::cpu3.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches3.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.l1dcaches3.LoadLockedReq.mshrMissLatency::cpu3.data       123876                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches3.LoadLockedReq.mshrMissLatency::total       123876                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1dcaches3.LoadLockedReq.mshrMissRate::cpu3.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches3.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1dcaches3.LoadLockedReq.avgMshrMissLatency::cpu3.data       123876                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches3.LoadLockedReq.avgMshrMissLatency::total       123876                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1dcaches3.ReadReq.hits::cpu3.data        19847                       # number of ReadReq hits (Count)
system.l1dcaches3.ReadReq.hits::total           19847                       # number of ReadReq hits (Count)
system.l1dcaches3.ReadReq.misses::cpu3.data         1153                       # number of ReadReq misses (Count)
system.l1dcaches3.ReadReq.misses::total          1153                       # number of ReadReq misses (Count)
system.l1dcaches3.ReadReq.missLatency::cpu3.data     60772833                       # number of ReadReq miss ticks (Tick)
system.l1dcaches3.ReadReq.missLatency::total     60772833                       # number of ReadReq miss ticks (Tick)
system.l1dcaches3.ReadReq.accesses::cpu3.data        21000                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches3.ReadReq.accesses::total        21000                       # number of ReadReq accesses(hits+misses) (Count)
system.l1dcaches3.ReadReq.missRate::cpu3.data     0.054905                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches3.ReadReq.missRate::total     0.054905                       # miss rate for ReadReq accesses (Ratio)
system.l1dcaches3.ReadReq.avgMissLatency::cpu3.data 52708.441457                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches3.ReadReq.avgMissLatency::total 52708.441457                       # average ReadReq miss latency ((Tick/Count))
system.l1dcaches3.ReadReq.mshrHits::cpu3.data          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches3.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.l1dcaches3.ReadReq.mshrMisses::cpu3.data         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches3.ReadReq.mshrMisses::total         1026                       # number of ReadReq MSHR misses (Count)
system.l1dcaches3.ReadReq.mshrMissLatency::cpu3.data     53529750                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches3.ReadReq.mshrMissLatency::total     53529750                       # number of ReadReq MSHR miss ticks (Tick)
system.l1dcaches3.ReadReq.mshrMissRate::cpu3.data     0.048857                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches3.ReadReq.mshrMissRate::total     0.048857                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1dcaches3.ReadReq.avgMshrMissLatency::cpu3.data 52173.245614                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches3.ReadReq.avgMshrMissLatency::total 52173.245614                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1dcaches3.StoreCondReq.hits::cpu3.data            4                       # number of StoreCondReq hits (Count)
system.l1dcaches3.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.l1dcaches3.StoreCondReq.accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches3.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1dcaches3.SwapReq.hits::cpu3.data           18                       # number of SwapReq hits (Count)
system.l1dcaches3.SwapReq.hits::total              18                       # number of SwapReq hits (Count)
system.l1dcaches3.SwapReq.accesses::cpu3.data           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches3.SwapReq.accesses::total           18                       # number of SwapReq accesses(hits+misses) (Count)
system.l1dcaches3.WriteReq.hits::cpu3.data      1016094                       # number of WriteReq hits (Count)
system.l1dcaches3.WriteReq.hits::total        1016094                       # number of WriteReq hits (Count)
system.l1dcaches3.WriteReq.misses::cpu3.data       233468                       # number of WriteReq misses (Count)
system.l1dcaches3.WriteReq.misses::total       233468                       # number of WriteReq misses (Count)
system.l1dcaches3.WriteReq.missLatency::cpu3.data  17057518407                       # number of WriteReq miss ticks (Tick)
system.l1dcaches3.WriteReq.missLatency::total  17057518407                       # number of WriteReq miss ticks (Tick)
system.l1dcaches3.WriteReq.accesses::cpu3.data      1249562                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches3.WriteReq.accesses::total      1249562                       # number of WriteReq accesses(hits+misses) (Count)
system.l1dcaches3.WriteReq.missRate::cpu3.data     0.186840                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches3.WriteReq.missRate::total     0.186840                       # miss rate for WriteReq accesses (Ratio)
system.l1dcaches3.WriteReq.avgMissLatency::cpu3.data 73061.483402                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches3.WriteReq.avgMissLatency::total 73061.483402                       # average WriteReq miss latency ((Tick/Count))
system.l1dcaches3.WriteReq.mshrHits::cpu3.data        77836                       # number of WriteReq MSHR hits (Count)
system.l1dcaches3.WriteReq.mshrHits::total        77836                       # number of WriteReq MSHR hits (Count)
system.l1dcaches3.WriteReq.mshrMisses::cpu3.data       155632                       # number of WriteReq MSHR misses (Count)
system.l1dcaches3.WriteReq.mshrMisses::total       155632                       # number of WriteReq MSHR misses (Count)
system.l1dcaches3.WriteReq.mshrMissLatency::cpu3.data  16539191586                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches3.WriteReq.mshrMissLatency::total  16539191586                       # number of WriteReq MSHR miss ticks (Tick)
system.l1dcaches3.WriteReq.mshrMissRate::cpu3.data     0.124549                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches3.WriteReq.mshrMissRate::total     0.124549                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1dcaches3.WriteReq.avgMshrMissLatency::cpu3.data 106271.149802                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches3.WriteReq.avgMshrMissLatency::total 106271.149802                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1dcaches3.tags.tagsInUse           510.345523                       # Average ticks per tags in use ((Tick/Count))
system.l1dcaches3.tags.totalRefs              1192623                       # Total number of references to valid blocks. (Count)
system.l1dcaches3.tags.sampledRefs             156657                       # Sample count of references to valid blocks. (Count)
system.l1dcaches3.tags.avgRefs               7.612957                       # Average number of references to valid blocks. ((Count/Count))
system.l1dcaches3.tags.warmupTick              159507                       # The tick when the warmup percentage was hit. (Tick)
system.l1dcaches3.tags.occupancies::cpu3.data   510.345523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1dcaches3.tags.avgOccs::cpu3.data     0.996769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches3.tags.avgOccs::total        0.996769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1dcaches3.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l1dcaches3.tags.ageTaskId_1024::0          158                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches3.tags.ageTaskId_1024::1          354                       # Occupied blocks per task id, per block age (Count)
system.l1dcaches3.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1dcaches3.tags.tagAccesses           10321361                       # Number of tag accesses (Count)
system.l1dcaches3.tags.dataAccesses          10321361                       # Number of data accesses (Count)
system.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches0.demandHits::cpu0.inst       2551374                       # number of demand (read+write) hits (Count)
system.l1icaches0.demandHits::total           2551374                       # number of demand (read+write) hits (Count)
system.l1icaches0.overallHits::cpu0.inst      2551374                       # number of overall hits (Count)
system.l1icaches0.overallHits::total          2551374                       # number of overall hits (Count)
system.l1icaches0.demandMisses::cpu0.inst          371                       # number of demand (read+write) misses (Count)
system.l1icaches0.demandMisses::total             371                       # number of demand (read+write) misses (Count)
system.l1icaches0.overallMisses::cpu0.inst          371                       # number of overall misses (Count)
system.l1icaches0.overallMisses::total            371                       # number of overall misses (Count)
system.l1icaches0.demandMissLatency::cpu0.inst     24044598                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches0.demandMissLatency::total     24044598                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches0.overallMissLatency::cpu0.inst     24044598                       # number of overall miss ticks (Tick)
system.l1icaches0.overallMissLatency::total     24044598                       # number of overall miss ticks (Tick)
system.l1icaches0.demandAccesses::cpu0.inst      2551745                       # number of demand (read+write) accesses (Count)
system.l1icaches0.demandAccesses::total       2551745                       # number of demand (read+write) accesses (Count)
system.l1icaches0.overallAccesses::cpu0.inst      2551745                       # number of overall (read+write) accesses (Count)
system.l1icaches0.overallAccesses::total      2551745                       # number of overall (read+write) accesses (Count)
system.l1icaches0.demandMissRate::cpu0.inst     0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches0.demandMissRate::total      0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches0.overallMissRate::cpu0.inst     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches0.overallMissRate::total     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches0.demandAvgMissLatency::cpu0.inst 64810.237197                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches0.demandAvgMissLatency::total 64810.237197                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches0.overallAvgMissLatency::cpu0.inst 64810.237197                       # average overall miss latency ((Tick/Count))
system.l1icaches0.overallAvgMissLatency::total 64810.237197                       # average overall miss latency ((Tick/Count))
system.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1icaches0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches0.demandMshrMisses::cpu0.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches0.demandMshrMisses::total          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches0.overallMshrMisses::cpu0.inst          371                       # number of overall MSHR misses (Count)
system.l1icaches0.overallMshrMisses::total          371                       # number of overall MSHR misses (Count)
system.l1icaches0.demandMshrMissLatency::cpu0.inst     23921055                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches0.demandMshrMissLatency::total     23921055                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches0.overallMshrMissLatency::cpu0.inst     23921055                       # number of overall MSHR miss ticks (Tick)
system.l1icaches0.overallMshrMissLatency::total     23921055                       # number of overall MSHR miss ticks (Tick)
system.l1icaches0.demandMshrMissRate::cpu0.inst     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches0.demandMshrMissRate::total     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches0.overallMshrMissRate::cpu0.inst     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches0.overallMshrMissRate::total     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches0.demandAvgMshrMissLatency::cpu0.inst 64477.237197                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.demandAvgMshrMissLatency::total 64477.237197                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.overallAvgMshrMissLatency::cpu0.inst 64477.237197                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.overallAvgMshrMissLatency::total 64477.237197                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches0.replacements                      2                       # number of replacements (Count)
system.l1icaches0.ReadReq.hits::cpu0.inst      2551374                       # number of ReadReq hits (Count)
system.l1icaches0.ReadReq.hits::total         2551374                       # number of ReadReq hits (Count)
system.l1icaches0.ReadReq.misses::cpu0.inst          371                       # number of ReadReq misses (Count)
system.l1icaches0.ReadReq.misses::total           371                       # number of ReadReq misses (Count)
system.l1icaches0.ReadReq.missLatency::cpu0.inst     24044598                       # number of ReadReq miss ticks (Tick)
system.l1icaches0.ReadReq.missLatency::total     24044598                       # number of ReadReq miss ticks (Tick)
system.l1icaches0.ReadReq.accesses::cpu0.inst      2551745                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches0.ReadReq.accesses::total      2551745                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches0.ReadReq.missRate::cpu0.inst     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.missRate::total     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.avgMissLatency::cpu0.inst 64810.237197                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches0.ReadReq.avgMissLatency::total 64810.237197                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches0.ReadReq.mshrMisses::cpu0.inst          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches0.ReadReq.mshrMisses::total          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches0.ReadReq.mshrMissLatency::cpu0.inst     23921055                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches0.ReadReq.mshrMissLatency::total     23921055                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches0.ReadReq.mshrMissRate::cpu0.inst     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.mshrMissRate::total     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches0.ReadReq.avgMshrMissLatency::cpu0.inst 64477.237197                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches0.ReadReq.avgMshrMissLatency::total 64477.237197                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches0.tags.tagsInUse           368.001902                       # Average ticks per tags in use ((Tick/Count))
system.l1icaches0.tags.totalRefs              2551745                       # Total number of references to valid blocks. (Count)
system.l1icaches0.tags.sampledRefs                371                       # Sample count of references to valid blocks. (Count)
system.l1icaches0.tags.avgRefs            6878.018868                       # Average number of references to valid blocks. ((Count/Count))
system.l1icaches0.tags.warmupTick               70929                       # The tick when the warmup percentage was hit. (Tick)
system.l1icaches0.tags.occupancies::cpu0.inst   368.001902                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1icaches0.tags.avgOccs::cpu0.inst     0.718754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches0.tags.avgOccs::total        0.718754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches0.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1icaches0.tags.ageTaskId_1024::3          369                       # Occupied blocks per task id, per block age (Count)
system.l1icaches0.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1icaches0.tags.tagAccesses           20414331                       # Number of tag accesses (Count)
system.l1icaches0.tags.dataAccesses          20414331                       # Number of data accesses (Count)
system.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches1.demandHits::cpu1.inst       2551499                       # number of demand (read+write) hits (Count)
system.l1icaches1.demandHits::total           2551499                       # number of demand (read+write) hits (Count)
system.l1icaches1.overallHits::cpu1.inst      2551499                       # number of overall hits (Count)
system.l1icaches1.overallHits::total          2551499                       # number of overall hits (Count)
system.l1icaches1.demandMisses::cpu1.inst          371                       # number of demand (read+write) misses (Count)
system.l1icaches1.demandMisses::total             371                       # number of demand (read+write) misses (Count)
system.l1icaches1.overallMisses::cpu1.inst          371                       # number of overall misses (Count)
system.l1icaches1.overallMisses::total            371                       # number of overall misses (Count)
system.l1icaches1.demandMissLatency::cpu1.inst     24048261                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches1.demandMissLatency::total     24048261                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches1.overallMissLatency::cpu1.inst     24048261                       # number of overall miss ticks (Tick)
system.l1icaches1.overallMissLatency::total     24048261                       # number of overall miss ticks (Tick)
system.l1icaches1.demandAccesses::cpu1.inst      2551870                       # number of demand (read+write) accesses (Count)
system.l1icaches1.demandAccesses::total       2551870                       # number of demand (read+write) accesses (Count)
system.l1icaches1.overallAccesses::cpu1.inst      2551870                       # number of overall (read+write) accesses (Count)
system.l1icaches1.overallAccesses::total      2551870                       # number of overall (read+write) accesses (Count)
system.l1icaches1.demandMissRate::cpu1.inst     0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches1.demandMissRate::total      0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches1.overallMissRate::cpu1.inst     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches1.overallMissRate::total     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches1.demandAvgMissLatency::cpu1.inst 64820.110512                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches1.demandAvgMissLatency::total 64820.110512                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches1.overallAvgMissLatency::cpu1.inst 64820.110512                       # average overall miss latency ((Tick/Count))
system.l1icaches1.overallAvgMissLatency::total 64820.110512                       # average overall miss latency ((Tick/Count))
system.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1icaches1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches1.demandMshrMisses::cpu1.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches1.demandMshrMisses::total          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches1.overallMshrMisses::cpu1.inst          371                       # number of overall MSHR misses (Count)
system.l1icaches1.overallMshrMisses::total          371                       # number of overall MSHR misses (Count)
system.l1icaches1.demandMshrMissLatency::cpu1.inst     23924718                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches1.demandMshrMissLatency::total     23924718                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches1.overallMshrMissLatency::cpu1.inst     23924718                       # number of overall MSHR miss ticks (Tick)
system.l1icaches1.overallMshrMissLatency::total     23924718                       # number of overall MSHR miss ticks (Tick)
system.l1icaches1.demandMshrMissRate::cpu1.inst     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches1.demandMshrMissRate::total     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches1.overallMshrMissRate::cpu1.inst     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches1.overallMshrMissRate::total     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches1.demandAvgMshrMissLatency::cpu1.inst 64487.110512                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.demandAvgMshrMissLatency::total 64487.110512                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.overallAvgMshrMissLatency::cpu1.inst 64487.110512                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.overallAvgMshrMissLatency::total 64487.110512                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches1.replacements                      2                       # number of replacements (Count)
system.l1icaches1.ReadReq.hits::cpu1.inst      2551499                       # number of ReadReq hits (Count)
system.l1icaches1.ReadReq.hits::total         2551499                       # number of ReadReq hits (Count)
system.l1icaches1.ReadReq.misses::cpu1.inst          371                       # number of ReadReq misses (Count)
system.l1icaches1.ReadReq.misses::total           371                       # number of ReadReq misses (Count)
system.l1icaches1.ReadReq.missLatency::cpu1.inst     24048261                       # number of ReadReq miss ticks (Tick)
system.l1icaches1.ReadReq.missLatency::total     24048261                       # number of ReadReq miss ticks (Tick)
system.l1icaches1.ReadReq.accesses::cpu1.inst      2551870                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches1.ReadReq.accesses::total      2551870                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches1.ReadReq.missRate::cpu1.inst     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.missRate::total     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.avgMissLatency::cpu1.inst 64820.110512                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches1.ReadReq.avgMissLatency::total 64820.110512                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches1.ReadReq.mshrMisses::cpu1.inst          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches1.ReadReq.mshrMisses::total          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches1.ReadReq.mshrMissLatency::cpu1.inst     23924718                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches1.ReadReq.mshrMissLatency::total     23924718                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches1.ReadReq.mshrMissRate::cpu1.inst     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.mshrMissRate::total     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches1.ReadReq.avgMshrMissLatency::cpu1.inst 64487.110512                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches1.ReadReq.avgMshrMissLatency::total 64487.110512                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches1.tags.tagsInUse           368.000788                       # Average ticks per tags in use ((Tick/Count))
system.l1icaches1.tags.totalRefs              2551870                       # Total number of references to valid blocks. (Count)
system.l1icaches1.tags.sampledRefs                371                       # Sample count of references to valid blocks. (Count)
system.l1icaches1.tags.avgRefs            6878.355795                       # Average number of references to valid blocks. ((Count/Count))
system.l1icaches1.tags.warmupTick               75924                       # The tick when the warmup percentage was hit. (Tick)
system.l1icaches1.tags.occupancies::cpu1.inst   368.000788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1icaches1.tags.avgOccs::cpu1.inst     0.718752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches1.tags.avgOccs::total        0.718752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches1.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1icaches1.tags.ageTaskId_1024::3          369                       # Occupied blocks per task id, per block age (Count)
system.l1icaches1.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1icaches1.tags.tagAccesses           20415331                       # Number of tag accesses (Count)
system.l1icaches1.tags.dataAccesses          20415331                       # Number of data accesses (Count)
system.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches2.demandHits::cpu2.inst       2551220                       # number of demand (read+write) hits (Count)
system.l1icaches2.demandHits::total           2551220                       # number of demand (read+write) hits (Count)
system.l1icaches2.overallHits::cpu2.inst      2551220                       # number of overall hits (Count)
system.l1icaches2.overallHits::total          2551220                       # number of overall hits (Count)
system.l1icaches2.demandMisses::cpu2.inst          371                       # number of demand (read+write) misses (Count)
system.l1icaches2.demandMisses::total             371                       # number of demand (read+write) misses (Count)
system.l1icaches2.overallMisses::cpu2.inst          371                       # number of overall misses (Count)
system.l1icaches2.overallMisses::total            371                       # number of overall misses (Count)
system.l1icaches2.demandMissLatency::cpu2.inst     23953356                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches2.demandMissLatency::total     23953356                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches2.overallMissLatency::cpu2.inst     23953356                       # number of overall miss ticks (Tick)
system.l1icaches2.overallMissLatency::total     23953356                       # number of overall miss ticks (Tick)
system.l1icaches2.demandAccesses::cpu2.inst      2551591                       # number of demand (read+write) accesses (Count)
system.l1icaches2.demandAccesses::total       2551591                       # number of demand (read+write) accesses (Count)
system.l1icaches2.overallAccesses::cpu2.inst      2551591                       # number of overall (read+write) accesses (Count)
system.l1icaches2.overallAccesses::total      2551591                       # number of overall (read+write) accesses (Count)
system.l1icaches2.demandMissRate::cpu2.inst     0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches2.demandMissRate::total      0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches2.overallMissRate::cpu2.inst     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches2.overallMissRate::total     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches2.demandAvgMissLatency::cpu2.inst 64564.301887                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches2.demandAvgMissLatency::total 64564.301887                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches2.overallAvgMissLatency::cpu2.inst 64564.301887                       # average overall miss latency ((Tick/Count))
system.l1icaches2.overallAvgMissLatency::total 64564.301887                       # average overall miss latency ((Tick/Count))
system.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1icaches2.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches2.demandMshrMisses::cpu2.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches2.demandMshrMisses::total          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches2.overallMshrMisses::cpu2.inst          371                       # number of overall MSHR misses (Count)
system.l1icaches2.overallMshrMisses::total          371                       # number of overall MSHR misses (Count)
system.l1icaches2.demandMshrMissLatency::cpu2.inst     23829813                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches2.demandMshrMissLatency::total     23829813                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches2.overallMshrMissLatency::cpu2.inst     23829813                       # number of overall MSHR miss ticks (Tick)
system.l1icaches2.overallMshrMissLatency::total     23829813                       # number of overall MSHR miss ticks (Tick)
system.l1icaches2.demandMshrMissRate::cpu2.inst     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches2.demandMshrMissRate::total     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches2.overallMshrMissRate::cpu2.inst     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches2.overallMshrMissRate::total     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches2.demandAvgMshrMissLatency::cpu2.inst 64231.301887                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches2.demandAvgMshrMissLatency::total 64231.301887                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches2.overallAvgMshrMissLatency::cpu2.inst 64231.301887                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches2.overallAvgMshrMissLatency::total 64231.301887                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches2.replacements                      2                       # number of replacements (Count)
system.l1icaches2.ReadReq.hits::cpu2.inst      2551220                       # number of ReadReq hits (Count)
system.l1icaches2.ReadReq.hits::total         2551220                       # number of ReadReq hits (Count)
system.l1icaches2.ReadReq.misses::cpu2.inst          371                       # number of ReadReq misses (Count)
system.l1icaches2.ReadReq.misses::total           371                       # number of ReadReq misses (Count)
system.l1icaches2.ReadReq.missLatency::cpu2.inst     23953356                       # number of ReadReq miss ticks (Tick)
system.l1icaches2.ReadReq.missLatency::total     23953356                       # number of ReadReq miss ticks (Tick)
system.l1icaches2.ReadReq.accesses::cpu2.inst      2551591                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches2.ReadReq.accesses::total      2551591                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches2.ReadReq.missRate::cpu2.inst     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches2.ReadReq.missRate::total     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches2.ReadReq.avgMissLatency::cpu2.inst 64564.301887                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches2.ReadReq.avgMissLatency::total 64564.301887                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches2.ReadReq.mshrMisses::cpu2.inst          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches2.ReadReq.mshrMisses::total          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches2.ReadReq.mshrMissLatency::cpu2.inst     23829813                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches2.ReadReq.mshrMissLatency::total     23829813                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches2.ReadReq.mshrMissRate::cpu2.inst     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches2.ReadReq.mshrMissRate::total     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches2.ReadReq.avgMshrMissLatency::cpu2.inst 64231.301887                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches2.ReadReq.avgMshrMissLatency::total 64231.301887                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches2.tags.tagsInUse           367.996382                       # Average ticks per tags in use ((Tick/Count))
system.l1icaches2.tags.totalRefs              2551591                       # Total number of references to valid blocks. (Count)
system.l1icaches2.tags.sampledRefs                371                       # Sample count of references to valid blocks. (Count)
system.l1icaches2.tags.avgRefs            6877.603774                       # Average number of references to valid blocks. ((Count/Count))
system.l1icaches2.tags.warmupTick               88578                       # The tick when the warmup percentage was hit. (Tick)
system.l1icaches2.tags.occupancies::cpu2.inst   367.996382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1icaches2.tags.avgOccs::cpu2.inst     0.718743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches2.tags.avgOccs::total        0.718743                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches2.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1icaches2.tags.ageTaskId_1024::3          369                       # Occupied blocks per task id, per block age (Count)
system.l1icaches2.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1icaches2.tags.tagAccesses           20413099                       # Number of tag accesses (Count)
system.l1icaches2.tags.dataAccesses          20413099                       # Number of data accesses (Count)
system.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches3.demandHits::cpu3.inst       2553294                       # number of demand (read+write) hits (Count)
system.l1icaches3.demandHits::total           2553294                       # number of demand (read+write) hits (Count)
system.l1icaches3.overallHits::cpu3.inst      2553294                       # number of overall hits (Count)
system.l1icaches3.overallHits::total          2553294                       # number of overall hits (Count)
system.l1icaches3.demandMisses::cpu3.inst          371                       # number of demand (read+write) misses (Count)
system.l1icaches3.demandMisses::total             371                       # number of demand (read+write) misses (Count)
system.l1icaches3.overallMisses::cpu3.inst          371                       # number of overall misses (Count)
system.l1icaches3.overallMisses::total            371                       # number of overall misses (Count)
system.l1icaches3.demandMissLatency::cpu3.inst     24049593                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches3.demandMissLatency::total     24049593                       # number of demand (read+write) miss ticks (Tick)
system.l1icaches3.overallMissLatency::cpu3.inst     24049593                       # number of overall miss ticks (Tick)
system.l1icaches3.overallMissLatency::total     24049593                       # number of overall miss ticks (Tick)
system.l1icaches3.demandAccesses::cpu3.inst      2553665                       # number of demand (read+write) accesses (Count)
system.l1icaches3.demandAccesses::total       2553665                       # number of demand (read+write) accesses (Count)
system.l1icaches3.overallAccesses::cpu3.inst      2553665                       # number of overall (read+write) accesses (Count)
system.l1icaches3.overallAccesses::total      2553665                       # number of overall (read+write) accesses (Count)
system.l1icaches3.demandMissRate::cpu3.inst     0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches3.demandMissRate::total      0.000145                       # miss rate for demand accesses (Ratio)
system.l1icaches3.overallMissRate::cpu3.inst     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches3.overallMissRate::total     0.000145                       # miss rate for overall accesses (Ratio)
system.l1icaches3.demandAvgMissLatency::cpu3.inst 64823.700809                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches3.demandAvgMissLatency::total 64823.700809                       # average overall miss latency in ticks ((Tick/Count))
system.l1icaches3.overallAvgMissLatency::cpu3.inst 64823.700809                       # average overall miss latency ((Tick/Count))
system.l1icaches3.overallAvgMissLatency::total 64823.700809                       # average overall miss latency ((Tick/Count))
system.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1icaches3.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1icaches3.demandMshrMisses::cpu3.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches3.demandMshrMisses::total          371                       # number of demand (read+write) MSHR misses (Count)
system.l1icaches3.overallMshrMisses::cpu3.inst          371                       # number of overall MSHR misses (Count)
system.l1icaches3.overallMshrMisses::total          371                       # number of overall MSHR misses (Count)
system.l1icaches3.demandMshrMissLatency::cpu3.inst     23926050                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches3.demandMshrMissLatency::total     23926050                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1icaches3.overallMshrMissLatency::cpu3.inst     23926050                       # number of overall MSHR miss ticks (Tick)
system.l1icaches3.overallMshrMissLatency::total     23926050                       # number of overall MSHR miss ticks (Tick)
system.l1icaches3.demandMshrMissRate::cpu3.inst     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches3.demandMshrMissRate::total     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.l1icaches3.overallMshrMissRate::cpu3.inst     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches3.overallMshrMissRate::total     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.l1icaches3.demandAvgMshrMissLatency::cpu3.inst 64490.700809                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches3.demandAvgMshrMissLatency::total 64490.700809                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches3.overallAvgMshrMissLatency::cpu3.inst 64490.700809                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches3.overallAvgMshrMissLatency::total 64490.700809                       # average overall mshr miss latency ((Tick/Count))
system.l1icaches3.replacements                      2                       # number of replacements (Count)
system.l1icaches3.ReadReq.hits::cpu3.inst      2553294                       # number of ReadReq hits (Count)
system.l1icaches3.ReadReq.hits::total         2553294                       # number of ReadReq hits (Count)
system.l1icaches3.ReadReq.misses::cpu3.inst          371                       # number of ReadReq misses (Count)
system.l1icaches3.ReadReq.misses::total           371                       # number of ReadReq misses (Count)
system.l1icaches3.ReadReq.missLatency::cpu3.inst     24049593                       # number of ReadReq miss ticks (Tick)
system.l1icaches3.ReadReq.missLatency::total     24049593                       # number of ReadReq miss ticks (Tick)
system.l1icaches3.ReadReq.accesses::cpu3.inst      2553665                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches3.ReadReq.accesses::total      2553665                       # number of ReadReq accesses(hits+misses) (Count)
system.l1icaches3.ReadReq.missRate::cpu3.inst     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches3.ReadReq.missRate::total     0.000145                       # miss rate for ReadReq accesses (Ratio)
system.l1icaches3.ReadReq.avgMissLatency::cpu3.inst 64823.700809                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches3.ReadReq.avgMissLatency::total 64823.700809                       # average ReadReq miss latency ((Tick/Count))
system.l1icaches3.ReadReq.mshrMisses::cpu3.inst          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches3.ReadReq.mshrMisses::total          371                       # number of ReadReq MSHR misses (Count)
system.l1icaches3.ReadReq.mshrMissLatency::cpu3.inst     23926050                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches3.ReadReq.mshrMissLatency::total     23926050                       # number of ReadReq MSHR miss ticks (Tick)
system.l1icaches3.ReadReq.mshrMissRate::cpu3.inst     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches3.ReadReq.mshrMissRate::total     0.000145                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1icaches3.ReadReq.avgMshrMissLatency::cpu3.inst 64490.700809                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches3.ReadReq.avgMshrMissLatency::total 64490.700809                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l1icaches3.tags.tagsInUse           367.995642                       # Average ticks per tags in use ((Tick/Count))
system.l1icaches3.tags.totalRefs              2553665                       # Total number of references to valid blocks. (Count)
system.l1icaches3.tags.sampledRefs                371                       # Sample count of references to valid blocks. (Count)
system.l1icaches3.tags.avgRefs            6883.194070                       # Average number of references to valid blocks. ((Count/Count))
system.l1icaches3.tags.warmupTick               80919                       # The tick when the warmup percentage was hit. (Tick)
system.l1icaches3.tags.occupancies::cpu3.inst   367.995642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1icaches3.tags.avgOccs::cpu3.inst     0.718741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches3.tags.avgOccs::total        0.718741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1icaches3.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.l1icaches3.tags.ageTaskId_1024::3          369                       # Occupied blocks per task id, per block age (Count)
system.l1icaches3.tags.ratioOccsTaskId::1024     0.720703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1icaches3.tags.tagAccesses           20429691                       # Number of tag accesses (Count)
system.l1icaches3.tags.dataAccesses          20429691                       # Number of data accesses (Count)
system.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.demandHits::cpu0.data               19                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.data               19                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu2.data               17                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu3.data               21                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                   76                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.data              19                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.data              19                       # number of overall hits (Count)
system.l2cache.overallHits::cpu2.data              17                       # number of overall hits (Count)
system.l2cache.overallHits::cpu3.data              21                       # number of overall hits (Count)
system.l2cache.overallHits::total                  76                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst            371                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data         156520                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.inst            371                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.data         156528                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu2.inst            371                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu2.data         156512                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu3.inst            371                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu3.data         156638                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             627682                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst           371                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data        156520                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.inst           371                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.data        156528                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu2.inst           371                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu2.data        156512                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu3.inst           371                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu3.data        156638                       # number of overall misses (Count)
system.l2cache.overallMisses::total            627682                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     23549760                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data  16433316900                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.inst     23553090                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.data  16428793761                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu2.inst     23458185                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu2.data  16431680538                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu3.inst     23554089                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu3.data  16429742145                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   65817648468                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     23549760                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data  16433316900                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.inst     23553090                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.data  16428793761                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu2.inst     23458185                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu2.data  16431680538                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu3.inst     23554089                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu3.data  16429742145                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  65817648468                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst          371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data       156539                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.inst          371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.data       156547                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu2.inst          371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu2.data       156529                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu3.inst          371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu3.data       156659                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           627758                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst          371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data       156539                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.inst          371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.data       156547                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu2.inst          371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu2.data       156529                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu3.inst          371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu3.data       156659                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          627758                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.999879                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.data     0.999879                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu2.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu2.data     0.999891                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu3.inst            1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu3.data     0.999866                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999879                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.999879                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.data     0.999879                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu2.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu2.data     0.999891                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu3.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu3.data     0.999866                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999879                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 63476.442049                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 104991.802326                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.inst 63485.417790                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.data 104957.539616                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu2.inst 63229.609164                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu2.data 104986.713722                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu3.inst 63488.110512                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu3.data 104889.887160                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 104858.269742                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 63476.442049                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 104991.802326                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.inst 63485.417790                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.data 104957.539616                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu2.inst 63229.609164                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu2.data 104986.713722                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu3.inst 63488.110512                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu3.data 104889.887160                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 104858.269742                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          618088                       # number of writebacks (Count)
system.l2cache.writebacks::total               618088                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu0.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data       156520                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.data       156528                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu2.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu2.data       156512                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu3.inst          371                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu3.data       156638                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         627682                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst          371                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data       156520                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.inst          371                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.data       156528                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu2.inst          371                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu2.data       156512                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu3.inst          371                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu3.data       156638                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        627682                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     23302674                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data  16329075912                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.inst     23306004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.data  16324547445                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu2.inst     23211099                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu2.data  16327443546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu3.inst     23307003                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu3.data  16325422569                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  65399616252                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     23302674                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data  16329075912                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.inst     23306004                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.data  16324547445                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu2.inst     23211099                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu2.data  16327443546                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu3.inst     23307003                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu3.data  16325422569                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  65399616252                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.999879                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.data     0.999879                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu2.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu2.data     0.999891                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu3.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu3.data     0.999866                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999879                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.999879                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.data     0.999879                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu2.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu2.data     0.999891                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu3.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu3.data     0.999866                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999879                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 62810.442049                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 104325.810836                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.inst 62819.417790                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.data 104291.548126                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu2.inst 62563.609164                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu2.data 104320.713722                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu3.inst 62822.110512                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu3.data 104223.895664                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 104192.276108                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 62810.442049                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 104325.810836                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.inst 62819.417790                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.data 104291.548126                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu2.inst 62563.609164                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu2.data 104320.713722                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu3.inst 62822.110512                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu3.data 104223.895664                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 104192.276108                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   1021806                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu0.data            1                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu1.data            1                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu2.data            1                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu3.data            1                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                4                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data       155511                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu1.data       155519                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu2.data       155501                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu3.data       155631                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         622162                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data  16380842760                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu1.data  16376478462                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu2.data  16378696575                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu3.data  16377187752                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  65513205549                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data       155512                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu1.data       155520                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu2.data       155502                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu3.data       155632                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       622166                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu1.data     0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu2.data     0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu3.data     0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 105335.588865                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu1.data 105302.107537                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu2.data 105328.561070                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu3.data 105230.884284                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 105299.271812                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data       155511                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu1.data       155519                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu2.data       155501                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu3.data       155631                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       622162                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data  16277273766                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu1.data  16272904140                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu2.data  16275132909                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu3.data  16273538838                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  65098849653                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 104669.597430                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 104636.116102                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 104662.561070                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 104564.892843                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 104633.278235                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.data           18                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.data           18                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu2.data           16                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu3.data           20                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total           72                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst          371                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data         1009                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.inst          371                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.data         1009                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu2.inst          371                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu2.data         1011                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu3.inst          371                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu3.data         1007                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         5520                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     23549760                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data     52474140                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.inst     23553090                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.data     52315299                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu2.inst     23458185                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu2.data     52983963                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu3.inst     23554089                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu3.data     52554393                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    304442919                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst          371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data         1027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.inst          371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.data         1027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu2.inst          371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu2.data         1027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu3.inst          371                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu3.data         1027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         5592                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.982473                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.data     0.982473                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu2.data     0.984421                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu3.data     0.980526                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.987124                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 63476.442049                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 52006.085233                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.inst 63485.417790                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 51848.661051                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu2.inst 63229.609164                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 52407.480712                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu3.inst 63488.110512                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 52189.069513                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 55152.702717                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst          371                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data         1009                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.inst          371                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.data         1009                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu2.inst          371                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu2.data         1011                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu3.inst          371                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu3.data         1007                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         5520                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     23302674                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data     51802146                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.inst     23306004                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data     51643305                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu2.inst     23211099                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data     52310637                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu3.inst     23307003                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data     51883731                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    300766599                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.982473                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.982473                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.984421                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.980526                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.987124                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 62810.442049                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 51340.085233                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 62819.417790                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 51182.661051                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.inst 62563.609164                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 51741.480712                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.inst 62822.110512                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 51523.069513                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 54486.702717                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       620219                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       620219                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       620219                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       620219                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4080.490615                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1247971                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1025902                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.216462                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  69597                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks  1302.991153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst     2.352211                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data   693.359392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.inst     2.448763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.data   694.449638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu2.inst     2.604350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu2.data   689.444219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu3.inst     2.614059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu3.data   690.226830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.318113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.000574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.169277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.inst       0.000598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.data       0.169543                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu2.inst       0.000636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu2.data       0.168321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu3.inst       0.000638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu3.data       0.168512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.996214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0            1105                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            2991                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              20993534                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             20993534                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    618088.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples       371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples    156519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples       371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples    156526.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.inst::samples       371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu2.data::samples    156511.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.inst::samples       371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu3.data::samples    156637.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000083811416                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         38628                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         38629                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1355255                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              581893                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       627682                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      618088                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     627682                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    618088                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        6.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 627682                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                618088                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    60475                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    77973                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   148559                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   152834                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    65795                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    42442                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    40056                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    39525                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     281                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     292                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    5650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    5796                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   25098                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   25653                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   39441                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   41326                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   45942                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   51327                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   56945                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   69975                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   63244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   72032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   94264                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                   16940                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    3015                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        38629                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.248699                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.922332                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      28.647588                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255          38622     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            6      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          38629                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        38628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             38628    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          38628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 40171648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              39557632                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               4017164800.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               3955763200.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     9999984339                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                        8027.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        23744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data     10017088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        23744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data     10017536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.inst        23744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu2.data     10016704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.inst        23744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu3.data     10024640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     39555840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 2374400.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 1001708800.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 2374400.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 1001753600.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.inst 2374400.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu2.data 1001670400.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.inst 2374400.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu3.data 1002464000.000000000000                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 3955584000.000000000000                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data       156520                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst          371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data       156528                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.inst          371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu2.data       156512                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.inst          371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu3.data       156638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       618088                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     13352735                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data  12112796168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     13361149                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data  12107737527                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.inst     13257096                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu2.data  12111672018                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.inst     13356542                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu3.data  12106165585                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 289012912245                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     35991.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     77388.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     36013.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     77351.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.inst     35733.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu2.data     77384.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.inst     36001.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu3.data     77287.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks    467591.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        23744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data     10017152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        23744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data     10017664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.inst        23744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu2.data     10016768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.inst        23744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu3.data     10024704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        40171264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        23744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        23744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu2.inst        23744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu3.inst        23744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        94976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     39557632                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     39557632                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data       156518                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst          371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data       156526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.inst          371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu2.data       156512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.inst          371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu3.data       156636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           627676                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       618088                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          618088                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst        2374400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data     1001715200                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst        2374400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data     1001766400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.inst        2374400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu2.data     1001676800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.inst        2374400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu3.data     1002470400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         4017126400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst      2374400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst      2374400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu2.inst      2374400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu3.inst      2374400                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        9497600                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   3955763200                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        3955763200                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   3955763200                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst       2374400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data    1001715200                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst       2374400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data    1001766400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.inst       2374400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu2.data    1001676800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.inst       2374400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu3.data    1002470400                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        7972889600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                627671                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               618060                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         39234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         39182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         39265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         39091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         39225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         39141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         39288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         39338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         39451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         39173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        39186                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        39148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        39276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        39212                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        39330                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        39131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         38658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         38628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         38643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         38537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         38704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         38690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         38642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         38679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         38744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         38587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        38542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        38573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        38534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        38536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        38704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        38659                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              36722867570                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3138355000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         48491698820                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 58506.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            77256.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               555621                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              551719                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             88.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       138386                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   576.104982                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   459.558574                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   325.987535                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          705      0.51%      0.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        20022     14.47%     14.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        31161     22.52%     37.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         5436      3.93%     41.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         8777      6.34%     47.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         5816      4.20%     51.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        28246     20.41%     72.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        16659     12.04%     84.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        21564     15.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       138386                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           40170944                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        39555840                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              4017.094400                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              3955.584000                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    62.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                31.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite               30.90                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                88.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        495687360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        263452695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2240274960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1613898720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 789197760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3907589400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    549398400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     9859499295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    985.949930                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1330547355                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    333840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   8335612645                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        492424380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        261722175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2241295980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1612348380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 789197760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3909187110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    548052960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     9854228745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    985.422875                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1326726455                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    333840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   8339433545                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5520                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        618088                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3759                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             622162                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            622156                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5520                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      1877205                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     79728896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             627682                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   627682    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               627682                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10000000000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1239386373                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1176113291                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1249529                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       621866                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu0.idleCycles                       22488050                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu0.tickCycles                        7541883                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu1.idleCycles                       22487794                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu1.tickCycles                        7542143                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu2.idleCycles                       22488770                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu2.tickCycles                        7541260                       # Number of cycles that the object actually ticked (Unspecified)
system.cpu3.idleCycles                       22482525                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu3.tickCycles                        7547449                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
