<stg><name>AxiStream2MatStream</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %rem = alloca i32 1

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows

]]></Node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %cols_bound_per_npc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_bound_per_npc

]]></Node>
<StgValue><ssdm name="cols_bound_per_npc_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %last_blk_width_read = read i4 @_ssdm_op_Read.ap_fifo.i4P0A, i4 %last_blk_width

]]></Node>
<StgValue><ssdm name="last_blk_width_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %store_ln1073 = store i64 0, i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln1073"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %store_ln1073 = store i32 0, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1073"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %mat_in_478, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="4">
<![CDATA[
entry:10 %last_blk_width_cast1_cast6_i_cast_cast_cast = sext i4 %last_blk_width_read

]]></Node>
<StgValue><ssdm name="last_blk_width_cast1_cast6_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="5">
<![CDATA[
entry:11 %last_blk_width_cast1_cast6_i_cast_cast_cast_cast = zext i5 %last_blk_width_cast1_cast6_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="last_blk_width_cast1_cast6_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %mat_in_478, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %sub_i = add i32 %cols_bound_per_npc_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:16 %sub4_i = sub i7 64, i7 %last_blk_width_cast1_cast6_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sub4_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:17 %add_ln1093 = add i7 %last_blk_width_cast1_cast6_i_cast_cast_cast_cast, i7 63

]]></Node>
<StgValue><ssdm name="add_ln1093"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
entry:20 %br_ln1073 = br void

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %j = phi i32 0, void %entry, i32 %j_2, void %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i = phi i31 0, void %entry, i31 %add_ln1073, void %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2 %add_ln1073 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln1073"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="31">
<![CDATA[
:3 %zext_ln1053 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln1053"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln1073 = icmp_slt  i32 %zext_ln1053, i32 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1073 = br i1 %icmp_ln1073, void %.exit, void %.split.i

]]></Node>
<StgValue><ssdm name="br_ln1073"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:4 %bLast = icmp_eq  i32 %j, i32 %sub_i

]]></Node>
<StgValue><ssdm name="bLast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6 %icmp_ln1104 = icmp_slt  i32 %j, i32 %cols_bound_per_npc_read

]]></Node>
<StgValue><ssdm name="icmp_ln1104"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:7 %br_ln1104 = br i1 %icmp_ln1104, void %._crit_edge2.i, void

]]></Node>
<StgValue><ssdm name="br_ln1104"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2.i:0 %add_ln1105 = add i32 %j, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1105"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge2.i:1 %j_2 = select i1 %bLast, i32 0, i32 %add_ln1105

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.i:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split.i:0 %rem_load = load i32 %rem

]]></Node>
<StgValue><ssdm name="rem_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split.i:5 %xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_read, i4 8

]]></Node>
<StgValue><ssdm name="xf_bits_per_clock"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="4">
<![CDATA[
.split.i:6 %sext_ln1079 = sext i4 %xf_bits_per_clock

]]></Node>
<StgValue><ssdm name="sext_ln1079"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
.split.i:7 %zext_ln1079 = zext i5 %sext_ln1079

]]></Node>
<StgValue><ssdm name="zext_ln1079"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="5">
<![CDATA[
.split.i:8 %zext_ln1079_1 = zext i5 %sext_ln1079

]]></Node>
<StgValue><ssdm name="zext_ln1079_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split.i:9 %ptr_width_minus = select i1 %bLast, i7 %sub4_i, i7 40

]]></Node>
<StgValue><ssdm name="ptr_width_minus"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
.split.i:10 %zext_ln1080 = zext i7 %ptr_width_minus

]]></Node>
<StgValue><ssdm name="zext_ln1080"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i:11 %icmp_ln1084 = icmp_slt  i32 %rem_load, i32 %zext_ln1079

]]></Node>
<StgValue><ssdm name="icmp_ln1084"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.i:13 %br_ln1084 = br i1 %icmp_ln1084, void, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1084"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:0 %select_ln1093 = select i1 %bLast, i7 %add_ln1093, i7 87

]]></Node>
<StgValue><ssdm name="select_ln1093"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
:1 %zext_ln1093 = zext i7 %select_ln1093

]]></Node>
<StgValue><ssdm name="zext_ln1093"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %sub_ln1093 = sub i32 %zext_ln1093, i32 %rem_load

]]></Node>
<StgValue><ssdm name="sub_ln1093"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %sub_ln1093_1 = sub i32 64, i32 %rem_load

]]></Node>
<StgValue><ssdm name="sub_ln1093_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln674_1 = icmp_ugt  i32 %sub_ln1093_1, i32 %sub_ln1093

]]></Node>
<StgValue><ssdm name="icmp_ln674_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32">
<![CDATA[
:5 %trunc_ln674_1 = trunc i32 %sub_ln1093_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32">
<![CDATA[
:6 %trunc_ln674_2 = trunc i32 %sub_ln1093

]]></Node>
<StgValue><ssdm name="trunc_ln674_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8 %sub_ln674_4 = sub i7 %trunc_ln674_1, i7 %trunc_ln674_2

]]></Node>
<StgValue><ssdm name="sub_ln674_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10 %sub_ln674_6 = sub i7 %trunc_ln674_2, i7 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="sub_ln674_6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:11 %select_ln674_3 = select i1 %icmp_ln674_1, i7 %sub_ln674_4, i7 %sub_ln674_6

]]></Node>
<StgValue><ssdm name="select_ln674_3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14 %sub_ln674_7 = sub i7 63, i7 %select_ln674_3

]]></Node>
<StgValue><ssdm name="sub_ln674_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %rem_2 = sub i32 %rem_load, i32 %zext_ln1079

]]></Node>
<StgValue><ssdm name="rem_2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:22 %store_ln1094 = store i32 %rem_2, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1094"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %icmp_ln1085 = icmp_eq  i32 %rem_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1085"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %sub_ln1086 = sub i32 64, i32 %rem_load

]]></Node>
<StgValue><ssdm name="sub_ln1086"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:2 %trunc_ln1086 = trunc i32 %rem_load

]]></Node>
<StgValue><ssdm name="trunc_ln1086"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln1086, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:4 %icmp_ln674 = icmp_ne  i26 %tmp, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:5 %trunc_ln674 = trunc i32 %sub_ln1086

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:26 %add_ln1090 = add i6 %zext_ln1079_1, i6 63

]]></Node>
<StgValue><ssdm name="add_ln1090"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:27 %sext_ln1090 = sext i6 %add_ln1090

]]></Node>
<StgValue><ssdm name="sext_ln1090"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:28 %sext_ln1090_1 = sext i6 %add_ln1090

]]></Node>
<StgValue><ssdm name="sext_ln1090_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:29 %trunc_ln1090 = trunc i32 %rem_load

]]></Node>
<StgValue><ssdm name="trunc_ln1090"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:30 %sub_ln674_3 = sub i7 %trunc_ln1090, i7 %sext_ln1090_1

]]></Node>
<StgValue><ssdm name="sub_ln674_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:31 %add_ln674_1 = add i7 %sub_ln674_3, i7 63

]]></Node>
<StgValue><ssdm name="add_ln674_1"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36 %icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1090

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:37 %trunc_ln414 = trunc i32 %rem_load

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="6">
<![CDATA[
_ifconv:38 %trunc_ln414_1 = trunc i6 %add_ln1090

]]></Node>
<StgValue><ssdm name="trunc_ln414_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57 %rem_1 = add i32 %rem_load, i32 %zext_ln1080

]]></Node>
<StgValue><ssdm name="rem_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:59 %store_ln1092 = store i32 %rem_1, i32 %rem

]]></Node>
<StgValue><ssdm name="store_ln1092"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split.i:1 %specpipeline_ln1068 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln1068"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split.i:2 %speclooptripcount_ln1068 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 921600, i64 460800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1068"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i:3 %specloopname_ln1068 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln1068"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split.i:12 %p_Val2_load = load i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
<literal name="icmp_ln674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_8 = partselect i64 @llvm.part.select.i64, i64 %p_Val2_load, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
<literal name="icmp_ln674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9 %sub_ln674_5 = sub i7 63, i7 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="sub_ln674_5"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %select_ln674_4 = select i1 %icmp_ln674_1, i64 %tmp_8, i64 %p_Val2_load

]]></Node>
<StgValue><ssdm name="select_ln674_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:13 %select_ln674_5 = select i1 %icmp_ln674_1, i7 %sub_ln674_5, i7 %trunc_ln674_1

]]></Node>
<StgValue><ssdm name="select_ln674_5"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="7">
<![CDATA[
:15 %zext_ln674_3 = zext i7 %select_ln674_5

]]></Node>
<StgValue><ssdm name="zext_ln674_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %lshr_ln674_3 = lshr i64 %select_ln674_4, i64 %zext_ln674_3

]]></Node>
<StgValue><ssdm name="lshr_ln674_3"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln674" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6 %tmp_3 = partselect i64 @llvm.part.select.i64, i64 %p_Val2_load, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln674" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:7 %add_ln674 = add i7 %trunc_ln674, i7 65

]]></Node>
<StgValue><ssdm name="add_ln674"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln674" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:8 %sub_ln674 = sub i7 63, i7 %trunc_ln674

]]></Node>
<StgValue><ssdm name="sub_ln674"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln674" val="0"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:9 %sub_ln674_1 = sub i7 63, i7 %trunc_ln674

]]></Node>
<StgValue><ssdm name="sub_ln674_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:10 %select_ln674 = select i1 %icmp_ln674, i7 %add_ln674, i7 %sub_ln674_1

]]></Node>
<StgValue><ssdm name="select_ln674"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11 %select_ln674_1 = select i1 %icmp_ln674, i64 %tmp_3, i64 %p_Val2_load

]]></Node>
<StgValue><ssdm name="select_ln674_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:12 %select_ln674_2 = select i1 %icmp_ln674, i7 %sub_ln674, i7 %trunc_ln674

]]></Node>
<StgValue><ssdm name="select_ln674_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:13 %sub_ln674_2 = sub i7 63, i7 %select_ln674

]]></Node>
<StgValue><ssdm name="sub_ln674_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:14 %zext_ln674 = zext i7 %select_ln674_2

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16 %lshr_ln674 = lshr i64 %select_ln674_1, i64 %zext_ln674

]]></Node>
<StgValue><ssdm name="lshr_ln674"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:20 %sub_ln414 = sub i5 24, i5 %trunc_ln1086

]]></Node>
<StgValue><ssdm name="sub_ln414"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25 %tmp_10 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %ldata1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:39 %sub_ln414_1 = sub i5 23, i5 %trunc_ln414

]]></Node>
<StgValue><ssdm name="sub_ln414_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:40 %select_ln414 = select i1 %icmp_ln414, i5 %trunc_ln414, i5 %trunc_ln414_1

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:41 %select_ln414_1 = select i1 %icmp_ln414, i5 %trunc_ln414_1, i5 %trunc_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:43 %sub_ln414_2 = sub i5 23, i5 %select_ln414

]]></Node>
<StgValue><ssdm name="sub_ln414_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:45 %zext_ln414_2 = zext i5 %select_ln414_1

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:46 %zext_ln414_3 = zext i5 %sub_ln414_2

]]></Node>
<StgValue><ssdm name="zext_ln414_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:50 %shl_ln414_1 = shl i24 16777215, i24 %zext_ln414_2

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:51 %lshr_ln414_1 = lshr i24 16777215, i24 %zext_ln414_3

]]></Node>
<StgValue><ssdm name="lshr_ln414_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:52 %and_ln414 = and i24 %shl_ln414_1, i24 %lshr_ln414_1

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:58 %store_ln1092 = store i64 %tmp_10, i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln1092"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="7">
<![CDATA[
:16 %zext_ln674_4 = zext i7 %sub_ln674_7

]]></Node>
<StgValue><ssdm name="zext_ln674_4"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %lshr_ln674_4 = lshr i64 18446744073709551615, i64 %zext_ln674_4

]]></Node>
<StgValue><ssdm name="lshr_ln674_4"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %p_Result_8 = and i64 %lshr_ln674_3, i64 %lshr_ln674_4

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="64">
<![CDATA[
:20 %localbuffer_V_6 = trunc i64 %p_Result_8

]]></Node>
<StgValue><ssdm name="localbuffer_V_6"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln0 = br void %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:15 %zext_ln674_1 = zext i7 %sub_ln674_2

]]></Node>
<StgValue><ssdm name="zext_ln674_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:17 %lshr_ln674_1 = lshr i64 18446744073709551615, i64 %zext_ln674_1

]]></Node>
<StgValue><ssdm name="lshr_ln674_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18 %p_Result_s = and i64 %lshr_ln674, i64 %lshr_ln674_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="64">
<![CDATA[
_ifconv:19 %tmp_9 = trunc i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:21 %zext_ln414 = zext i5 %sub_ln414

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:22 %lshr_ln414 = lshr i24 16777215, i24 %zext_ln414

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:23 %p_Result_5 = and i24 %tmp_9, i24 %lshr_ln414

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:24 %localbuffer_V = select i1 %icmp_ln1085, i24 0, i24 %p_Result_5

]]></Node>
<StgValue><ssdm name="localbuffer_V"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:32 %zext_ln674_2 = zext i7 %add_ln674_1

]]></Node>
<StgValue><ssdm name="zext_ln674_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %lshr_ln674_2 = lshr i64 18446744073709551615, i64 %zext_ln674_2

]]></Node>
<StgValue><ssdm name="lshr_ln674_2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34 %p_Result_6 = and i64 %tmp_10, i64 %lshr_ln674_2

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="64">
<![CDATA[
_ifconv:35 %tmp_11 = trunc i64 %p_Result_6

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:42 %select_ln414_2 = select i1 %icmp_ln414, i5 %sub_ln414_1, i5 %trunc_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:44 %zext_ln414_1 = zext i5 %select_ln414_2

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:47 %shl_ln414 = shl i24 %tmp_11, i24 %zext_ln414_1

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48 %tmp_7 = partselect i24 @llvm.part.select.i24, i24 %shl_ln414, i32 23, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:49 %select_ln414_3 = select i1 %icmp_ln414, i24 %tmp_7, i24 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:53 %xor_ln414 = xor i24 %and_ln414, i24 16777215

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:54 %and_ln414_1 = and i24 %localbuffer_V, i24 %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:55 %and_ln414_2 = and i24 %select_ln414_3, i24 %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:56 %p_Result_7 = or i24 %and_ln414_1, i24 %and_ln414_2

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
<literal name="icmp_ln1084" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:60 %br_ln1092 = br void %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln1092"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bLast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:1 %sub_ln674_8 = sub i5 24, i5 %last_blk_width_cast1_cast6_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sub_ln674_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
_ifconv1:0 %localbuffer_V_8 = phi i24 %p_Result_7, void %_ifconv, i24 %localbuffer_V_6, void

]]></Node>
<StgValue><ssdm name="localbuffer_V_8"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bLast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="5">
<![CDATA[
_ifconv1:2 %zext_ln674_5 = zext i5 %sub_ln674_8

]]></Node>
<StgValue><ssdm name="zext_ln674_5"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bLast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:3 %lshr_ln674_5 = lshr i24 16777215, i24 %zext_ln674_5

]]></Node>
<StgValue><ssdm name="lshr_ln674_5"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv1:4 %select_ln1078 = select i1 %bLast, i24 %lshr_ln674_5, i24 16777215

]]></Node>
<StgValue><ssdm name="select_ln1078"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:5 %localbuffer2_V = and i24 %localbuffer_V_8, i24 %select_ln1078

]]></Node>
<StgValue><ssdm name="localbuffer2_V"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %mat_in_478, i24 %localbuffer2_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1104 = br void %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="br_ln1104"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0">
<![CDATA[
.exit:0 %ret_ln1161 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
