# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/new/16bit_ripple.vhd" \
"../../../../../../lab1/Lab1/Lab1.srcs/sources_1/new/full_adder.vhd" \
"../../../../../../lab1/Lab1/Lab1.srcs/sources_1/new/ripple_adder.vhd" \
"../../../../lab2.srcs/sim_1/new/16_bit_ripple_test.vhd" \

# Do not sort compile order
nosort
