// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xrlwe_enc2.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XRlwe_enc2_CfgInitialize(XRlwe_enc2 *InstancePtr, XRlwe_enc2_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->S_axi_bundle_BaseAddress = ConfigPtr->S_axi_bundle_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XRlwe_enc2_Start(XRlwe_enc2 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_AP_CTRL) & 0x80;
    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_AP_CTRL, Data | 0x01);
}

u32 XRlwe_enc2_IsDone(XRlwe_enc2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XRlwe_enc2_IsIdle(XRlwe_enc2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XRlwe_enc2_IsReady(XRlwe_enc2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XRlwe_enc2_EnableAutoRestart(XRlwe_enc2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_AP_CTRL, 0x80);
}

void XRlwe_enc2_DisableAutoRestart(XRlwe_enc2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_AP_CTRL, 0);
}

u32 XRlwe_enc2_Get_a_BaseAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE);
}

u32 XRlwe_enc2_Get_a_HighAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_HIGH);
}

u32 XRlwe_enc2_Get_a_TotalBytes(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + 1);
}

u32 XRlwe_enc2_Get_a_BitWidth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_WIDTH_A;
}

u32 XRlwe_enc2_Get_a_Depth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_DEPTH_A;
}

u32 XRlwe_enc2_Write_a_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_a_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRlwe_enc2_Write_a_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_a_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_A_BASE + offset + i);
    }
    return length;
}

u32 XRlwe_enc2_Get_c1_BaseAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE);
}

u32 XRlwe_enc2_Get_c1_HighAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_HIGH);
}

u32 XRlwe_enc2_Get_c1_TotalBytes(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + 1);
}

u32 XRlwe_enc2_Get_c1_BitWidth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_WIDTH_C1;
}

u32 XRlwe_enc2_Get_c1_Depth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_DEPTH_C1;
}

u32 XRlwe_enc2_Write_c1_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_c1_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRlwe_enc2_Write_c1_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_c1_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C1_BASE + offset + i);
    }
    return length;
}

u32 XRlwe_enc2_Get_c2_BaseAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE);
}

u32 XRlwe_enc2_Get_c2_HighAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_HIGH);
}

u32 XRlwe_enc2_Get_c2_TotalBytes(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + 1);
}

u32 XRlwe_enc2_Get_c2_BitWidth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_WIDTH_C2;
}

u32 XRlwe_enc2_Get_c2_Depth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_DEPTH_C2;
}

u32 XRlwe_enc2_Write_c2_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_c2_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRlwe_enc2_Write_c2_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_c2_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_C2_BASE + offset + i);
    }
    return length;
}

u32 XRlwe_enc2_Get_m_BaseAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE);
}

u32 XRlwe_enc2_Get_m_HighAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_HIGH);
}

u32 XRlwe_enc2_Get_m_TotalBytes(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + 1);
}

u32 XRlwe_enc2_Get_m_BitWidth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_WIDTH_M;
}

u32 XRlwe_enc2_Get_m_Depth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_DEPTH_M;
}

u32 XRlwe_enc2_Write_m_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_m_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRlwe_enc2_Write_m_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_m_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_M_BASE + offset + i);
    }
    return length;
}

u32 XRlwe_enc2_Get_p_BaseAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE);
}

u32 XRlwe_enc2_Get_p_HighAddress(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_HIGH);
}

u32 XRlwe_enc2_Get_p_TotalBytes(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + 1);
}

u32 XRlwe_enc2_Get_p_BitWidth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_WIDTH_P;
}

u32 XRlwe_enc2_Get_p_Depth(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRLWE_ENC2_S_AXI_BUNDLE_DEPTH_P;
}

u32 XRlwe_enc2_Write_p_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_p_Words(XRlwe_enc2 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRlwe_enc2_Write_p_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRlwe_enc2_Read_p_Bytes(XRlwe_enc2 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_HIGH - XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->S_axi_bundle_BaseAddress + XRLWE_ENC2_S_AXI_BUNDLE_ADDR_P_BASE + offset + i);
    }
    return length;
}

void XRlwe_enc2_InterruptGlobalEnable(XRlwe_enc2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_GIE, 1);
}

void XRlwe_enc2_InterruptGlobalDisable(XRlwe_enc2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_GIE, 0);
}

void XRlwe_enc2_InterruptEnable(XRlwe_enc2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_IER);
    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_IER, Register | Mask);
}

void XRlwe_enc2_InterruptDisable(XRlwe_enc2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_IER);
    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_IER, Register & (~Mask));
}

void XRlwe_enc2_InterruptClear(XRlwe_enc2 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRlwe_enc2_WriteReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_ISR, Mask);
}

u32 XRlwe_enc2_InterruptGetEnabled(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_IER);
}

u32 XRlwe_enc2_InterruptGetStatus(XRlwe_enc2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRlwe_enc2_ReadReg(InstancePtr->S_axi_bundle_BaseAddress, XRLWE_ENC2_S_AXI_BUNDLE_ADDR_ISR);
}

