{"vcs1":{"timestamp_begin":1729246495.061327578, "rt":1.18, "ut":0.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1729246496.309806910, "rt":0.97, "ut":0.20, "st":0.04}}
{"link":{"timestamp_begin":1729246497.345810579, "rt":0.30, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729246494.506006481}
{"VCS_COMP_START_TIME": 1729246494.506006481}
{"VCS_COMP_END_TIME": 1729246498.744258530}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329868}}
{"stitch_vcselab": {"peak_mem": 215124}}
