[{"content":"Why I Decided to Build a Full-Stack Project Honestly, the motivation wasn\u0026rsquo;t pure tech passion — it was anxiety from comparison. I saw classmates with polished full-stack projects, while I had only built algorithm demos or component pages.\nSo I forced myself to make something that looks like a full-stack product.\nOn the first day I broke down:\nWhat is JSX? What’s the deal between Vite and React? Why am I getting @babel/preset-react errors in testing? What\u0026rsquo;s the difference between Supabase and Node.js?\nI knew nothing — but I still started.\nThat’s why I decided to document every clueless moment. Even if it’s not useful to others, it’s proof that: I really walked this path.\nWhy This Project? While working on another project (Herthspace), I came across several prompt-sharing sites like PromptHero and Prompt Playground.\nIt hit me:\n“If they can build such fun AI content platforms\u0026hellip; why can’t I make one too?”\nBut what truly pushed me was seeing friends with end-to-end projects — frontend + backend + login + database — all fully connected. I wanted one too. I was jealous. 👀\nInstead of copying, I started comparing what those sites actually do:\nSite What inspired me PromptHero Prompt categorization + gallery → I want \u0026ldquo;Like\u0026rdquo; and \u0026ldquo;Save\u0026rdquo; PromptLand Prompt testing + model preview → I want \u0026ldquo;built-in model test\u0026rdquo; Pinterest Card-style UI → I want an aesthetic, fun, social-ish experience A lot of prompt sites look good, but feel passive. I wanted a site people actually want to save prompts from.\nSo Promptllery was born:\nA fun little prompt playground where:\nGood prompts can be saved Liked ones can be liked and shared Users can test prompts inline No GPT-4? Use share links and QR so no tokens are wasted! Thinking Backwards from Features to Stack At this point, I worked backwards to choose my stack:\nI want gallery-style layout → React + Tailwind I want to store prompts → Supabase I want interactivity (like/save) → useState/useEffect + Supabase I want prompt testing → OpenAI API (GPT-3.5 only) I want to save token costs → shareable links Eventually Promptllery became my playground — not to show off tech skills, but to practice product thinking.\nWhy This Tech Stack? I didn’t choose the stack intentionally — I just followed what others were using.\nBut I slowly realized: this is the perfect beginner-friendly \u0026ldquo;frontend-led\u0026rdquo; stack.\nTech What it is Why it fits Promptllery React JS library for UI Each prompt is a component; like/save = reactive state JSX HTML inside JS Makes component building fast \u0026amp; intuitive Tailwind CSS Utility-first CSS Perfect for rapid design and layout Vite Build tool Super fast dev server, built for modern frameworks Supabase Backend-as-a-service No backend code needed, but still have DB \u0026amp; Auth Jest + RTL Testing framework + helpers For ensuring component logic works as expected Vercel One-click deployment Perfect for student / solo projects Why not MERN? Because I want to focus on product logic and user experience, not API/infra.\nStack MERN (Mongo + Express) My stack (React + Supabase) Backend Dev You write everything Built-in API, no backend needed Database NoSQL (MongoDB) SQL (PostgreSQL, stable) Who it\u0026rsquo;s for Backend-focused devs MVP builders, frontend-heavy people What I Actually Built I started from zero — literally.\nModule Description Implementation Details Prompt Card Gallery List prompts with titles, tags, author PromptCard component + Tailwind layout Upload Form Create new prompts with title, desc, tags Controlled form → onSubmit sends to Supabase Like + Favorite Users can react to prompts Toggle useState + update Supabase row Search \u0026amp; Filter By keyword or tag Input + .filter() over prompt list Test Prompt Inline Run prompt with GPT Call OpenAI API and display result in frontend Share Tools Copy prompt, share QR navigator.clipboard.writeText, QR from lib Supabase Management Store/query prompt info, manage likes supabase.from(...).insert() or .update() Lessons from the Struggle I thought this was just a “temporary practice project”,\nBut it became proof of something deeper:\nThis was the first product I really built from scratch.\nProblem The Struggle How I Solved It Jest not reading JSX “Unexpected token” with \u0026lt;App /\u0026gt; Installed @babel/preset-react + created .babel.config.js Node version mismatch Packages required Node 18+ Used --force first, switched later Tailwind too verbose className chains were overwhelming Started using clsx() and layout planning Upload form bugged Wrong data or no state update Used controlled inputs + useEffect properly Vercel config confusion Didn’t know about Git linking or builds Learned .env, Git setup, and build settings Final Takeaways Before this project, I only admired what others had built.\nNow I know:\nPrompt sites can be built solo Supabase is beginner-friendly Testing is annoying but necessary Debugging is a superpower There’s a huge gap between “using” and “understanding” I can decide what a product looks like — not just follow others This isn’t a show-off piece. It’s my first real tech journey from: idea → research → design → build → debug → write → deploy.\nAnd I’ll never forget this feeling.\nDemo + User Flow I deployed it online (via Vercel)\nand recorded a short video to walk through the full user experience — from uploading prompts to sharing them.\nWhat\u0026rsquo;s Next? From solo to social\nAdd user accounts, profiles, and public prompt collections.\nLet users follow others, comment, and build a prompt culture.\nFrom gallery to ecosystem\nAdd categories, remixable prompt templates, and custom tags.\nBuild a real prompt library, not just a showcase.\nFrom testing to co-creation\nLet users build prompts together:\none writes the setup, another refines the wording, a third gives sample outputs.\nFrom passive use to community-driven feedback\nWeekly prompt picks, upvoting systems, feedback for creators.\nTurn prompts into a living dialogue, not static text.\nFrom student project to long-term playground\nEventually, maybe even invite contributors.\nOpen source parts, build an API, explore monetization for top creators?\nPromptllery is not just a website — it’s my first step into building something others might actually use.\nHope it becomes something meaningful and fun, even if it started out of jealousy.\n","permalink":"https://dev-helia.github.io/Tech-Blog-Website/posts/promptllery/","summary":"\u003ch2 id=\"why-i-decided-to-build-a-full-stack-project\"\u003eWhy I Decided to Build a Full-Stack Project\u003c/h2\u003e\n\u003cp\u003eHonestly, the motivation wasn\u0026rsquo;t pure tech passion — it was anxiety from comparison. I saw classmates with polished full-stack projects, while I had only built algorithm demos or component pages.\u003c/p\u003e\n\u003cp\u003eSo I forced myself to make something that \u003cem\u003elooks\u003c/em\u003e like a full-stack product.\u003c/p\u003e\n\u003cp\u003eOn the first day I broke down:\u003cbr\u003e\nWhat is JSX? What’s the deal between Vite and React? Why am I getting \u003ccode\u003e@babel/preset-react\u003c/code\u003e errors in testing? What\u0026rsquo;s the difference between Supabase and Node.js?\u003c/p\u003e","title":"My First Full-Stack Project — Promptllery"},{"content":"🧭 Whole Picture 📚 Chapter Directory (Aligned with Standard Curriculum) No. Module Status Note Link 01 Bit Basics ✅ Done 01_bit 02 Float Representation ✅ Done 02_float 03 IEEE 754 ✅ Done 03_ieee754 04 Instruction Set (ISA) ✅ Done 04_isa 05 Register File ✅ Done 05_registers 06 Circuits \u0026amp; Switches ✅ Done 06_circuits 07 CPU Clock Cycle ✅ Done 07_cpu 08 Datapath ✅ Done 08_datapath 09 Pipeline ✅ Done 09_pipeline 10 Memory Hierarchy ✅ Done 10_memory 11 Cache ✅ Done 11_cache 🧱 Still Need to Fill Module Description Priority Control Microarchitecture control logic, FSM 🔥🔥🔥🔥 Hazard Structural/Data/Control Hazards 🔥🔥🔥 Forwarding Prediction, Bypass logic 🔥🔥 🧠 Suggested Learning Path Step Topics Why Step 1 Bit \u0026amp; Float Build foundational understanding of binary data Step 2 ISA \u0026amp; Registers Understand how instructions talk to hardware Step 3 CPU Clock \u0026amp; Datapath Dive into the core computing pipeline Step 4 Pipeline \u0026amp; Memory \u0026amp; Cache Learn about performance optimization 🧠 Ultimate Comparison: Architecture vs OS Category Computer Architecture Operating System Focus Logic gates, hardware execution Process abstraction, resource mgmt Input/Output ALU, cache, control lines Process, syscall, kernel I/O Optimization Clock, pipelining, memory latency Page fault, interrupt handling 🎓 Extra Reference: CS61C Slides ","permalink":"https://dev-helia.github.io/Tech-Blog-Website/posts/principles_of_computer_composition/","summary":"\u003ch2 id=\"-whole-picture\"\u003e🧭 Whole Picture\u003c/h2\u003e\n\u003cp\u003e\u003cimg alt=\"Computer Architecture: Whole Picture\" loading=\"lazy\" src=\"/Tech-Blog-Website/posts/principles_of_computer_composition/whole_structure.jpg\"\u003e\u003c/p\u003e\n\u003chr\u003e\n\u003ch2 id=\"-chapter-directory-aligned-with-standard-curriculum\"\u003e📚 Chapter Directory (Aligned with Standard Curriculum)\u003c/h2\u003e\n\u003ctable\u003e\n  \u003cthead\u003e\n      \u003ctr\u003e\n          \u003cth\u003eNo.\u003c/th\u003e\n          \u003cth\u003eModule\u003c/th\u003e\n          \u003cth\u003eStatus\u003c/th\u003e\n          \u003cth\u003eNote Link\u003c/th\u003e\n      \u003c/tr\u003e\n  \u003c/thead\u003e\n  \u003ctbody\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e01\u003c/td\u003e\n          \u003ctd\u003eBit Basics\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../01_bit\"\u003e01_bit\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e02\u003c/td\u003e\n          \u003ctd\u003eFloat Representation\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../02_float\"\u003e02_float\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e03\u003c/td\u003e\n          \u003ctd\u003eIEEE 754\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../03_ieee754\"\u003e03_ieee754\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e04\u003c/td\u003e\n          \u003ctd\u003eInstruction Set (ISA)\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../04_isa\"\u003e04_isa\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e05\u003c/td\u003e\n          \u003ctd\u003eRegister File\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../05_registers\"\u003e05_registers\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e06\u003c/td\u003e\n          \u003ctd\u003eCircuits \u0026amp; Switches\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../06_circuits\"\u003e06_circuits\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e07\u003c/td\u003e\n          \u003ctd\u003eCPU Clock Cycle\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../07_cpu\"\u003e07_cpu\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e08\u003c/td\u003e\n          \u003ctd\u003eDatapath\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../08_datapath\"\u003e08_datapath\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e09\u003c/td\u003e\n          \u003ctd\u003ePipeline\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../09_pipeline\"\u003e09_pipeline\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e10\u003c/td\u003e\n          \u003ctd\u003eMemory Hierarchy\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../10_memory\"\u003e10_memory\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003e11\u003c/td\u003e\n          \u003ctd\u003eCache\u003c/td\u003e\n          \u003ctd\u003e✅ Done\u003c/td\u003e\n          \u003ctd\u003e\u003ca href=\"../11_cache\"\u003e11_cache\u003c/a\u003e\u003c/td\u003e\n      \u003c/tr\u003e\n  \u003c/tbody\u003e\n\u003c/table\u003e\n\u003chr\u003e\n\u003ch2 id=\"-still-need-to-fill\"\u003e🧱 Still Need to Fill\u003c/h2\u003e\n\u003ctable\u003e\n  \u003cthead\u003e\n      \u003ctr\u003e\n          \u003cth\u003eModule\u003c/th\u003e\n          \u003cth\u003eDescription\u003c/th\u003e\n          \u003cth\u003ePriority\u003c/th\u003e\n      \u003c/tr\u003e\n  \u003c/thead\u003e\n  \u003ctbody\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eControl\u003c/td\u003e\n          \u003ctd\u003eMicroarchitecture control logic, FSM\u003c/td\u003e\n          \u003ctd\u003e🔥🔥🔥🔥\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eHazard\u003c/td\u003e\n          \u003ctd\u003eStructural/Data/Control Hazards\u003c/td\u003e\n          \u003ctd\u003e🔥🔥🔥\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eForwarding\u003c/td\u003e\n          \u003ctd\u003ePrediction, Bypass logic\u003c/td\u003e\n          \u003ctd\u003e🔥🔥\u003c/td\u003e\n      \u003c/tr\u003e\n  \u003c/tbody\u003e\n\u003c/table\u003e\n\u003chr\u003e\n\u003ch2 id=\"-suggested-learning-path\"\u003e🧠 Suggested Learning Path\u003c/h2\u003e\n\u003ctable\u003e\n  \u003cthead\u003e\n      \u003ctr\u003e\n          \u003cth\u003eStep\u003c/th\u003e\n          \u003cth\u003eTopics\u003c/th\u003e\n          \u003cth\u003eWhy\u003c/th\u003e\n      \u003c/tr\u003e\n  \u003c/thead\u003e\n  \u003ctbody\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eStep 1\u003c/td\u003e\n          \u003ctd\u003eBit \u0026amp; Float\u003c/td\u003e\n          \u003ctd\u003eBuild foundational understanding of binary data\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eStep 2\u003c/td\u003e\n          \u003ctd\u003eISA \u0026amp; Registers\u003c/td\u003e\n          \u003ctd\u003eUnderstand how instructions talk to hardware\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eStep 3\u003c/td\u003e\n          \u003ctd\u003eCPU Clock \u0026amp; Datapath\u003c/td\u003e\n          \u003ctd\u003eDive into the core computing pipeline\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eStep 4\u003c/td\u003e\n          \u003ctd\u003ePipeline \u0026amp; Memory \u0026amp; Cache\u003c/td\u003e\n          \u003ctd\u003eLearn about performance optimization\u003c/td\u003e\n      \u003c/tr\u003e\n  \u003c/tbody\u003e\n\u003c/table\u003e\n\u003chr\u003e\n\u003ch2 id=\"-ultimate-comparison-architecture-vs-os\"\u003e🧠 Ultimate Comparison: Architecture vs OS\u003c/h2\u003e\n\u003ctable\u003e\n  \u003cthead\u003e\n      \u003ctr\u003e\n          \u003cth\u003eCategory\u003c/th\u003e\n          \u003cth\u003eComputer Architecture\u003c/th\u003e\n          \u003cth\u003eOperating System\u003c/th\u003e\n      \u003c/tr\u003e\n  \u003c/thead\u003e\n  \u003ctbody\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eFocus\u003c/td\u003e\n          \u003ctd\u003eLogic gates, hardware execution\u003c/td\u003e\n          \u003ctd\u003eProcess abstraction, resource mgmt\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eInput/Output\u003c/td\u003e\n          \u003ctd\u003eALU, cache, control lines\u003c/td\u003e\n          \u003ctd\u003eProcess, syscall, kernel I/O\u003c/td\u003e\n      \u003c/tr\u003e\n      \u003ctr\u003e\n          \u003ctd\u003eOptimization\u003c/td\u003e\n          \u003ctd\u003eClock, pipelining, memory latency\u003c/td\u003e\n          \u003ctd\u003ePage fault, interrupt handling\u003c/td\u003e\n      \u003c/tr\u003e\n  \u003c/tbody\u003e\n\u003c/table\u003e\n\u003chr\u003e\n\u003ch2 id=\"-extra-reference-cs61c-slides\"\u003e🎓 Extra Reference: CS61C Slides\u003c/h2\u003e\n\u003cp\u003e\u003cimg alt=\"CS61C Diagram Summary\" loading=\"lazy\" src=\"/Tech-Blog-Website/posts/principles_of_computer_composition/cs61c_diagram.jpg\"\u003e\u003c/p\u003e","title":"Principles of Computer Composition"}]