Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/csmajs/svill017/BCD_alu/my_alu_tb_isim_beh.exe -prj /home/csmajs/svill017/BCD_alu/my_alu_tb_beh.prj work.my_alu_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/csmajs/svill017/BCD_alu/my_alu.vhd" into library work
Parsing VHDL file "/home/csmajs/svill017/BCD_alu/my_alu_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95984 KB
Fuse CPU Usage: 2330 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity my_alu [my_alu_default]
Compiling architecture behavior of entity my_alu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/csmajs/svill017/BCD_alu/my_alu_tb_isim_beh.exe
Fuse Memory Usage: 1190680 KB
Fuse CPU Usage: 2550 ms
GCC CPU Usage: 1320 ms
