// Seed: 217088580
module module_0 (
    output tri0  id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri   id_4
);
  assign id_1 = 1;
  wire id_6;
  logic id_7;
  logic [1 'h0 : -1] id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5,
    output logic id_6,
    input tri id_7,
    output logic id_8,
    input tri0 id_9
);
  always @(id_9) begin : LABEL_0
    id_6 <= -1;
    $signed(63);
    ;
    id_8 = (1) && id_7;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_9,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
