Analysis & Synthesis report for processor
Fri Nov 04 01:27:41 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_ji91:auto_generated
 15. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated
 16. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "processor:my_processor|alu:alu1"
 20. Port Connectivity Checks: "processor:my_processor|insn_decoder:my_decoder"
 21. Port Connectivity Checks: "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_3"
 22. Port Connectivity Checks: "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_2"
 23. Port Connectivity Checks: "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_1"
 24. Port Connectivity Checks: "processor:my_processor|RCA:my_RCA"
 25. Port Connectivity Checks: "processor:my_processor|pc:my_pc"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 04 01:27:41 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; processor                                   ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,032                                       ;
;     Total combinational functions  ; 2,072                                       ;
;     Dedicated logic registers      ; 1,006                                       ;
; Total registers                    ; 1006                                        ;
; Total pins                         ; 239                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; processor.v                      ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/processor.v                       ;         ;
; pc.v                             ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/pc.v                              ;         ;
; extend.v                         ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/extend.v                          ;         ;
; RCA.v                            ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v                             ;         ;
; ripple_carry_adder_4b.v          ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/ripple_carry_adder_4b.v           ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v                         ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/alu.v                             ;         ;
; insn_decoder.v                   ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v                    ;         ;
; dffe_ref.v                       ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/dffe_ref.v                        ;         ;
; frequency_divider.v              ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/frequency_divider.v               ;         ;
; full_adder.v                     ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/full_adder.v                      ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File                  ; E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v                        ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File             ; E:/Duke_Materials/22fall/550/Labs/Project4/imem.v                            ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File             ; E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ji91.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Duke_Materials/22fall/550/Labs/Project4/db/altsyncram_ji91.tdf            ;         ;
; owntest1.mif                     ; yes             ; Auto-Found Memory Initialization File  ; E:/Duke_Materials/22fall/550/Labs/Project4/owntest1.mif                      ;         ;
; db/altsyncram_0jf1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Duke_Materials/22fall/550/Labs/Project4/db/altsyncram_0jf1.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimated Total logic elements              ; 3,032                              ;
;                                             ;                                    ;
; Total combinational functions               ; 2072                               ;
; Logic element usage by number of LUT inputs ;                                    ;
;     -- 4 input functions                    ; 1703                               ;
;     -- 3 input functions                    ; 341                                ;
;     -- <=2 input functions                  ; 28                                 ;
;                                             ;                                    ;
; Logic elements by mode                      ;                                    ;
;     -- normal mode                          ; 2008                               ;
;     -- arithmetic mode                      ; 64                                 ;
;                                             ;                                    ;
; Total registers                             ; 1006                               ;
;     -- Dedicated logic registers            ; 1006                               ;
;     -- I/O registers                        ; 0                                  ;
;                                             ;                                    ;
; I/O pins                                    ; 239                                ;
; Total memory bits                           ; 262144                             ;
;                                             ;                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                  ;
;                                             ;                                    ;
; Maximum fan-out node                        ; frequency_divider:frediv_2|out_clk ;
; Maximum fan-out                             ; 1007                               ;
; Total fan-out                               ; 13366                              ;
; Average fan-out                             ; 3.69                               ;
+---------------------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Entity Name           ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+-----------------------+--------------+
; |skeleton                                 ; 2072 (0)            ; 1006 (0)                  ; 262144      ; 0            ; 0       ; 0         ; 239  ; 0            ; |skeleton                                                                                ; skeleton              ; work         ;
;    |dmem:my_dmem|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem                                                                   ; dmem                  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component                                   ; altsyncram            ; work         ;
;          |altsyncram_0jf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated    ; altsyncram_0jf1       ; work         ;
;    |frequency_divider:frediv_1|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|frequency_divider:frediv_1                                                     ; frequency_divider     ; work         ;
;    |frequency_divider:frediv_2|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|frequency_divider:frediv_2                                                     ; frequency_divider     ; work         ;
;    |imem:my_imem|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem                                                                   ; imem                  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component                                   ; altsyncram            ; work         ;
;          |altsyncram_ji91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_ji91:auto_generated    ; altsyncram_ji91       ; work         ;
;    |processor:my_processor|               ; 614 (217)           ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor                                                         ; processor             ; work         ;
;       |RCA:my_RCA|                        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|RCA:my_RCA                                              ; RCA                   ; work         ;
;          |ripple_carry_adder_4b:RCA_4b_1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_1               ; ripple_carry_adder_4b ; work         ;
;             |full_adder:u4|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_1|full_adder:u4 ; full_adder            ; work         ;
;          |ripple_carry_adder_4b:RCA_4b_2| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_2               ; ripple_carry_adder_4b ; work         ;
;             |full_adder:u3|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_2|full_adder:u3 ; full_adder            ; work         ;
;       |alu:alu1|                          ; 378 (378)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|alu:alu1                                                ; alu                   ; work         ;
;       |insn_decoder:my_decoder|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|insn_decoder:my_decoder                                 ; insn_decoder          ; work         ;
;       |pc:my_pc|                          ; 14 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc                                                ; pc                    ; work         ;
;          |dffe_ref:dffe_loop[0].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[0].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[10].my_dffe| ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[10].my_dffe                 ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[11].my_dffe| ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[11].my_dffe                 ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[1].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[1].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[2].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[2].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[3].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[3].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[4].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[4].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[5].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[5].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[6].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[6].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[7].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[7].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[8].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[8].my_dffe                  ; dffe_ref              ; work         ;
;          |dffe_ref:dffe_loop[9].my_dffe|  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[9].my_dffe                  ; dffe_ref              ; work         ;
;    |regfile:my_regfile|                   ; 1456 (1456)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|regfile:my_regfile                                                             ; regfile               ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------+
; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; None         ;
; imem:my_imem|altsyncram:altsyncram_component|altsyncram_ji91:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; owntest1.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|dmem:my_dmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; regfile:my_regfile|registers[0][31]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][30]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][29]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][28]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][27]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][26]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][25]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][24]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][23]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][22]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][21]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][20]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][19]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][18]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][17]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][16]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][15]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][14]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][13]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][12]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][11]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][10]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][9]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][8]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][7]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][6]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][5]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][4]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][3]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][2]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][1]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][0]     ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32 ;                                             ;
+----------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-------------------------------------+--------------------------------+---------------------------------------------------------------------------+
; Register name                       ; Reason for Removal             ; Registers Removed due to This Register                                    ;
+-------------------------------------+--------------------------------+---------------------------------------------------------------------------+
; regfile:my_regfile|registers[0][31] ; Stuck at GND                   ; regfile:my_regfile|registers[0][29], regfile:my_regfile|registers[0][28], ;
;                                     ; due to stuck port clock_enable ; regfile:my_regfile|registers[0][27], regfile:my_regfile|registers[0][26], ;
;                                     ;                                ; regfile:my_regfile|registers[0][25], regfile:my_regfile|registers[0][24], ;
;                                     ;                                ; regfile:my_regfile|registers[0][23], regfile:my_regfile|registers[0][22], ;
;                                     ;                                ; regfile:my_regfile|registers[0][21], regfile:my_regfile|registers[0][20], ;
;                                     ;                                ; regfile:my_regfile|registers[0][19], regfile:my_regfile|registers[0][18], ;
;                                     ;                                ; regfile:my_regfile|registers[0][17], regfile:my_regfile|registers[0][16]  ;
+-------------------------------------+--------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1006  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1004  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:my_processor|data_writeReg[2]    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|regfile:my_regfile|Mux26                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |skeleton|regfile:my_regfile|Mux47                   ;
; 35:1               ; 4 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector23 ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector24 ;
; 37:1               ; 8 bits    ; 192 LEs       ; 48 LEs               ; 144 LEs                ; No         ; |skeleton|processor:my_processor|data_writeReg[23]   ;
; 37:1               ; 2 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector29 ;
; 37:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[15]   ;
; 38:1               ; 4 bits    ; 100 LEs       ; 32 LEs               ; 68 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[27]   ;
; 38:1               ; 2 bits    ; 50 LEs        ; 14 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|alu:alu1|Selector30 ;
; 39:1               ; 2 bits    ; 52 LEs        ; 16 LEs               ; 36 LEs                 ; No         ; |skeleton|processor:my_processor|data_writeReg[28]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_ji91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; owntest1.mif         ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ji91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_0jf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:alu1"                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; isNotEqual ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|insn_decoder:my_decoder"                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; control[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_3"                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_2"                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_1"                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|RCA:my_RCA"                                                                                                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in2        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; in2[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; in2[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; c_in       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; c_in[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sum        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
; c_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; overflow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|pc:my_pc"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; en        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 239                         ;
; cycloneiii_ff         ; 1006                        ;
;     CLR               ; 12                          ;
;     ENA CLR           ; 992                         ;
;     plain             ; 2                           ;
; cycloneiii_io_obuf    ; 96                          ;
; cycloneiii_lcell_comb ; 2074                        ;
;     arith             ; 64                          ;
;         3 data inputs ; 64                          ;
;     normal            ; 2010                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 277                         ;
;         4 data inputs ; 1703                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 13.44                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 04 01:27:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file skeleton_tb.v
    Info (12023): Found entity 1: skeleton_tb File: E:/Duke_Materials/22fall/550/Labs/Project4/skeleton_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: E:/Duke_Materials/22fall/550/Labs/Project4/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: extend File: E:/Duke_Materials/22fall/550/Labs/Project4/extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_1.v
    Info (12023): Found entity 1: Mux_1 File: E:/Duke_Materials/22fall/550/Labs/Project4/Mux_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_16.v
    Info (12023): Found entity 1: Mux_16 File: E:/Duke_Materials/22fall/550/Labs/Project4/Mux_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rca.v
    Info (12023): Found entity 1: RCA File: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder_4b.v
    Info (12023): Found entity 1: ripple_carry_adder_4b File: E:/Duke_Materials/22fall/550/Labs/Project4/ripple_carry_adder_4b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file csa.v
    Info (12023): Found entity 1: CSA File: E:/Duke_Materials/22fall/550/Labs/Project4/CSA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: E:/Duke_Materials/22fall/550/Labs/Project4/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file insn_decoder.v
    Info (12023): Found entity 1: insn_decoder File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dffe_ref.v
    Info (12023): Found entity 1: dffe_ref File: E:/Duke_Materials/22fall/550/Labs/Project4/dffe_ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequency_divider.v
    Info (12023): Found entity 1: frequency_divider File: E:/Duke_Materials/22fall/550/Labs/Project4/frequency_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: E:/Duke_Materials/22fall/550/Labs/Project4/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: E:/Duke_Materials/22fall/550/Labs/Project4/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v Line: 40
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Info (12128): Elaborating entity "frequency_divider" for hierarchy "frequency_divider:frediv_1" File: E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v Line: 20
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: E:/Duke_Materials/22fall/550/Labs/Project4/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: E:/Duke_Materials/22fall/550/Labs/Project4/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Materials/22fall/550/Labs/Project4/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "owntest1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ji91.tdf
    Info (12023): Found entity 1: altsyncram_ji91 File: E:/Duke_Materials/22fall/550/Labs/Project4/db/altsyncram_ji91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ji91" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_ji91:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v Line: 86
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: E:/Duke_Materials/22fall/550/Labs/Project4/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf
    Info (12023): Found entity 1: altsyncram_0jf1 File: E:/Duke_Materials/22fall/550/Labs/Project4/db/altsyncram_0jf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0jf1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v Line: 89
Warning (10240): Verilog HDL Always Construct warning at regfile.v(15): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 15
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: E:/Duke_Materials/22fall/550/Labs/Project4/skeleton.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at processor.v(107): object "swenable" assigned a value but never read File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 107
Warning (10230): Verilog HDL assignment warning at processor.v(126): truncated value with size 32 to match size of target (5) File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 126
Warning (10739): Verilog HDL warning at processor.v(133): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 133
Warning (10739): Verilog HDL warning at processor.v(134): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 134
Warning (10739): Verilog HDL warning at processor.v(135): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 135
Warning (10739): Verilog HDL warning at processor.v(136): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 136
Warning (10739): Verilog HDL warning at processor.v(137): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 137
Warning (10739): Verilog HDL warning at processor.v(138): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 138
Warning (10739): Verilog HDL warning at processor.v(139): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 139
Warning (10739): Verilog HDL warning at processor.v(140): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 140
Warning (10230): Verilog HDL assignment warning at processor.v(151): truncated value with size 32 to match size of target (1) File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 151
Info (12128): Elaborating entity "pc" for hierarchy "processor:my_processor|pc:my_pc" File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 112
Info (12128): Elaborating entity "dffe_ref" for hierarchy "processor:my_processor|pc:my_pc|dffe_ref:dffe_loop[0].my_dffe" File: E:/Duke_Materials/22fall/550/Labs/Project4/pc.v Line: 10
Info (12128): Elaborating entity "RCA" for hierarchy "processor:my_processor|RCA:my_RCA" File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 115
Info (12128): Elaborating entity "ripple_carry_adder_4b" for hierarchy "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_1" File: E:/Duke_Materials/22fall/550/Labs/Project4/RCA.v Line: 12
Info (12128): Elaborating entity "full_adder" for hierarchy "processor:my_processor|RCA:my_RCA|ripple_carry_adder_4b:RCA_4b_1|full_adder:u1" File: E:/Duke_Materials/22fall/550/Labs/Project4/ripple_carry_adder_4b.v Line: 9
Info (12128): Elaborating entity "extend" for hierarchy "processor:my_processor|extend:extend1" File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 128
Info (12128): Elaborating entity "insn_decoder" for hierarchy "processor:my_processor|insn_decoder:my_decoder" File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 131
Warning (10739): Verilog HDL warning at insn_decoder.v(42): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 42
Warning (10739): Verilog HDL warning at insn_decoder.v(43): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 43
Warning (10739): Verilog HDL warning at insn_decoder.v(44): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 44
Warning (10739): Verilog HDL warning at insn_decoder.v(45): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 45
Warning (10739): Verilog HDL warning at insn_decoder.v(46): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 46
Warning (10739): Verilog HDL warning at insn_decoder.v(47): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 47
Warning (10739): Verilog HDL warning at insn_decoder.v(48): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 48
Warning (10739): Verilog HDL warning at insn_decoder.v(49): actual bit length 32 differs from formal bit length 1 File: E:/Duke_Materials/22fall/550/Labs/Project4/insn_decoder.v Line: 49
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:alu1" File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 150
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: E:/Duke_Materials/22fall/550/Labs/Project4/alu.v Line: 25
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "processor:my_processor|pc_in[31]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[30]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[29]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[28]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[27]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[26]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[25]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[24]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[23]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[22]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[21]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[20]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[19]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[18]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[17]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
    Warning (12110): Net "processor:my_processor|pc_in[16]" is missing source, defaulting to GND File: E:/Duke_Materials/22fall/550/Labs/Project4/processor.v Line: 95
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[1]" to the node "processor:my_processor|alu:alu1|ShiftLeft0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[2]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[3]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[0]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[4]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[5]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[6]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[7]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[8]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[9]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[10]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[11]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[12]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[13]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[14]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[15]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[16]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[17]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[18]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[19]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[20]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[21]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[22]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[23]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[24]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[25]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[26]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[27]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[28]" to the node "processor:my_processor|alu:alu1|inner_result" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[29]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[30]" to the node "processor:my_processor|alu:alu1|ShiftRight0" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegA[31]" to the node "processor:my_processor|data_writeReg[23]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[0]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[0]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[1]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[1]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[2]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[2]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[3]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[3]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[4]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[4]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[5]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[5]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[6]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[6]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[7]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[7]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[8]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[8]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[9]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[9]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[10]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[10]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[11]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[11]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[12]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[12]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[13]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[13]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[14]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[14]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[15]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[15]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[16]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[16]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[17]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[17]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[18]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[18]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[19]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[19]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[20]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[20]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[21]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[21]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[22]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[22]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[23]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[23]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[24]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[24]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[25]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[25]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[26]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[26]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[27]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[27]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[28]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[28]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[29]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[29]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[30]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[30]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
    Warning (13047): Converted the fan-out from the tri-state buffer "regfile:my_regfile|data_readRegB[31]" to the node "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|q_a[31]" into an OR gate File: E:/Duke_Materials/22fall/550/Labs/Project4/regfile.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file E:/Duke_Materials/22fall/550/Labs/Project4/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3367 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 237 output pins
    Info (21061): Implemented 3064 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 4814 megabytes
    Info: Processing ended: Fri Nov 04 01:27:41 2022
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Duke_Materials/22fall/550/Labs/Project4/output_files/processor.map.smsg.


