DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "std"
unitName "textio"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_textio"
)
]
instances [
(Instance
name "cpu0"
duLibraryName "multiCore_lib"
duName "localCPU"
elements [
]
mwi 0
uid 163,0
)
(Instance
name "cpu1"
duLibraryName "multiCore_lib"
duName "localCPU"
elements [
]
mwi 0
uid 221,0
)
(Instance
name "dcache1"
duLibraryName "multiCore_lib"
duName "dcache"
elements [
]
mwi 0
uid 677,0
)
(Instance
name "dchache2"
duLibraryName "multiCore_lib"
duName "dcache"
elements [
]
mwi 0
uid 755,0
)
(Instance
name "icache"
duLibraryName "multiCore_lib"
duName "IcacheTop"
elements [
]
mwi 0
uid 805,0
)
(Instance
name "icache1"
duLibraryName "multiCore_lib"
duName "IcacheTop"
elements [
]
mwi 0
uid 855,0
)
(Instance
name "ChrCont"
duLibraryName "multiCore_lib"
duName "coheranceCont"
elements [
]
mwi 0
uid 1133,0
)
(Instance
name "MemArb"
duLibraryName "multiCore_lib"
duName "Arbitor"
elements [
]
mwi 0
uid 1143,0
)
]
embeddedInstances [
(EmbeddedInstance
name "cpuNdcacheStop0"
number "1"
)
(EmbeddedInstance
name "cpuNdcahceStop"
number "2"
)
]
libraryRefs [
"ieee"
"std"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds/mycpu/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds/mycpu/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds/mycpu"
)
(vvPair
variable "d_logical"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds/mycpu"
)
(vvPair
variable "date"
value "11/14/11"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "mycpu"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "bin"
)
(vvPair
variable "host"
value "cparch12.ecn.purdue.edu"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "multiCore_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/multiCore_lib/designcheck"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "mycpu"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds/mycpu/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/ecegrid/a/mg252/ece437/ece437multicore/BmultiCore/multiCore_lib/hds/mycpu/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "multiCore"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/package/eda/mg/modeltech_10.0b/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "01:27:32"
)
(vvPair
variable "unit"
value "mycpu"
)
(vvPair
variable "user"
value "mg252"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 58,0
optionalChildren [
*1 (CommentText
uid 9,0
shape (Rectangle
uid 10,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,-8000,33000,-2000"
)
text (MLText
uid 11,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "200,-7800,29000,-2800"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 13:42:58 11/02/11
from - /home/ecegrid/a/mg255/HDS/multiCore/multiCore_lib/hdl/mycpu.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*2 (CommentText
uid 12,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 13,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "35000,-6000,50000,-2000"
)
text (MLText
uid 14,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "courier,8,0"
)
xt "35200,-5800,35200,-4900"
st "


"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 4
)
*3 (Grouping
uid 15,0
optionalChildren [
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,10000,55000,11000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "38200,10050,50200,10950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,6000,59000,7000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "55200,6050,59200,6950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,8000,55000,9000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "38200,8050,51700,8950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,8000,38000,9000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "34200,8050,37200,8950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,7000,75000,11000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 31,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "55200,7200,66200,8100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,6000,75000,7000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "59200,6050,63700,6950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,6000,55000,8000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 37,0
va (VaSet
fg "32768,0,0"
)
xt "40000,6500,49000,7500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,9000,38000,10000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "34200,9050,36700,9950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 41,0
shape (Rectangle
uid 42,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,10000,38000,11000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 43,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "34200,10050,37700,10950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 44,0
shape (Rectangle
uid 45,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "38000,9000,55000,10000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 46,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "38200,9050,51700,9950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 16,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "34000,6000,75000,11000"
)
oxt "14000,66000,55000,71000"
)
*14 (SaComponent
uid 163,0
optionalChildren [
*15 (CptPort
uid 115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 116,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50625,29250,51375,30000"
)
tg (CPTG
uid 117,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 118,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "50550,31000,51450,32500"
st "CLK"
ju 2
blo "51250,31000"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*16 (CptPort
uid 119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 120,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48625,29250,49375,30000"
)
tg (CPTG
uid 121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 122,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "48550,31000,49450,34000"
st "nReset"
ju 2
blo "49250,31000"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*17 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46625,29250,47375,30000"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 126,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "46550,31000,47450,35000"
st "ramState"
ju 2
blo "47250,31000"
)
)
thePort (LogicalPort
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*18 (CptPort
uid 127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,35625,76750,36375"
)
tg (CPTG
uid 129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 130,0
va (VaSet
font "courier,8,0"
)
xt "69000,35550,75000,36450"
st "MEM_MEM2REG"
ju 2
blo "75000,36250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*19 (CptPort
uid 131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 132,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,48000,61375,48750"
)
tg (CPTG
uid 133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 134,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "60550,43000,61450,47000"
st "IF_Instr"
blo "61250,47000"
)
)
thePort (LogicalPort
decl (Decl
n "IF_Instr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*20 (CptPort
uid 135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,48000,57375,48750"
)
tg (CPTG
uid 137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 138,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "56550,46000,57450,47000"
st "PC"
blo "57250,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*21 (CptPort
uid 139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,36625,76750,37375"
)
tg (CPTG
uid 141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
font "courier,8,0"
)
xt "70500,36550,75000,37450"
st "MEM_MemWr"
ju 2
blo "75000,37250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*22 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,37625,76750,38375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
font "courier,8,0"
)
xt "71500,37550,75000,38450"
st "MEM_Out"
ju 2
blo "75000,38250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*23 (CptPort
uid 147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 148,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,48000,60375,48750"
)
tg (CPTG
uid 149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 150,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "59550,45500,60450,47000"
st "hit"
blo "60250,47000"
)
)
thePort (LogicalPort
decl (Decl
n "hit"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*24 (CptPort
uid 151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,34625,76750,35375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
font "courier,8,0"
)
xt "71500,34550,75000,35450"
st "WB_Halt"
ju 2
blo "75000,35250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WB_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*25 (CptPort
uid 159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,40625,76750,41375"
)
tg (CPTG
uid 161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
font "courier,8,0"
)
xt "69500,40550,75000,41450"
st "MEM_ramOut"
ju 2
blo "75000,41250"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_ramOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*26 (CptPort
uid 917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,38625,76750,39375"
)
tg (CPTG
uid 919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 920,0
va (VaSet
font "courier,8,0"
)
xt "71000,38550,75000,39450"
st "MEM_BusB"
ju 2
blo "75000,39250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_BusB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 13,0
)
)
)
*27 (CptPort
uid 3718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3719,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72625,48000,73375,48750"
)
tg (CPTG
uid 3720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3721,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "72550,43500,73450,47000"
st "cpuwait"
blo "73250,47000"
)
)
thePort (LogicalPort
decl (Decl
n "cpuwait"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 15,0
)
)
)
]
shape (Rectangle
uid 164,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,30000,76000,48000"
)
oxt "31000,2000,47000,18000"
ttg (MlTextGroup
uid 165,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 166,0
va (VaSet
font "courier,8,1"
)
xt "56750,36100,63750,37000"
st "multiCore_lib"
blo "56750,36800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 167,0
va (VaSet
font "courier,8,1"
)
xt "56750,37000,60750,37900"
st "localCPU"
blo "56750,37700"
tm "CptNameMgr"
)
*30 (Text
uid 168,0
va (VaSet
font "courier,8,1"
)
xt "56750,37900,58750,38800"
st "cpu0"
blo "56750,38600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 169,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 170,0
text (MLText
uid 171,0
va (VaSet
font "courier,8,0"
)
xt "45000,30000,45000,30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 172,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "44250,46250,45750,47750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*31 (SaComponent
uid 221,0
optionalChildren [
*32 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "150625,29250,151375,30000"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "150550,31000,151450,32500"
st "CLK"
ju 2
blo "151250,31000"
)
s (Text
uid 3177,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "151450,31000,151450,31000"
ju 2
blo "151450,31000"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*33 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "149625,29250,150375,30000"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 180,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "149550,30000,150450,33000"
st "nReset"
ju 2
blo "150250,30000"
)
s (Text
uid 3178,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "150450,30000,150450,30000"
ju 2
blo "150450,30000"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*34 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148625,29250,149375,30000"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 184,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "148550,30000,149450,34000"
st "ramState"
ju 2
blo "149250,30000"
)
s (Text
uid 3179,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "149450,30000,149450,30000"
ju 2
blo "149450,30000"
)
)
thePort (LogicalPort
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*35 (CptPort
uid 185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,34625,142000,35375"
)
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
font "courier,8,0"
)
xt "143000,34550,149000,35450"
st "MEM_MEM2REG"
blo "143000,35250"
)
s (Text
uid 3180,0
va (VaSet
font "courier,8,0"
)
xt "143000,35450,143000,35450"
blo "143000,35450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_MEM2REG"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*36 (CptPort
uid 189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 190,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167625,48000,168375,48750"
)
tg (CPTG
uid 191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 192,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "167550,43000,168450,47000"
st "IF_Instr"
blo "168250,47000"
)
s (Text
uid 3181,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "168450,47000,168450,47000"
blo "168450,47000"
)
)
thePort (LogicalPort
decl (Decl
n "IF_Instr"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*37 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163625,48000,164375,48750"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "163550,46000,164450,47000"
st "PC"
blo "164250,47000"
)
s (Text
uid 3182,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "164450,47000,164450,47000"
blo "164450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*38 (CptPort
uid 197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,35625,142000,36375"
)
tg (CPTG
uid 199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 200,0
va (VaSet
font "courier,8,0"
)
xt "143000,35550,147500,36450"
st "MEM_MemWr"
blo "143000,36250"
)
s (Text
uid 3183,0
va (VaSet
font "courier,8,0"
)
xt "143000,36450,143000,36450"
blo "143000,36450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_MemWr"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*39 (CptPort
uid 201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,33625,142000,34375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
font "courier,8,0"
)
xt "143000,33550,146500,34450"
st "MEM_Out"
blo "143000,34250"
)
s (Text
uid 3184,0
va (VaSet
font "courier,8,0"
)
xt "143000,34450,143000,34450"
blo "143000,34450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_Out"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*40 (CptPort
uid 205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 206,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169625,48000,170375,48750"
)
tg (CPTG
uid 207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "169550,45500,170450,47000"
st "hit"
blo "170250,47000"
)
s (Text
uid 3185,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "170450,47000,170450,47000"
blo "170450,47000"
)
)
thePort (LogicalPort
decl (Decl
n "hit"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*41 (CptPort
uid 209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 210,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,36625,142000,37375"
)
tg (CPTG
uid 211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 212,0
va (VaSet
font "courier,8,0"
)
xt "143000,36550,146500,37450"
st "WB_Halt"
blo "143000,37250"
)
s (Text
uid 3186,0
va (VaSet
font "courier,8,0"
)
xt "143000,37450,143000,37450"
blo "143000,37450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WB_Halt"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*42 (CptPort
uid 217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,40625,142000,41375"
)
tg (CPTG
uid 219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 220,0
va (VaSet
font "courier,8,0"
)
xt "143000,40550,148500,41450"
st "MEM_ramOut"
blo "143000,41250"
)
s (Text
uid 3188,0
va (VaSet
font "courier,8,0"
)
xt "143000,41450,143000,41450"
blo "143000,41450"
)
)
thePort (LogicalPort
decl (Decl
n "MEM_ramOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*43 (CptPort
uid 921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 922,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "141250,32625,142000,33375"
)
tg (CPTG
uid 923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
font "courier,8,0"
)
xt "143000,32550,147000,33450"
st "MEM_BusB"
blo "143000,33250"
)
s (Text
uid 3189,0
va (VaSet
font "courier,8,0"
)
xt "143000,33450,143000,33450"
blo "143000,33450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MEM_BusB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 13,0
)
)
)
*44 (CptPort
uid 3734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3735,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144625,48000,145375,48750"
)
tg (CPTG
uid 3736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3737,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "144550,43500,145450,47000"
st "cpuwait"
blo "145250,47000"
)
s (Text
uid 3738,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "145450,47000,145450,47000"
blo "145450,47000"
)
)
thePort (LogicalPort
decl (Decl
n "cpuwait"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 15,0
)
)
)
]
shape (Rectangle
uid 222,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "142000,30000,174000,48000"
)
oxt "31000,2000,47000,18000"
ttg (MlTextGroup
uid 223,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 224,0
va (VaSet
font "courier,8,1"
)
xt "157750,38100,164750,39000"
st "multiCore_lib"
blo "157750,38800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 225,0
va (VaSet
font "courier,8,1"
)
xt "157750,39000,161750,39900"
st "localCPU"
blo "157750,39700"
tm "CptNameMgr"
)
*47 (Text
uid 226,0
va (VaSet
font "courier,8,1"
)
xt "157750,39900,159750,40800"
st "cpu1"
blo "157750,40600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 227,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 228,0
text (MLText
uid 229,0
va (VaSet
font "courier,8,0"
)
xt "142000,28000,142000,28000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 230,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "142250,46250,143750,47750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*48 (Net
uid 363,0
decl (Decl
n "MEM_MemWr1"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 3,0
)
declText (MLText
uid 364,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*49 (Net
uid 371,0
decl (Decl
n "PC1"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 4,0
)
declText (MLText
uid 372,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*50 (PortIoIn
uid 517,0
shape (CompositeShape
uid 518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 519,0
sl 0
ro 270
xt "53000,79625,54500,80375"
)
(Line
uid 520,0
sl 0
ro 270
xt "54500,80000,55000,80000"
pts [
"54500,80000"
"55000,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 522,0
va (VaSet
font "courier,8,0"
)
xt "50500,79550,52000,80450"
st "CLK"
ju 2
blo "52000,80250"
tm "WireNameMgr"
)
)
)
*51 (PortIoIn
uid 523,0
shape (CompositeShape
uid 524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 525,0
sl 0
ro 270
xt "53000,81625,54500,82375"
)
(Line
uid 526,0
sl 0
ro 270
xt "54500,82000,55000,82000"
pts [
"54500,82000"
"55000,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 528,0
va (VaSet
font "courier,8,0"
)
xt "49000,81550,52000,82450"
st "nReset"
ju 2
blo "52000,82250"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 535,0
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 10,0
)
declText (MLText
uid 536,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*53 (Net
uid 547,0
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 11,0
)
declText (MLText
uid 548,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*54 (PortIoIn
uid 565,0
shape (CompositeShape
uid 566,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 567,0
sl 0
ro 270
xt "53000,84625,54500,85375"
)
(Line
uid 568,0
sl 0
ro 270
xt "54500,85000,55000,85000"
pts [
"54500,85000"
"55000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 569,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 570,0
va (VaSet
font "courier,8,0"
)
xt "48000,84550,52000,85450"
st "ramState"
ju 2
blo "52000,85250"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 571,0
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 9
suid 13,0
)
declText (MLText
uid 572,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*56 (SaComponent
uid 677,0
optionalChildren [
*57 (CptPort
uid 609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 610,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100625,29250,101375,30000"
)
tg (CPTG
uid 611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 612,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "100550,30000,101450,31500"
st "CLK"
ju 2
blo "101250,30000"
)
s (Text
uid 3190,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "101450,30000,101450,30000"
ju 2
blo "101450,30000"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*58 (CptPort
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99625,29250,100375,30000"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 616,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "99550,30000,100450,33000"
st "nReset"
ju 2
blo "100250,30000"
)
s (Text
uid 3191,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "100450,30000,100450,30000"
ju 2
blo "100450,30000"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
o 2
)
)
)
*59 (CptPort
uid 617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,34625,85000,35375"
)
tg (CPTG
uid 619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 620,0
va (VaSet
font "courier,8,0"
)
xt "86000,34550,88000,35450"
st "Halt"
blo "86000,35250"
)
s (Text
uid 3192,0
va (VaSet
font "courier,8,0"
)
xt "86000,35450,86000,35450"
blo "86000,35450"
)
)
thePort (LogicalPort
decl (Decl
n "Halt"
t "std_logic"
o 3
)
)
)
*60 (CptPort
uid 621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,35625,85000,36375"
)
tg (CPTG
uid 623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 624,0
va (VaSet
font "courier,8,0"
)
xt "86000,35550,89500,36450"
st "MemRead"
blo "86000,36250"
)
s (Text
uid 3193,0
va (VaSet
font "courier,8,0"
)
xt "86000,36450,86000,36450"
blo "86000,36450"
)
)
thePort (LogicalPort
decl (Decl
n "MemRead"
t "std_logic"
o 4
)
)
)
*61 (CptPort
uid 625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,36625,85000,37375"
)
tg (CPTG
uid 627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 628,0
va (VaSet
font "courier,8,0"
)
xt "86000,36550,90000,37450"
st "MemWrite"
blo "86000,37250"
)
s (Text
uid 3194,0
va (VaSet
font "courier,8,0"
)
xt "86000,37450,86000,37450"
blo "86000,37450"
)
)
thePort (LogicalPort
decl (Decl
n "MemWrite"
t "std_logic"
o 5
)
)
)
*62 (CptPort
uid 629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86625,48000,87375,48750"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 632,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "86550,42500,87450,46000"
st "MemWait"
blo "87250,46000"
)
s (Text
uid 3195,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "87450,46000,87450,46000"
blo "87450,46000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MemWait"
t "std_logic"
o 6
)
)
)
*63 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,37625,85000,38375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
font "courier,8,0"
)
xt "86000,37550,89500,38450"
st "MemAddr"
blo "86000,38250"
)
s (Text
uid 3196,0
va (VaSet
font "courier,8,0"
)
xt "86000,38450,86000,38450"
blo "86000,38450"
)
)
thePort (LogicalPort
decl (Decl
n "MemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 7
)
)
)
*64 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,40625,85000,41375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
font "courier,8,0"
)
xt "86000,40550,90500,41450"
st "MemRdData"
blo "86000,41250"
)
s (Text
uid 3197,0
va (VaSet
font "courier,8,0"
)
xt "86000,41450,86000,41450"
blo "86000,41450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 8
)
)
)
*65 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,38625,85000,39375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
font "courier,8,0"
)
xt "86000,38550,90500,39450"
st "MemWrData"
blo "86000,39250"
)
s (Text
uid 3198,0
va (VaSet
font "courier,8,0"
)
xt "86000,39450,86000,39450"
blo "86000,39450"
)
)
thePort (LogicalPort
decl (Decl
n "MemWrData"
t "std_logic_vector"
b "(31 downto 0)"
o 9
)
)
)
*66 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104625,48000,105375,48750"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "104550,42500,105450,47000"
st "finalHalt"
blo "105250,47000"
)
s (Text
uid 3199,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "105450,47000,105450,47000"
blo "105450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "finalHalt"
t "std_logic"
o 10
)
)
)
*67 (CptPort
uid 649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 650,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85625,48000,86375,48750"
)
tg (CPTG
uid 651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 652,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "85550,42000,86450,46000"
st "aMemWait"
blo "86250,46000"
)
s (Text
uid 3200,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "86450,46000,86450,46000"
blo "86450,46000"
)
)
thePort (LogicalPort
decl (Decl
n "aMemWait"
t "std_logic"
o 11
)
)
)
*68 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,29250,99375,30000"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 656,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "98550,30000,99450,34500"
st "aMemState"
ju 2
blo "99250,30000"
)
s (Text
uid 3201,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "99450,30000,99450,30000"
ju 2
blo "99450,30000"
)
)
thePort (LogicalPort
decl (Decl
n "aMemState"
t "std_logic_vector"
b "(1 downto 0)"
o 12
)
)
)
*69 (CptPort
uid 657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 658,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103625,48000,104375,48750"
)
tg (CPTG
uid 659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 660,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "103550,43000,104450,47000"
st "aMemRead"
blo "104250,47000"
)
s (Text
uid 3202,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "104450,47000,104450,47000"
blo "104450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemRead"
t "std_logic"
o 13
)
)
)
*70 (CptPort
uid 661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 662,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102625,48000,103375,48750"
)
tg (CPTG
uid 663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 664,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "102550,42500,103450,47000"
st "aMemWrite"
blo "103250,47000"
)
s (Text
uid 3203,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "103450,47000,103450,47000"
blo "103450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemWrite"
t "std_logic"
o 14
)
)
)
*71 (CptPort
uid 665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 666,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100625,48000,101375,48750"
)
tg (CPTG
uid 667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 668,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "100550,43000,101450,47000"
st "aMemAddr"
blo "101250,47000"
)
s (Text
uid 3204,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "101450,47000,101450,47000"
blo "101450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 15
)
)
)
*72 (CptPort
uid 669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 670,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92625,48000,93375,48750"
)
tg (CPTG
uid 671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "92550,41500,93450,47000"
st "aMemRdData"
blo "93250,47000"
)
s (Text
uid 3205,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "93450,47000,93450,47000"
blo "93450,47000"
)
)
thePort (LogicalPort
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 16
)
)
)
*73 (CptPort
uid 673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 674,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101625,48000,102375,48750"
)
tg (CPTG
uid 675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 676,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "101550,41500,102450,47000"
st "aMemWrData"
blo "102250,47000"
)
s (Text
uid 3206,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "102450,47000,102450,47000"
blo "102450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemWrData"
t "std_logic_vector"
b "(31 downto 0)"
o 17
)
)
)
*74 (CptPort
uid 3771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3772,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94625,48000,95375,48750"
)
tg (CPTG
uid 3773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3774,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "94550,43000,95450,47000"
st "cMemAddr"
blo "95250,47000"
)
s (Text
uid 3775,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "95450,32000,96350,47000"
blo "88400,39750"
)
)
thePort (LogicalPort
decl (Decl
n "cMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 19
)
)
)
*75 (CptPort
uid 3776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3777,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,48000,107375,48750"
)
tg (CPTG
uid 3778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3779,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "106550,43000,107450,47000"
st "cMemData"
blo "107250,47000"
)
s (Text
uid 3780,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "107450,32000,108350,47000"
blo "100400,39750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cMemData"
t "std_logic_vector"
b "(31 downto 0)"
o 20
)
)
)
*76 (CptPort
uid 3781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3782,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,48000,106375,48750"
)
tg (CPTG
uid 3783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3784,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "105550,43500,106450,47000"
st "cMemHit"
blo "106250,47000"
)
s (Text
uid 3785,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "106450,42500,107350,47000"
blo "104650,45000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cMemHit"
t "std_logic"
o 21
)
)
)
*77 (CptPort
uid 3786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3787,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95625,48000,96375,48750"
)
tg (CPTG
uid 3788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3789,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "95550,41000,96450,47000"
st "cMemSnoopEn"
blo "96250,47000"
)
s (Text
uid 3790,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "96450,42500,97350,47000"
blo "94650,45000"
)
)
thePort (LogicalPort
decl (Decl
n "cMemSnoopEn"
t "std_logic"
o 18
)
)
)
]
shape (Rectangle
uid 678,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,30000,109000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 679,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 680,0
va (VaSet
font "courier,8,1"
)
xt "93000,38000,100000,38900"
st "multiCore_lib"
blo "93000,38700"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 681,0
va (VaSet
font "courier,8,1"
)
xt "93000,38900,96000,39800"
st "dcache"
blo "93000,39600"
tm "CptNameMgr"
)
*80 (Text
uid 682,0
va (VaSet
font "courier,8,1"
)
xt "93000,39800,96500,40700"
st "dcache1"
blo "93000,40500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 683,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 684,0
text (MLText
uid 685,0
va (VaSet
font "courier,8,0"
)
xt "99500,33000,99500,33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 686,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,46250,86750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*81 (SaComponent
uid 755,0
optionalChildren [
*82 (CptPort
uid 687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 688,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120625,29250,121375,30000"
)
tg (CPTG
uid 689,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 690,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "120550,31000,121450,32500"
st "CLK"
ju 2
blo "121250,31000"
)
s (Text
uid 3207,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "121450,31000,121450,31000"
ju 2
blo "121450,31000"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
o 1
)
)
)
*83 (CptPort
uid 691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 692,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119625,29250,120375,30000"
)
tg (CPTG
uid 693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 694,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "119550,31000,120450,34000"
st "nReset"
ju 2
blo "120250,31000"
)
s (Text
uid 3208,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "120450,31000,120450,31000"
ju 2
blo "120450,31000"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
o 2
)
)
)
*84 (CptPort
uid 695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 696,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,36625,135750,37375"
)
tg (CPTG
uid 697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 698,0
va (VaSet
font "courier,8,0"
)
xt "132000,36550,134000,37450"
st "Halt"
ju 2
blo "134000,37250"
)
s (Text
uid 3209,0
va (VaSet
font "courier,8,0"
)
xt "134000,37450,134000,37450"
ju 2
blo "134000,37450"
)
)
thePort (LogicalPort
decl (Decl
n "Halt"
t "std_logic"
o 3
)
)
)
*85 (CptPort
uid 699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 700,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,34625,135750,35375"
)
tg (CPTG
uid 701,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 702,0
va (VaSet
font "courier,8,0"
)
xt "130500,34550,134000,35450"
st "MemRead"
ju 2
blo "134000,35250"
)
s (Text
uid 3210,0
va (VaSet
font "courier,8,0"
)
xt "134000,35450,134000,35450"
ju 2
blo "134000,35450"
)
)
thePort (LogicalPort
decl (Decl
n "MemRead"
t "std_logic"
o 4
)
)
)
*86 (CptPort
uid 703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 704,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,35625,135750,36375"
)
tg (CPTG
uid 705,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 706,0
va (VaSet
font "courier,8,0"
)
xt "130000,35550,134000,36450"
st "MemWrite"
ju 2
blo "134000,36250"
)
s (Text
uid 3211,0
va (VaSet
font "courier,8,0"
)
xt "134000,36450,134000,36450"
ju 2
blo "134000,36450"
)
)
thePort (LogicalPort
decl (Decl
n "MemWrite"
t "std_logic"
o 5
)
)
)
*87 (CptPort
uid 707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 708,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132625,48000,133375,48750"
)
tg (CPTG
uid 709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 710,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "132550,43500,133450,47000"
st "MemWait"
blo "133250,47000"
)
s (Text
uid 3212,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "133450,47000,133450,47000"
blo "133450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MemWait"
t "std_logic"
o 6
)
)
)
*88 (CptPort
uid 711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 712,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,33625,135750,34375"
)
tg (CPTG
uid 713,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
font "courier,8,0"
)
xt "130500,33550,134000,34450"
st "MemAddr"
ju 2
blo "134000,34250"
)
s (Text
uid 3213,0
va (VaSet
font "courier,8,0"
)
xt "134000,34450,134000,34450"
ju 2
blo "134000,34450"
)
)
thePort (LogicalPort
decl (Decl
n "MemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 7
)
)
)
*89 (CptPort
uid 715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,40625,135750,41375"
)
tg (CPTG
uid 717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 718,0
va (VaSet
font "courier,8,0"
)
xt "129500,40550,134000,41450"
st "MemRdData"
ju 2
blo "134000,41250"
)
s (Text
uid 3214,0
va (VaSet
font "courier,8,0"
)
xt "134000,41450,134000,41450"
ju 2
blo "134000,41450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 8
)
)
)
*90 (CptPort
uid 719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 720,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,32625,135750,33375"
)
tg (CPTG
uid 721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 722,0
va (VaSet
font "courier,8,0"
)
xt "129500,32550,134000,33450"
st "MemWrData"
ju 2
blo "134000,33250"
)
s (Text
uid 3215,0
va (VaSet
font "courier,8,0"
)
xt "134000,33450,134000,33450"
ju 2
blo "134000,33450"
)
)
thePort (LogicalPort
decl (Decl
n "MemWrData"
t "std_logic_vector"
b "(31 downto 0)"
o 9
)
)
)
*91 (CptPort
uid 723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 724,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120625,48000,121375,48750"
)
tg (CPTG
uid 725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 726,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "120550,42500,121450,47000"
st "finalHalt"
blo "121250,47000"
)
s (Text
uid 3216,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "121450,47000,121450,47000"
blo "121450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "finalHalt"
t "std_logic"
o 10
)
)
)
*92 (CptPort
uid 727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 728,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133625,48000,134375,48750"
)
tg (CPTG
uid 729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 730,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "133550,43000,134450,47000"
st "aMemWait"
blo "134250,47000"
)
s (Text
uid 3217,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "134450,47000,134450,47000"
blo "134450,47000"
)
)
thePort (LogicalPort
decl (Decl
n "aMemWait"
t "std_logic"
o 11
)
)
)
*93 (CptPort
uid 731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 732,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118625,29250,119375,30000"
)
tg (CPTG
uid 733,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 734,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "118550,31000,119450,35500"
st "aMemState"
ju 2
blo "119250,31000"
)
s (Text
uid 3218,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "119450,31000,119450,31000"
ju 2
blo "119450,31000"
)
)
thePort (LogicalPort
decl (Decl
n "aMemState"
t "std_logic_vector"
b "(1 downto 0)"
o 12
)
)
)
*94 (CptPort
uid 735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 736,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119625,48000,120375,48750"
)
tg (CPTG
uid 737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 738,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "119550,43000,120450,47000"
st "aMemRead"
blo "120250,47000"
)
s (Text
uid 3219,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "120450,47000,120450,47000"
blo "120450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemRead"
t "std_logic"
o 13
)
)
)
*95 (CptPort
uid 739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 740,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118625,48000,119375,48750"
)
tg (CPTG
uid 741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "118550,42500,119450,47000"
st "aMemWrite"
blo "119250,47000"
)
s (Text
uid 3220,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "119450,47000,119450,47000"
blo "119450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemWrite"
t "std_logic"
o 14
)
)
)
*96 (CptPort
uid 743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 744,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117625,48000,118375,48750"
)
tg (CPTG
uid 745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 746,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "117550,43000,118450,47000"
st "aMemAddr"
blo "118250,47000"
)
s (Text
uid 3221,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "118450,47000,118450,47000"
blo "118450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 15
)
)
)
*97 (CptPort
uid 747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 748,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "124625,48000,125375,48750"
)
tg (CPTG
uid 749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 750,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "124550,41500,125450,47000"
st "aMemRdData"
blo "125250,47000"
)
s (Text
uid 3222,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "125450,47000,125450,47000"
blo "125450,47000"
)
)
thePort (LogicalPort
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 16
)
)
)
*98 (CptPort
uid 751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 752,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116625,48000,117375,48750"
)
tg (CPTG
uid 753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 754,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "116550,41500,117450,47000"
st "aMemWrData"
blo "117250,47000"
)
s (Text
uid 3223,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "117450,47000,117450,47000"
blo "117450,47000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aMemWrData"
t "std_logic_vector"
b "(31 downto 0)"
o 17
)
)
)
*99 (CptPort
uid 3791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3792,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127625,48000,128375,48750"
)
tg (CPTG
uid 3793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3794,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "127550,43000,128450,47000"
st "cMemAddr"
blo "128250,47000"
)
s (Text
uid 3795,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "128450,32000,129350,47000"
blo "121400,39750"
)
)
thePort (LogicalPort
decl (Decl
n "cMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 19
)
)
)
*100 (CptPort
uid 3796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3797,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113625,48000,114375,48750"
)
tg (CPTG
uid 3798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3799,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "113550,43000,114450,47000"
st "cMemData"
blo "114250,47000"
)
s (Text
uid 3800,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "114450,32000,115350,47000"
blo "107400,39750"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cMemData"
t "std_logic_vector"
b "(31 downto 0)"
o 20
)
)
)
*101 (CptPort
uid 3801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3802,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114625,48000,115375,48750"
)
tg (CPTG
uid 3803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3804,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "114550,43500,115450,47000"
st "cMemHit"
blo "115250,47000"
)
s (Text
uid 3805,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "115450,42500,116350,47000"
blo "113650,45000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cMemHit"
t "std_logic"
o 21
)
)
)
*102 (CptPort
uid 3806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3807,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "126625,48000,127375,48750"
)
tg (CPTG
uid 3808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3809,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "126550,41000,127450,47000"
st "cMemSnoopEn"
blo "127250,47000"
)
s (Text
uid 3810,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "127450,42500,128350,47000"
blo "125650,45000"
)
)
thePort (LogicalPort
decl (Decl
n "cMemSnoopEn"
t "std_logic"
o 18
)
)
)
]
shape (Rectangle
uid 756,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "112000,30000,135000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 757,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 758,0
va (VaSet
font "courier,8,1"
)
xt "120000,36000,127000,36900"
st "multiCore_lib"
blo "120000,36700"
tm "BdLibraryNameMgr"
)
*104 (Text
uid 759,0
va (VaSet
font "courier,8,1"
)
xt "120000,36900,123000,37800"
st "dcache"
blo "120000,37600"
tm "CptNameMgr"
)
*105 (Text
uid 760,0
va (VaSet
font "courier,8,1"
)
xt "120000,37800,124000,38700"
st "dchache2"
blo "120000,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 761,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 762,0
text (MLText
uid 763,0
va (VaSet
font "courier,8,0"
)
xt "125500,37000,125500,37000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 764,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "112250,46250,113750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*106 (SaComponent
uid 805,0
optionalChildren [
*107 (CptPort
uid 765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,60625,44000,61375"
)
tg (CPTG
uid 767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 768,0
va (VaSet
font "courier,8,0"
)
xt "45000,60550,46500,61450"
st "clk"
blo "45000,61250"
)
s (Text
uid 3224,0
va (VaSet
font "courier,8,0"
)
xt "45000,61450,45000,61450"
blo "45000,61450"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*108 (CptPort
uid 769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,61625,44000,62375"
)
tg (CPTG
uid 771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 772,0
va (VaSet
font "courier,8,0"
)
xt "45000,61550,48000,62450"
st "nReset"
blo "45000,62250"
)
s (Text
uid 3225,0
va (VaSet
font "courier,8,0"
)
xt "45000,62450,45000,62450"
blo "45000,62450"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
o 2
)
)
)
*109 (CptPort
uid 773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 774,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,72625,62750,73375"
)
tg (CPTG
uid 775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 776,0
va (VaSet
font "courier,8,0"
)
xt "57000,72550,61000,73450"
st "iMemRead"
ju 2
blo "61000,73250"
)
s (Text
uid 3226,0
va (VaSet
font "courier,8,0"
)
xt "61000,73450,61000,73450"
ju 2
blo "61000,73450"
)
)
thePort (LogicalPort
decl (Decl
n "iMemRead"
t "std_logic"
o 3
)
)
)
*110 (CptPort
uid 781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 782,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56625,56250,57375,57000"
)
tg (CPTG
uid 783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 784,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "56550,58000,57450,62000"
st "iMemAddr"
ju 2
blo "57250,58000"
)
s (Text
uid 3228,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "57450,58000,57450,58000"
ju 2
blo "57450,58000"
)
)
thePort (LogicalPort
decl (Decl
n "iMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
)
)
)
*111 (CptPort
uid 785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 786,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,56250,61375,57000"
)
tg (CPTG
uid 787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 788,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "60550,58000,61450,62000"
st "iMemData"
ju 2
blo "61250,58000"
)
s (Text
uid 3229,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "61450,58000,61450,58000"
ju 2
blo "61450,58000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "iMemData"
t "std_logic_vector"
b "(31 downto 0)"
o 6
)
)
)
*112 (CptPort
uid 789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,62625,44000,63375"
)
tg (CPTG
uid 791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 792,0
va (VaSet
font "courier,8,0"
)
xt "45000,62550,50500,63450"
st "aiMemState"
blo "45000,63250"
)
s (Text
uid 3230,0
va (VaSet
font "courier,8,0"
)
xt "45000,63450,45000,63450"
blo "45000,63450"
)
)
thePort (LogicalPort
decl (Decl
n "aiMemState"
t "std_logic_vector"
b "(1 downto 0)"
o 7
)
)
)
*113 (CptPort
uid 793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 794,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,73625,62750,74375"
)
tg (CPTG
uid 795,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 796,0
va (VaSet
font "courier,8,0"
)
xt "56500,73550,61000,74450"
st "aiMemData"
ju 2
blo "61000,74250"
)
s (Text
uid 3231,0
va (VaSet
font "courier,8,0"
)
xt "61000,74450,61000,74450"
ju 2
blo "61000,74450"
)
)
thePort (LogicalPort
decl (Decl
n "aiMemData"
t "std_logic_vector"
b "(31 downto 0)"
o 8
)
)
)
*114 (CptPort
uid 797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,69625,62750,70375"
)
tg (CPTG
uid 799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 800,0
va (VaSet
font "courier,8,0"
)
xt "56500,69550,61000,70450"
st "aiMemRead"
ju 2
blo "61000,70250"
)
s (Text
uid 3232,0
va (VaSet
font "courier,8,0"
)
xt "61000,70450,61000,70450"
ju 2
blo "61000,70450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aiMemRead"
t "std_logic"
o 9
)
)
)
*115 (CptPort
uid 801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,70625,62750,71375"
)
tg (CPTG
uid 803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 804,0
va (VaSet
font "courier,8,0"
)
xt "56500,70550,61000,71450"
st "aiMemAddr"
ju 2
blo "61000,71250"
)
s (Text
uid 3233,0
va (VaSet
font "courier,8,0"
)
xt "61000,71450,61000,71450"
ju 2
blo "61000,71450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aiMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 10
)
)
)
*116 (CptPort
uid 4725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4726,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,56250,60375,57000"
)
tg (CPTG
uid 4727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4728,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "59550,58000,60450,60000"
st "ihit"
ju 2
blo "60250,58000"
)
s (Text
uid 4729,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "60450,58000,61350,62500"
ju 2
blo "58650,60500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ihit"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 806,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,57000,62000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 807,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 808,0
va (VaSet
font "courier,8,1"
)
xt "47500,66000,54500,66900"
st "multiCore_lib"
blo "47500,66700"
tm "BdLibraryNameMgr"
)
*118 (Text
uid 809,0
va (VaSet
font "courier,8,1"
)
xt "47500,66900,52000,67800"
st "IcacheTop"
blo "47500,67600"
tm "CptNameMgr"
)
*119 (Text
uid 810,0
va (VaSet
font "courier,8,1"
)
xt "47500,67800,50500,68700"
st "icache"
blo "47500,68500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 811,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 812,0
text (MLText
uid 813,0
va (VaSet
font "courier,8,0"
)
xt "55000,60000,55000,60000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 814,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "44250,75250,45750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*120 (SaComponent
uid 855,0
optionalChildren [
*121 (CptPort
uid 815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151250,60625,152000,61375"
)
tg (CPTG
uid 817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 818,0
va (VaSet
font "courier,8,0"
)
xt "153000,60550,154500,61450"
st "clk"
blo "153000,61250"
)
s (Text
uid 3234,0
va (VaSet
font "courier,8,0"
)
xt "153000,61450,153000,61450"
blo "153000,61450"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*122 (CptPort
uid 819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151250,61625,152000,62375"
)
tg (CPTG
uid 821,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 822,0
va (VaSet
font "courier,8,0"
)
xt "153000,61550,156000,62450"
st "nReset"
blo "153000,62250"
)
s (Text
uid 3235,0
va (VaSet
font "courier,8,0"
)
xt "153000,62450,153000,62450"
blo "153000,62450"
)
)
thePort (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
o 2
)
)
)
*123 (CptPort
uid 823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151250,73625,152000,74375"
)
tg (CPTG
uid 825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
font "courier,8,0"
)
xt "153000,73550,157000,74450"
st "iMemRead"
blo "153000,74250"
)
s (Text
uid 3236,0
va (VaSet
font "courier,8,0"
)
xt "153000,74450,153000,74450"
blo "153000,74450"
)
)
thePort (LogicalPort
decl (Decl
n "iMemRead"
t "std_logic"
o 3
)
)
)
*124 (CptPort
uid 831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 832,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "163625,56250,164375,57000"
)
tg (CPTG
uid 833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 834,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "163550,58000,164450,62000"
st "iMemAddr"
ju 2
blo "164250,58000"
)
s (Text
uid 3238,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "164450,58000,164450,58000"
ju 2
blo "164450,58000"
)
)
thePort (LogicalPort
decl (Decl
n "iMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
)
)
)
*125 (CptPort
uid 835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 836,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167625,56250,168375,57000"
)
tg (CPTG
uid 837,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 838,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "167550,58000,168450,62000"
st "iMemData"
ju 2
blo "168250,58000"
)
s (Text
uid 3239,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "168450,58000,168450,58000"
ju 2
blo "168450,58000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "iMemData"
t "std_logic_vector"
b "(31 downto 0)"
o 6
)
)
)
*126 (CptPort
uid 839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151250,62625,152000,63375"
)
tg (CPTG
uid 841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 842,0
va (VaSet
font "courier,8,0"
)
xt "153000,62550,158500,63450"
st "aiMemState"
blo "153000,63250"
)
s (Text
uid 3240,0
va (VaSet
font "courier,8,0"
)
xt "153000,63450,153000,63450"
blo "153000,63450"
)
)
thePort (LogicalPort
decl (Decl
n "aiMemState"
t "std_logic_vector"
b "(1 downto 0)"
o 7
)
)
)
*127 (CptPort
uid 843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151250,74625,152000,75375"
)
tg (CPTG
uid 845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 846,0
va (VaSet
font "courier,8,0"
)
xt "153000,74550,157500,75450"
st "aiMemData"
blo "153000,75250"
)
s (Text
uid 3241,0
va (VaSet
font "courier,8,0"
)
xt "153000,75450,153000,75450"
blo "153000,75450"
)
)
thePort (LogicalPort
decl (Decl
n "aiMemData"
t "std_logic_vector"
b "(31 downto 0)"
o 8
)
)
)
*128 (CptPort
uid 847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 848,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151250,70625,152000,71375"
)
tg (CPTG
uid 849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 850,0
va (VaSet
font "courier,8,0"
)
xt "153000,70550,157500,71450"
st "aiMemRead"
blo "153000,71250"
)
s (Text
uid 3242,0
va (VaSet
font "courier,8,0"
)
xt "153000,71450,153000,71450"
blo "153000,71450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aiMemRead"
t "std_logic"
o 9
)
)
)
*129 (CptPort
uid 851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 852,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151250,69625,152000,70375"
)
tg (CPTG
uid 853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 854,0
va (VaSet
font "courier,8,0"
)
xt "153000,69550,157500,70450"
st "aiMemAddr"
blo "153000,70250"
)
s (Text
uid 3243,0
va (VaSet
font "courier,8,0"
)
xt "153000,70450,153000,70450"
blo "153000,70450"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aiMemAddr"
t "std_logic_vector"
b "(31 downto 0)"
o 10
)
)
)
*130 (CptPort
uid 4738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4739,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "169625,56250,170375,57000"
)
tg (CPTG
uid 4740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4741,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "169550,58000,170450,60000"
st "ihit"
ju 2
blo "170250,58000"
)
s (Text
uid 4742,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "170450,58000,171350,62500"
ju 2
blo "168650,60500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ihit"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 856,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "152000,57000,174000,78000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 857,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 858,0
va (VaSet
font "courier,8,1"
)
xt "162500,67000,169500,67900"
st "multiCore_lib"
blo "162500,67700"
tm "BdLibraryNameMgr"
)
*132 (Text
uid 859,0
va (VaSet
font "courier,8,1"
)
xt "162500,67900,167000,68800"
st "IcacheTop"
blo "162500,68600"
tm "CptNameMgr"
)
*133 (Text
uid 860,0
va (VaSet
font "courier,8,1"
)
xt "162500,68800,166000,69700"
st "icache1"
blo "162500,69500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 861,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 862,0
text (MLText
uid 863,0
va (VaSet
font "courier,8,0"
)
xt "163000,64000,163000,64000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 864,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "152250,76250,153750,77750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
)
archFileType "UNKNOWN"
)
*134 (Net
uid 883,0
decl (Decl
n "MemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 15,0
)
declText (MLText
uid 884,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*135 (Net
uid 955,0
decl (Decl
n "MEM_BusB1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 19,0
)
declText (MLText
uid 956,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*136 (Net
uid 967,0
decl (Decl
n "WB_Halt1"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 20,0
)
declText (MLText
uid 968,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*137 (GlobalConnector
uid 1041,0
shape (Circle
uid 1042,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "56000,79000,58000,81000"
radius 1000
)
name (Text
uid 1043,0
va (VaSet
font "courier,8,1"
)
xt "56750,79550,57250,80450"
st "G"
blo "56750,80250"
)
)
*138 (GlobalConnector
uid 1053,0
shape (Circle
uid 1054,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "56000,81000,58000,83000"
radius 1000
)
name (Text
uid 1055,0
va (VaSet
font "courier,8,1"
)
xt "56750,81550,57250,82450"
st "G"
blo "56750,82250"
)
)
*139 (Net
uid 1083,0
decl (Decl
n "iMemData1"
t "std_logic_vector"
b "(31 downto 0)"
o 16
suid 22,0
)
declText (MLText
uid 1084,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*140 (Blk
uid 1133,0
shape (Rectangle
uid 1134,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "88000,53000,131000,62000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1135,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 1136,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "107500,51650,114500,52550"
st "multiCore_lib"
blo "107500,52350"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 1137,0
va (VaSet
font "courier,8,1"
)
xt "107500,52550,114500,53450"
st "coheranceCont"
blo "107500,53250"
tm "BlkNameMgr"
)
*143 (Text
uid 1138,0
va (VaSet
font "courier,8,1"
)
xt "107500,53450,111000,54350"
st "ChrCont"
blo "107500,54150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1139,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1140,0
text (MLText
uid 1141,0
va (VaSet
font "courier,8,0"
)
xt "97500,66650,97500,66650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1142,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,60250,89750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"CLK"
"nReset"
"ramState"
"MemWait0"
"MemWait1"
"aMemAddr0"
"aMemAddr1"
"aMemRdData"
"aMemRead0"
"aMemRead1"
"aMemWrData0"
"aMemWrData1"
"aMemWrite0"
"aMemWrite1"
"busy"
"cMemData0"
"cMemHit0"
"finalHalt0"
"finalHalt1"
"HALT"
"aMemAddr"
"aMemRdData0"
"aMemRdData1"
"aMemRead"
"aMemWrite"
"cMemAddr0"
"cMemAddr1"
"cMemSnoopEn0"
"cMemSnoopEn1"
"cMemWait0"
"cMemWait1"
"cWait0"
"cWait1"
"cMemData1"
"cMemHit1"
"aMemWrData"
]
)
*144 (Blk
uid 1143,0
shape (Rectangle
uid 1144,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "69000,68000,146000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1145,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 1146,0
va (VaSet
font "courier,8,1"
)
xt "110500,71650,117500,72550"
st "multiCore_lib"
blo "110500,72350"
tm "BdLibraryNameMgr"
)
*146 (Text
uid 1147,0
va (VaSet
font "courier,8,1"
)
xt "110500,72550,114000,73450"
st "Arbitor"
blo "110500,73250"
tm "BlkNameMgr"
)
*147 (Text
uid 1148,0
va (VaSet
font "courier,8,1"
)
xt "110500,73450,113500,74350"
st "MemArb"
blo "110500,74150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1149,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1150,0
text (MLText
uid 1151,0
va (VaSet
font "courier,8,0"
)
xt "75500,78650,75500,78650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1152,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,73250,70750,74750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"CLK"
"nReset"
"ramQ"
"ramState"
"aiMemAddr1"
"aiMemRead1"
"aiMemData1"
"iMemRead1"
"ramAddr"
"ramData"
"ramRen"
"ramWen"
"aiMemRead0"
"aiMemAddr0"
"aMemRead"
"aMemWrite"
"aMemAddr"
"aMemRdData"
"arbWait1"
"arbWait0"
"busy"
"iMemRead0"
"aiMemData0"
"aMemWrData"
]
)
*148 (Net
uid 1221,0
decl (Decl
n "aMemRead1"
t "std_logic"
o 21
suid 33,0
)
declText (MLText
uid 1222,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*149 (Net
uid 1237,0
decl (Decl
n "aMemWrite1"
t "std_logic"
o 23
suid 35,0
)
declText (MLText
uid 1238,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*150 (Net
uid 1245,0
lang 11
decl (Decl
n "aMemWrData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
suid 36,0
)
declText (MLText
uid 1246,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*151 (Net
uid 1359,0
decl (Decl
n "iMemRead1"
t "std_logic"
o 25
suid 38,0
)
declText (MLText
uid 1360,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*152 (Net
uid 1367,0
decl (Decl
n "aiMemState"
t "std_logic_vector"
b "(1 downto 0)"
o 26
suid 39,0
)
declText (MLText
uid 1368,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*153 (GlobalConnector
uid 1379,0
shape (Circle
uid 1380,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "56000,84000,58000,86000"
radius 1000
)
name (Text
uid 1381,0
va (VaSet
font "courier,8,1"
)
xt "56750,84550,57250,85450"
st "G"
blo "56750,85250"
)
)
*154 (Net
uid 1411,0
lang 11
decl (Decl
n "aiMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 41,0
)
declText (MLText
uid 1412,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*155 (Net
uid 1467,0
lang 11
decl (Decl
n "aMemRdData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 31
suid 45,0
)
declText (MLText
uid 1468,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*156 (Net
uid 1549,0
decl (Decl
n "ramAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 32
suid 49,0
)
declText (MLText
uid 1550,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*157 (Net
uid 1559,0
decl (Decl
n "ramRen"
t "std_logic"
o 33
suid 51,0
)
declText (MLText
uid 1560,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*158 (Net
uid 1571,0
decl (Decl
n "ramWen"
t "std_logic"
o 34
suid 54,0
)
declText (MLText
uid 1572,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*159 (Net
uid 1587,0
decl (Decl
n "ramData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 56,0
)
declText (MLText
uid 1588,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*160 (PortIoOut
uid 1589,0
shape (CompositeShape
uid 1590,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1591,0
sl 0
xt "91625,76500,92375,78000"
)
(Line
uid 1592,0
sl 0
xt "92000,76000,92000,76500"
pts [
"92000,76000"
"92000,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1593,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1594,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "91550,79000,92450,82000"
st "ramWen"
blo "91750,79000"
tm "WireNameMgr"
)
)
)
*161 (PortIoOut
uid 1601,0
shape (CompositeShape
uid 1602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1603,0
sl 0
xt "93625,76500,94375,78000"
)
(Line
uid 1604,0
sl 0
xt "94000,76000,94000,76500"
pts [
"94000,76000"
"94000,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1605,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1606,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "93550,79000,94450,82000"
st "ramRen"
blo "93750,79000"
tm "WireNameMgr"
)
)
)
*162 (PortIoOut
uid 1607,0
shape (CompositeShape
uid 1608,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1609,0
sl 0
xt "95625,76500,96375,78000"
)
(Line
uid 1610,0
sl 0
xt "96000,76000,96000,76500"
pts [
"96000,76000"
"96000,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1611,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1612,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "95550,79000,96450,82500"
st "ramAddr"
blo "95750,79000"
tm "WireNameMgr"
)
)
)
*163 (PortIoOut
uid 1613,0
shape (CompositeShape
uid 1614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1615,0
sl 0
xt "98625,76500,99375,78000"
)
(Line
uid 1616,0
sl 0
xt "99000,76000,99000,76500"
pts [
"99000,76000"
"99000,76500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "98550,79000,99450,82500"
st "ramData"
blo "98750,79000"
tm "WireNameMgr"
)
)
)
*164 (PortIoIn
uid 1619,0
shape (CompositeShape
uid 1620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1621,0
sl 0
ro 180
xt "89625,76500,90375,78000"
)
(Line
uid 1622,0
sl 0
ro 180
xt "90000,76000,90000,76500"
pts [
"90000,76500"
"90000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1623,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "89550,79000,90450,81000"
st "ramQ"
blo "89750,79000"
tm "WireNameMgr"
)
)
)
*165 (Net
uid 1635,0
decl (Decl
n "ramQ"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 36
suid 59,0
)
declText (MLText
uid 1636,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*166 (Net
uid 2794,0
lang 11
decl (Decl
n "aMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 22
suid 68,0
)
declText (MLText
uid 2795,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*167 (Net
uid 2796,0
decl (Decl
n "finalHalt1"
t "std_logic"
o 41
suid 69,0
)
declText (MLText
uid 2797,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*168 (Net
uid 2880,0
decl (Decl
n "MEM_Out1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 5
suid 71,0
)
declText (MLText
uid 2881,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*169 (Net
uid 3046,0
decl (Decl
n "MEM_MEM2REG1"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 72,0
)
declText (MLText
uid 3047,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*170 (Net
uid 3066,0
decl (Decl
n "aiMemRead1"
t "std_logic"
o 43
suid 74,0
)
declText (MLText
uid 3067,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*171 (Net
uid 3116,0
lang 11
decl (Decl
n "aiMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 44
suid 81,0
)
declText (MLText
uid 3117,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*172 (Net
uid 3118,0
decl (Decl
n "MemWait1"
t "std_logic"
o 47
suid 82,0
)
declText (MLText
uid 3119,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*173 (Net
uid 3608,0
decl (Decl
n "PC0"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 1
suid 85,0
)
declText (MLText
uid 3609,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*174 (Net
uid 3612,0
decl (Decl
n "iMemData0"
t "std_logic_vector"
b "(31 downto 0)"
o 15
suid 87,0
)
declText (MLText
uid 3613,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*175 (Net
uid 3614,0
decl (Decl
n "aiMemRead0"
t "std_logic"
o 45
suid 88,0
)
declText (MLText
uid 3615,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*176 (Net
uid 3616,0
lang 11
decl (Decl
n "aiMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 46
suid 89,0
)
declText (MLText
uid 3617,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*177 (Net
uid 3622,0
decl (Decl
n "WB_Halt0"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 92,0
)
declText (MLText
uid 3623,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*178 (Net
uid 3624,0
decl (Decl
n "MEM_MEM2REG0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 93,0
)
declText (MLText
uid 3625,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*179 (Net
uid 3626,0
decl (Decl
n "MEM_MemWr0"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 94,0
)
declText (MLText
uid 3627,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*180 (Net
uid 3628,0
decl (Decl
n "MEM_Out0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 6
suid 95,0
)
declText (MLText
uid 3629,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*181 (Net
uid 3630,0
decl (Decl
n "MEM_BusB0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 96,0
)
declText (MLText
uid 3631,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*182 (Net
uid 3632,0
decl (Decl
n "MemRdData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 97,0
)
declText (MLText
uid 3633,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*183 (Net
uid 3634,0
lang 11
decl (Decl
n "aMemRdData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 29
suid 98,0
)
declText (MLText
uid 3635,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*184 (Net
uid 3638,0
decl (Decl
n "aMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 39
suid 100,0
)
declText (MLText
uid 3639,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*185 (Net
uid 3640,0
decl (Decl
n "aMemWrData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 20
suid 101,0
)
declText (MLText
uid 3641,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*186 (Net
uid 3642,0
decl (Decl
n "aMemWrite0"
t "std_logic"
o 19
suid 102,0
)
declText (MLText
uid 3643,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*187 (Net
uid 3644,0
decl (Decl
n "aMemRead0"
t "std_logic"
o 18
suid 103,0
)
declText (MLText
uid 3645,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*188 (Net
uid 3646,0
decl (Decl
n "finalHalt0"
t "std_logic"
o 40
suid 104,0
)
declText (MLText
uid 3647,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*189 (Net
uid 3648,0
decl (Decl
n "MemWait0"
t "std_logic"
o 17
suid 105,0
)
declText (MLText
uid 3649,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*190 (HdlText
uid 3722,0
optionalChildren [
*191 (EmbeddedText
uid 3743,0
commentText (CommentText
uid 3744,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3745,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "77000,58000,95000,63000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3746,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "77200,58200,94700,62700"
st "
-- cpu0Stop 1                                        
cpuwait0 <= (arbWait0 or cwait0);
aMemWait0 <= '1' when cMemWait0 ='1' else -- normal control over dcache
            '1' when MemWait0 ='0' and cpuwait0 ='1' else -- need to keep dcache in update while pipe is paused
            '1' when ((wb_halt0 xor  wb_halt1)='1') else -- dcache halt dump needs to wait on other cache
            '0';
            

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3723,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "68000,51000,77000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3724,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 3725,0
va (VaSet
font "courier,8,1"
)
xt "68250,53100,76250,54000"
st "cpuNdcacheStop0"
blo "68250,53800"
tm "HdlTextNameMgr"
)
*193 (Text
uid 3726,0
va (VaSet
font "courier,8,1"
)
xt "68250,54000,68750,54900"
st "1"
blo "68250,54700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3727,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "68250,56250,69750,57750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*194 (HdlText
uid 3728,0
optionalChildren [
*195 (EmbeddedText
uid 3739,0
commentText (CommentText
uid 3740,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3741,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "147000,58000,165000,63000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3742,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "147200,58200,164700,62700"
st "
-- cpu1Stop 2                                        
cpuwait1 <= (arbWait1 or cwait1);
aMemWait1 <= '1' when cMemWait1 ='1' else -- normal control over dcache
            '1' when MemWait1 ='0' and cpuwait1 ='1' else -- need to keep dcache in update while pipe is paused
            '1' when ((wb_halt0 xor  wb_halt1)='1') else -- dcache halt dump needs to wait on other dcache halt
            '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3729,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "142000,52000,150000,59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3730,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
uid 3731,0
va (VaSet
font "courier,8,1"
)
xt "142250,55100,149750,56000"
st "cpuNdcahceStop"
blo "142250,55800"
tm "HdlTextNameMgr"
)
*197 (Text
uid 3732,0
va (VaSet
font "courier,8,1"
)
xt "142250,56000,142750,56900"
st "2"
blo "142250,56700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 3733,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "142250,57250,143750,58750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*198 (Net
uid 3755,0
decl (Decl
n "cpuwait0"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 108,0
)
declText (MLText
uid 3756,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*199 (Net
uid 3765,0
decl (Decl
n "cpuwait1"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 110,0
)
declText (MLText
uid 3766,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*200 (Net
uid 3859,0
decl (Decl
n "cMemSnoopEn0"
t "std_logic"
o 51
suid 117,0
)
declText (MLText
uid 3860,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*201 (Net
uid 3861,0
lang 11
decl (Decl
n "cMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 50
suid 118,0
)
declText (MLText
uid 3862,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*202 (Net
uid 3863,0
decl (Decl
n "cMemHit0"
t "std_logic"
o 52
suid 119,0
)
declText (MLText
uid 3864,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*203 (Net
uid 3865,0
lang 11
decl (Decl
n "cMemData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 53
suid 120,0
)
declText (MLText
uid 3866,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*204 (Net
uid 3909,0
decl (Decl
n "cWait1"
t "std_logic"
o 57
suid 126,0
)
declText (MLText
uid 3910,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*205 (Net
uid 3921,0
decl (Decl
n "cWait0"
t "std_logic"
o 58
suid 128,0
)
declText (MLText
uid 3922,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*206 (Net
uid 3973,0
decl (Decl
n "aMemRead"
t "std_logic"
o 59
suid 132,0
)
declText (MLText
uid 3974,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*207 (Net
uid 3975,0
decl (Decl
n "aMemWrite"
t "std_logic"
o 60
suid 133,0
)
declText (MLText
uid 3976,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*208 (Net
uid 3977,0
lang 11
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 61
suid 134,0
)
declText (MLText
uid 3978,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*209 (Net
uid 3989,0
lang 11
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 62
suid 136,0
)
declText (MLText
uid 3990,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*210 (Net
uid 4587,0
decl (Decl
n "arbWait1"
t "std_logic"
o 65
suid 141,0
)
declText (MLText
uid 4588,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*211 (Net
uid 4589,0
decl (Decl
n "arbWait0"
t "std_logic"
o 64
suid 142,0
)
declText (MLText
uid 4590,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*212 (Net
uid 4607,0
decl (Decl
n "busy"
t "std_logic"
o 63
suid 145,0
)
declText (MLText
uid 4608,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*213 (Net
uid 4617,0
decl (Decl
n "cMemWait0"
t "std_logic"
o 28
suid 146,0
)
declText (MLText
uid 4618,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*214 (Net
uid 4627,0
decl (Decl
n "aMemWait0"
t "std_logic"
o 66
suid 148,0
)
declText (MLText
uid 4628,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*215 (Net
uid 4687,0
decl (Decl
n "cMemWait1"
t "std_logic"
o 30
suid 149,0
)
declText (MLText
uid 4688,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*216 (Net
uid 4721,0
decl (Decl
n "aMemWait1"
t "std_logic"
o 67
suid 151,0
)
declText (MLText
uid 4722,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*217 (Net
uid 4736,0
decl (Decl
n "ihit0"
t "std_logic"
o 68
suid 153,0
)
declText (MLText
uid 4737,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*218 (Net
uid 4749,0
decl (Decl
n "ihit1"
t "std_logic"
o 69
suid 155,0
)
declText (MLText
uid 4750,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*219 (Net
uid 4773,0
decl (Decl
n "iMemRead0"
t "std_logic"
o 70
suid 158,0
)
declText (MLText
uid 4774,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*220 (Net
uid 4775,0
decl (Decl
n "aiMemData0"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 159,0
)
declText (MLText
uid 4776,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*221 (PortIoOut
uid 4978,0
shape (CompositeShape
uid 4979,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4980,0
sl 0
ro 270
xt "124500,65625,126000,66375"
)
(Line
uid 4981,0
sl 0
ro 270
xt "124000,66000,124500,66000"
pts [
"124000,66000"
"124500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4982,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4983,0
va (VaSet
font "courier,8,0"
)
xt "127000,65550,129000,66450"
st "HALT"
blo "127000,66250"
tm "WireNameMgr"
)
)
)
*222 (Net
uid 4992,0
decl (Decl
n "HALT"
t "std_logic"
o 72
suid 161,0
)
declText (MLText
uid 4993,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*223 (Net
uid 5054,0
lang 11
decl (Decl
n "cMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 54
suid 163,0
)
declText (MLText
uid 5055,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*224 (Net
uid 5066,0
lang 11
decl (Decl
n "cMemSnoopEn1"
t "std_logic"
o 73
suid 164,0
)
declText (MLText
uid 5067,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*225 (Net
uid 5094,0
lang 11
decl (Decl
n "cMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 56
suid 167,0
)
declText (MLText
uid 5095,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*226 (Net
uid 5096,0
decl (Decl
n "cMemHit1"
t "std_logic"
o 55
suid 168,0
)
declText (MLText
uid 5097,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*227 (Net
uid 5108,0
decl (Decl
n "aMemWrData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 74
suid 170,0
)
declText (MLText
uid 5109,0
va (VaSet
isHidden 1
font "courier,8,0"
)
)
)
*228 (Wire
uid 357,0
shape (OrthoPolyLine
uid 358,0
va (VaSet
vasetType 3
)
xt "57000,48750,57000,56250"
pts [
"57000,48750"
"57000,56250"
]
)
start &20
end &110
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "57000,51000,57900,52500"
st "PC0"
blo "57200,51000"
tm "WireNameMgr"
)
)
on &173
)
*229 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "135750,36000,141250,36000"
pts [
"141250,36000"
"135750,36000"
]
)
start &38
end &86
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
font "courier,8,0"
)
xt "136000,35100,141500,36000"
st "MEM_MemWr1"
blo "136000,35800"
tm "WireNameMgr"
)
)
on &48
)
*230 (Wire
uid 373,0
shape (OrthoPolyLine
uid 374,0
va (VaSet
vasetType 3
)
xt "164000,48750,164000,56250"
pts [
"164000,48750"
"164000,53000"
"164000,56250"
]
)
start &37
end &124
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "163100,52500,164000,54000"
st "PC1"
blo "163800,54000"
tm "WireNameMgr"
)
)
on &49
)
*231 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "135750,34000,141250,34000"
pts [
"141250,34000"
"135750,34000"
]
)
start &39
end &88
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
font "courier,8,0"
)
xt "136000,33100,140000,34000"
st "MEM_Out1"
blo "136000,33800"
tm "WireNameMgr"
)
)
on &168
)
*232 (Wire
uid 537,0
shape (OrthoPolyLine
uid 538,0
va (VaSet
vasetType 3
)
xt "55000,80000,56000,80000"
pts [
"55000,80000"
"56000,80000"
]
)
start &50
end &137
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
font "courier,8,0"
)
xt "59000,79100,60500,80000"
st "CLK"
blo "59000,79800"
tm "WireNameMgr"
)
)
on &52
)
*233 (Wire
uid 541,0
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
)
xt "51000,27000,51000,29250"
pts [
"51000,27000"
"51000,29250"
]
)
end &15
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "50350,26000,51250,27500"
st "CLK"
blo "51050,27500"
tm "WireNameMgr"
)
)
on &52
)
*234 (Wire
uid 549,0
shape (OrthoPolyLine
uid 550,0
va (VaSet
vasetType 3
)
xt "55000,82000,56000,82000"
pts [
"55000,82000"
"56000,82000"
]
)
start &51
end &138
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
font "courier,8,0"
)
xt "59000,81100,62000,82000"
st "nReset"
blo "59000,81800"
tm "WireNameMgr"
)
)
on &53
)
*235 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
)
xt "49000,27000,49000,29250"
pts [
"49000,27000"
"49000,29250"
]
)
end &16
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "48350,25000,49250,28000"
st "nReset"
blo "49050,28000"
tm "WireNameMgr"
)
)
on &53
)
*236 (Wire
uid 573,0
shape (OrthoPolyLine
uid 574,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,85000,56000,85000"
pts [
"55000,85000"
"56000,85000"
]
)
start &54
end &153
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
font "courier,8,0"
)
xt "59000,84100,63000,85000"
st "ramState"
blo "59000,84800"
tm "WireNameMgr"
)
)
on &55
)
*237 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,27000,47000,29250"
pts [
"47000,27000"
"47000,29250"
]
)
end &17
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "46350,24000,47250,28000"
st "ramState"
blo "47050,28000"
tm "WireNameMgr"
)
)
on &55
)
*238 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "149000,27000,149000,29250"
pts [
"149000,27000"
"149000,29250"
]
)
end &34
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "148100,25000,149000,29000"
st "ramState"
blo "148800,29000"
tm "WireNameMgr"
)
)
on &55
)
*239 (Wire
uid 597,0
shape (OrthoPolyLine
uid 598,0
va (VaSet
vasetType 3
)
xt "151000,27000,151000,29250"
pts [
"151000,27000"
"151000,29250"
]
)
end &32
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 602,0
va (VaSet
font "courier,8,0"
)
xt "151000,28100,152500,29000"
st "CLK"
blo "151000,28800"
tm "WireNameMgr"
)
)
on &52
)
*240 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "150000,27000,150000,29250"
pts [
"150000,27000"
"150000,29250"
]
)
end &33
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "149100,26000,150000,29000"
st "nReset"
blo "149800,29000"
tm "WireNameMgr"
)
)
on &53
)
*241 (Wire
uid 865,0
shape (OrthoPolyLine
uid 866,0
va (VaSet
vasetType 3
)
xt "41000,61000,43250,61000"
pts [
"41000,61000"
"43250,61000"
]
)
end &107
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 868,0
va (VaSet
font "courier,8,0"
)
xt "35000,60100,36500,61000"
st "CLK"
blo "35000,60800"
tm "WireNameMgr"
)
)
on &52
)
*242 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "41000,62000,43250,62000"
pts [
"41000,62000"
"43250,62000"
]
)
end &108
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
font "courier,8,0"
)
xt "35000,61100,38000,62000"
st "nReset"
blo "35000,61800"
tm "WireNameMgr"
)
)
on &53
)
*243 (Wire
uid 885,0
shape (OrthoPolyLine
uid 886,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,41000,141250,41000"
pts [
"135750,41000"
"141250,41000"
]
)
start &89
end &42
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 888,0
va (VaSet
font "courier,8,0"
)
xt "136000,42100,140500,43000"
st "MemRdData"
blo "136000,42800"
tm "WireNameMgr"
)
)
on &134
)
*244 (Wire
uid 895,0
shape (OrthoPolyLine
uid 896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "119000,27000,119000,29250"
pts [
"119000,27000"
"119000,29250"
]
)
end &93
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 898,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "117100,23000,118000,27000"
st "ramState"
blo "117800,27000"
tm "WireNameMgr"
)
)
on &55
)
*245 (Wire
uid 901,0
shape (OrthoPolyLine
uid 902,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,27000,99000,29250"
pts [
"99000,27000"
"99000,29250"
]
)
end &68
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
font "courier,8,0"
)
xt "95000,26100,99000,27000"
st "ramState"
blo "95000,26800"
tm "WireNameMgr"
)
)
on &55
)
*246 (Wire
uid 945,0
shape (OrthoPolyLine
uid 946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,39000,84250,39000"
pts [
"76750,39000"
"81000,39000"
"84250,39000"
]
)
start &26
end &65
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 948,0
va (VaSet
font "courier,8,0"
)
xt "77000,38100,81500,39000"
st "MEM_BusB0"
blo "77000,38800"
tm "WireNameMgr"
)
)
on &181
)
*247 (Wire
uid 957,0
shape (OrthoPolyLine
uid 958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "135750,33000,141250,33000"
pts [
"141250,33000"
"135750,33000"
]
)
start &43
end &90
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
font "courier,8,0"
)
xt "136000,32100,140500,33000"
st "MEM_BusB1"
blo "136000,32800"
tm "WireNameMgr"
)
)
on &135
)
*248 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "139000,37000,141250,37000"
pts [
"141250,37000"
"139000,37000"
]
)
start &41
ss 0
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 972,0
va (VaSet
font "courier,8,0"
)
xt "139000,36100,143000,37000"
st "WB_Halt1"
blo "139000,36800"
tm "WireNameMgr"
)
)
on &136
)
*249 (Wire
uid 979,0
shape (OrthoPolyLine
uid 980,0
va (VaSet
vasetType 3
)
xt "121000,27000,121000,29250"
pts [
"121000,27000"
"121000,29250"
]
)
end &82
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 982,0
va (VaSet
font "courier,8,0"
)
xt "120250,26100,121750,27000"
st "CLK"
blo "120250,26800"
tm "WireNameMgr"
)
)
on &52
)
*250 (Wire
uid 991,0
shape (OrthoPolyLine
uid 992,0
va (VaSet
vasetType 3
)
xt "101000,27000,101000,29250"
pts [
"101000,27000"
"101000,29250"
]
)
end &57
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 994,0
va (VaSet
font "courier,8,0"
)
xt "100250,26100,101750,27000"
st "CLK"
blo "100250,26800"
tm "WireNameMgr"
)
)
on &52
)
*251 (Wire
uid 997,0
shape (OrthoPolyLine
uid 998,0
va (VaSet
vasetType 3
)
xt "100000,27000,100000,29250"
pts [
"100000,27000"
"100000,29250"
]
)
end &58
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1000,0
va (VaSet
font "courier,8,0"
)
xt "98250,26100,101250,27000"
st "nReset"
blo "98250,26800"
tm "WireNameMgr"
)
)
on &53
)
*252 (Wire
uid 1003,0
shape (OrthoPolyLine
uid 1004,0
va (VaSet
vasetType 3
)
xt "120000,27000,120000,29250"
pts [
"120000,27000"
"120000,29250"
]
)
end &83
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1006,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "119100,22000,120000,25000"
st "nReset"
blo "119800,25000"
tm "WireNameMgr"
)
)
on &53
)
*253 (Wire
uid 1023,0
shape (OrthoPolyLine
uid 1024,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,63000,43250,63000"
pts [
"41000,63000"
"43250,63000"
]
)
end &112
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1026,0
va (VaSet
font "courier,8,0"
)
xt "35000,62100,39000,63000"
st "ramState"
blo "35000,62800"
tm "WireNameMgr"
)
)
on &55
)
*254 (Wire
uid 1029,0
shape (OrthoPolyLine
uid 1030,0
va (VaSet
vasetType 3
)
xt "149000,61000,151250,61000"
pts [
"149000,61000"
"151250,61000"
]
)
end &121
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1032,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "148250,60100,149750,61000"
st "CLK"
blo "148250,60800"
tm "WireNameMgr"
)
)
on &52
)
*255 (Wire
uid 1035,0
shape (OrthoPolyLine
uid 1036,0
va (VaSet
vasetType 3
)
xt "149000,62000,151250,62000"
pts [
"149000,62000"
"151250,62000"
]
)
end &122
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1038,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "149250,61100,152250,62000"
st "nReset"
blo "149250,61800"
tm "WireNameMgr"
)
)
on &53
)
*256 (Wire
uid 1079,0
shape (OrthoPolyLine
uid 1080,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "168000,48750,168000,56250"
pts [
"168000,56250"
"168000,53000"
"168000,48750"
]
)
start &125
end &36
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1082,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "168100,50500,169000,55000"
st "iMemData1"
blo "168800,55000"
tm "WireNameMgr"
)
)
on &139
)
*257 (Wire
uid 1085,0
shape (OrthoPolyLine
uid 1086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,48750,61000,56250"
pts [
"61000,56250"
"61000,48750"
]
)
start &111
end &19
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1088,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "61100,50500,62000,55000"
st "iMemData0"
blo "61800,55000"
tm "WireNameMgr"
)
)
on &174
)
*258 (Wire
uid 1171,0
shape (OrthoPolyLine
uid 1172,0
va (VaSet
vasetType 3
)
xt "104000,48750,104000,53000"
pts [
"104000,48750"
"104000,53000"
]
)
start &69
end &140
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1176,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "104100,54500,105000,59000"
st "aMemRead0"
blo "104800,59000"
tm "WireNameMgr"
)
)
on &187
)
*259 (Wire
uid 1179,0
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
)
xt "103000,48750,103000,53000"
pts [
"103000,48750"
"103000,53000"
]
)
start &70
end &140
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1184,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "103100,53500,104000,59000"
st "aMemWrite0"
blo "103800,59000"
tm "WireNameMgr"
)
)
on &186
)
*260 (Wire
uid 1187,0
shape (OrthoPolyLine
uid 1188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "102000,48750,102000,53000"
pts [
"102000,48750"
"102000,53000"
]
)
start &73
end &140
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1192,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "102100,53000,103000,59000"
st "aMemWrData0"
blo "102800,59000"
tm "WireNameMgr"
)
)
on &185
)
*261 (Wire
uid 1195,0
shape (OrthoPolyLine
uid 1196,0
va (VaSet
vasetType 3
)
xt "76750,41000,84250,41000"
pts [
"84250,41000"
"81000,41000"
"76750,41000"
]
)
start &64
end &25
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1198,0
va (VaSet
font "courier,8,0"
)
xt "77000,40100,82500,41000"
st "MemRdData0"
blo "77000,40800"
tm "WireNameMgr"
)
)
on &182
)
*262 (Wire
uid 1223,0
shape (OrthoPolyLine
uid 1224,0
va (VaSet
vasetType 3
)
xt "120000,48750,120000,53000"
pts [
"120000,48750"
"120000,53000"
]
)
start &94
end &140
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1228,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "119100,54500,120000,59000"
st "aMemRead1"
blo "119800,59000"
tm "WireNameMgr"
)
)
on &148
)
*263 (Wire
uid 1231,0
shape (OrthoPolyLine
uid 1232,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,48750,118000,53000"
pts [
"118000,48750"
"118000,53000"
]
)
start &96
end &140
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1236,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "117100,54500,118000,59000"
st "aMemAddr1"
blo "117800,59000"
tm "WireNameMgr"
)
)
on &166
)
*264 (Wire
uid 1239,0
shape (OrthoPolyLine
uid 1240,0
va (VaSet
vasetType 3
)
xt "119000,48750,119000,53000"
pts [
"119000,48750"
"119000,53000"
]
)
start &95
end &140
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1244,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "118100,53500,119000,59000"
st "aMemWrite1"
blo "118800,59000"
tm "WireNameMgr"
)
)
on &149
)
*265 (Wire
uid 1247,0
shape (OrthoPolyLine
uid 1248,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "117000,48750,117000,53000"
pts [
"117000,48750"
"117000,53000"
]
)
start &98
end &140
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1252,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "116100,53000,117000,59000"
st "aMemWrData1"
blo "116800,59000"
tm "WireNameMgr"
)
)
on &150
)
*266 (Wire
uid 1369,0
shape (OrthoPolyLine
uid 1370,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "149000,63000,151250,63000"
pts [
"149000,63000"
"151250,63000"
]
)
end &126
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1372,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "138250,62100,143750,63000"
st "aiMemState"
blo "138250,62800"
tm "WireNameMgr"
)
)
on &152
)
*267 (Wire
uid 1413,0
shape (OrthoPolyLine
uid 1414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146000,75000,151250,75000"
pts [
"146000,75000"
"151250,75000"
]
)
start &144
end &127
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1418,0
va (VaSet
font "courier,8,0"
)
xt "140000,74100,145500,75000"
st "aiMemData1"
blo "140000,74800"
tm "WireNameMgr"
)
)
on &154
)
*268 (Wire
uid 1445,0
shape (OrthoPolyLine
uid 1446,0
va (VaSet
vasetType 3
)
xt "77000,56000,88000,56000"
pts [
"88000,56000"
"77000,56000"
]
)
start &140
end &190
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1450,0
va (VaSet
font "courier,8,0"
)
xt "82000,55100,86500,56000"
st "cMemWait0"
blo "82000,55800"
tm "WireNameMgr"
)
)
on &213
)
*269 (Wire
uid 1453,0
shape (OrthoPolyLine
uid 1454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,48750,93000,53000"
pts [
"93000,53000"
"93000,48750"
]
)
start &140
end &72
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1458,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "92100,53000,93000,59000"
st "aMemRdData0"
blo "92800,59000"
tm "WireNameMgr"
)
)
on &183
)
*270 (Wire
uid 1461,0
shape (OrthoPolyLine
uid 1462,0
va (VaSet
vasetType 3
)
xt "131000,56000,142000,56000"
pts [
"131000,56000"
"142000,56000"
]
)
start &140
end &194
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1466,0
va (VaSet
font "courier,8,0"
)
xt "136000,55100,140500,56000"
st "cMemWait1"
blo "136000,55800"
tm "WireNameMgr"
)
)
on &215
)
*271 (Wire
uid 1469,0
shape (OrthoPolyLine
uid 1470,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,48750,125000,53000"
pts [
"125000,53000"
"125000,48750"
]
)
start &140
end &97
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1474,0
ro 90
va (VaSet
font "courier,8,0"
)
xt "125000,54000,125900,60000"
st "aMemRdData1"
blo "125200,54000"
tm "WireNameMgr"
)
)
on &155
)
*272 (Wire
uid 1543,0
shape (OrthoPolyLine
uid 1544,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96000,75000,96000,76000"
pts [
"96000,75000"
"96000,76000"
]
)
start &144
end &162
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1548,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "96100,70500,97000,74000"
st "ramAddr"
blo "96800,74000"
tm "WireNameMgr"
)
)
on &156
)
*273 (Wire
uid 1553,0
shape (OrthoPolyLine
uid 1554,0
va (VaSet
vasetType 3
)
xt "94000,75000,94000,76000"
pts [
"94000,75000"
"94000,76000"
]
)
start &144
end &161
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1558,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "94100,71000,95000,74000"
st "ramRen"
blo "94800,74000"
tm "WireNameMgr"
)
)
on &157
)
*274 (Wire
uid 1563,0
shape (OrthoPolyLine
uid 1564,0
va (VaSet
vasetType 3
)
xt "92000,75000,92000,76000"
pts [
"92000,75000"
"92000,76000"
]
)
start &144
end &160
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1568,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "92100,71000,93000,74000"
st "ramWen"
blo "92800,74000"
tm "WireNameMgr"
)
)
on &158
)
*275 (Wire
uid 1581,0
shape (OrthoPolyLine
uid 1582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,75000,99000,76000"
pts [
"99000,75000"
"99000,76000"
]
)
start &144
end &163
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1586,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "98100,70500,99000,74000"
st "ramData"
blo "98800,74000"
tm "WireNameMgr"
)
)
on &159
)
*276 (Wire
uid 1627,0
shape (OrthoPolyLine
uid 1628,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,75000,90000,76000"
pts [
"90000,76000"
"90000,75000"
]
)
start &164
end &144
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1632,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "89550,71550,90450,73550"
st "ramQ"
blo "90250,73550"
tm "WireNameMgr"
)
)
on &165
)
*277 (Wire
uid 2696,0
shape (OrthoPolyLine
uid 2697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,38000,84250,38000"
pts [
"76750,38000"
"84250,38000"
]
)
start &22
end &63
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2699,0
va (VaSet
font "courier,8,0"
)
xt "77000,37100,81000,38000"
st "MEM_Out0"
blo "77000,37800"
tm "WireNameMgr"
)
)
on &180
)
*278 (Wire
uid 2702,0
shape (OrthoPolyLine
uid 2703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,37000,84250,37000"
pts [
"76750,37000"
"81000,37000"
"84250,37000"
]
)
start &21
end &61
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2705,0
va (VaSet
font "courier,8,0"
)
xt "77000,36100,82500,37000"
st "MEM_MemWr0"
blo "77000,36800"
tm "WireNameMgr"
)
)
on &179
)
*279 (Wire
uid 2708,0
shape (OrthoPolyLine
uid 2709,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,36000,84250,36000"
pts [
"76750,36000"
"81000,36000"
"84250,36000"
]
)
start &18
end &60
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2711,0
va (VaSet
font "courier,8,0"
)
xt "77000,35100,83500,36000"
st "MEM_MEM2REG0"
blo "77000,35800"
tm "WireNameMgr"
)
)
on &178
)
*280 (Wire
uid 2714,0
shape (OrthoPolyLine
uid 2715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,35000,79000,35000"
pts [
"76750,35000"
"79000,35000"
]
)
start &24
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2717,0
va (VaSet
font "courier,8,0"
)
xt "77000,34100,81000,35000"
st "WB_Halt0"
blo "77000,34800"
tm "WireNameMgr"
)
)
on &177
)
*281 (Wire
uid 2742,0
optionalChildren [
*282 (BdJunction
uid 4755,0
ps "OnConnectorStrategy"
shape (Circle
uid 4756,0
va (VaSet
vasetType 1
)
xt "86600,51600,87400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2743,0
va (VaSet
vasetType 3
)
xt "77000,48750,87000,57000"
pts [
"87000,48750"
"87000,52000"
"87000,57000"
"77000,57000"
]
)
start &62
end &190
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2749,0
va (VaSet
font "courier,8,0"
)
xt "78000,57100,82000,58000"
st "MemWait0"
blo "78000,57800"
tm "WireNameMgr"
)
)
on &189
)
*283 (Wire
uid 2776,0
shape (OrthoPolyLine
uid 2777,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "101000,48750,101000,53000"
pts [
"101000,48750"
"101000,53000"
]
)
start &71
end &140
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2781,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "101100,54500,102000,59000"
st "aMemAddr0"
blo "101800,59000"
tm "WireNameMgr"
)
)
on &184
)
*284 (Wire
uid 2784,0
shape (OrthoPolyLine
uid 2785,0
va (VaSet
vasetType 3
)
xt "105000,48750,105000,53000"
pts [
"105000,48750"
"105000,53000"
]
)
start &66
end &140
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2789,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "105100,53500,106000,59000"
st "finalHalt0"
blo "105800,59000"
tm "WireNameMgr"
)
)
on &188
)
*285 (Wire
uid 2798,0
shape (OrthoPolyLine
uid 2799,0
va (VaSet
vasetType 3
)
xt "121000,48750,121000,53000"
pts [
"121000,48750"
"121000,53000"
]
)
start &91
end &140
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2803,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "120100,53500,121000,59000"
st "finalHalt1"
blo "120800,59000"
tm "WireNameMgr"
)
)
on &167
)
*286 (Wire
uid 2920,0
shape (OrthoPolyLine
uid 2921,0
va (VaSet
vasetType 3
)
xt "146000,74000,151250,74000"
pts [
"146000,74000"
"151250,74000"
]
)
start &144
end &123
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2925,0
va (VaSet
font "courier,8,0"
)
xt "140000,73100,144500,74000"
st "iMemRead1"
blo "140000,73800"
tm "WireNameMgr"
)
)
on &151
)
*287 (Wire
uid 3048,0
shape (OrthoPolyLine
uid 3049,0
va (VaSet
vasetType 3
)
xt "135750,35000,141250,35000"
pts [
"141250,35000"
"135750,35000"
]
)
start &35
end &85
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3051,0
va (VaSet
font "courier,8,0"
)
xt "136000,34100,142500,35000"
st "MEM_MEM2REG1"
blo "136000,34800"
tm "WireNameMgr"
)
)
on &169
)
*288 (Wire
uid 3060,0
shape (OrthoPolyLine
uid 3061,0
va (VaSet
vasetType 3
)
xt "146000,71000,151250,71000"
pts [
"151250,71000"
"146000,71000"
]
)
start &128
end &144
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3065,0
va (VaSet
font "courier,8,0"
)
xt "140000,70100,145500,71000"
st "aiMemRead1"
blo "140000,70800"
tm "WireNameMgr"
)
)
on &170
)
*289 (Wire
uid 3070,0
shape (OrthoPolyLine
uid 3071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146000,70000,151250,70000"
pts [
"151250,70000"
"146000,70000"
]
)
start &129
end &144
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3075,0
va (VaSet
font "courier,8,0"
)
xt "140000,69100,145500,70000"
st "aiMemAddr1"
blo "140000,69800"
tm "WireNameMgr"
)
)
on &171
)
*290 (Wire
uid 3084,0
shape (OrthoPolyLine
uid 3085,0
va (VaSet
vasetType 3
)
xt "62750,70000,69000,70000"
pts [
"62750,70000"
"69000,70000"
]
)
start &114
end &144
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3089,0
va (VaSet
font "courier,8,0"
)
xt "70000,69100,75500,70000"
st "aiMemRead0"
blo "70000,69800"
tm "WireNameMgr"
)
)
on &175
)
*291 (Wire
uid 3092,0
shape (OrthoPolyLine
uid 3093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,71000,69000,71000"
pts [
"62750,71000"
"69000,71000"
]
)
start &115
end &144
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3097,0
va (VaSet
font "courier,8,0"
)
xt "70000,70100,75500,71000"
st "aiMemAddr0"
blo "70000,70800"
tm "WireNameMgr"
)
)
on &176
)
*292 (Wire
uid 3120,0
optionalChildren [
*293 (BdJunction
uid 4703,0
ps "OnConnectorStrategy"
shape (Circle
uid 4704,0
va (VaSet
vasetType 1
)
xt "132600,54600,133400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3121,0
va (VaSet
vasetType 3
)
xt "133000,48750,142000,55000"
pts [
"133000,48750"
"133000,55000"
"142000,55000"
]
)
start &87
end &194
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3124,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3125,0
va (VaSet
font "courier,8,0"
)
xt "132000,54100,136000,55000"
st "MemWait1"
blo "132000,54800"
tm "WireNameMgr"
)
)
on &172
)
*294 (Wire
uid 3749,0
shape (OrthoPolyLine
uid 3750,0
va (VaSet
vasetType 3
)
xt "73000,48750,73000,51000"
pts [
"73000,51000"
"73000,50000"
"73000,48750"
]
)
start &190
end &27
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3754,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "72100,47000,73000,51000"
st "cpuwait0"
blo "72800,51000"
tm "WireNameMgr"
)
)
on &198
)
*295 (Wire
uid 3759,0
shape (OrthoPolyLine
uid 3760,0
va (VaSet
vasetType 3
)
xt "145000,48750,145000,52000"
pts [
"145000,52000"
"145000,50000"
"145000,48750"
]
)
start &194
end &44
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3763,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3764,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "144100,48000,145000,52000"
st "cpuwait1"
blo "144800,52000"
tm "WireNameMgr"
)
)
on &199
)
*296 (Wire
uid 3829,0
shape (OrthoPolyLine
uid 3830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,48750,95000,53000"
pts [
"95000,53000"
"95000,48750"
]
)
start &140
end &74
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3833,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3834,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "94100,53500,95000,58000"
st "cMemAddr0"
blo "94800,58000"
tm "WireNameMgr"
)
)
on &201
)
*297 (Wire
uid 3837,0
shape (OrthoPolyLine
uid 3838,0
va (VaSet
vasetType 3
)
xt "96000,48750,96000,53000"
pts [
"96000,53000"
"96000,48750"
]
)
start &140
end &77
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3841,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3842,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "95100,52500,96000,59000"
st "cMemSnoopEn0"
blo "95800,59000"
tm "WireNameMgr"
)
)
on &200
)
*298 (Wire
uid 3845,0
shape (OrthoPolyLine
uid 3846,0
va (VaSet
vasetType 3
)
xt "106000,48750,106000,53000"
pts [
"106000,48750"
"106000,53000"
]
)
start &76
end &140
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3849,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3850,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "106100,55000,107000,59000"
st "cMemHit0"
blo "106800,59000"
tm "WireNameMgr"
)
)
on &202
)
*299 (Wire
uid 3853,0
shape (OrthoPolyLine
uid 3854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,48750,107000,53000"
pts [
"107000,48750"
"107000,53000"
]
)
start &75
end &140
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3857,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3858,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "107100,54500,108000,59000"
st "cMemData0"
blo "107800,59000"
tm "WireNameMgr"
)
)
on &203
)
*300 (Wire
uid 3869,0
shape (OrthoPolyLine
uid 3870,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,48750,128000,53000"
pts [
"128000,53000"
"128000,48750"
]
)
start &140
end &99
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3873,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3874,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "128100,53500,129000,58000"
st "cMemAddr1"
blo "128800,58000"
tm "WireNameMgr"
)
)
on &223
)
*301 (Wire
uid 3877,0
shape (OrthoPolyLine
uid 3878,0
va (VaSet
vasetType 3
)
xt "127000,48750,127000,53000"
pts [
"127000,53000"
"127000,48750"
]
)
start &140
end &102
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3882,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "127100,52500,128000,59000"
st "cMemSnoopEn1"
blo "127800,59000"
tm "WireNameMgr"
)
)
on &224
)
*302 (Wire
uid 3885,0
shape (OrthoPolyLine
uid 3886,0
va (VaSet
vasetType 3
)
xt "115000,48750,115000,53000"
pts [
"115000,48750"
"115000,53000"
]
)
start &101
end &140
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3889,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3890,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "114100,54000,115000,58000"
st "cMemHit1"
blo "114800,58000"
tm "WireNameMgr"
)
)
on &226
)
*303 (Wire
uid 3893,0
shape (OrthoPolyLine
uid 3894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "114000,48750,114000,53000"
pts [
"114000,48750"
"114000,53000"
]
)
start &100
end &140
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3897,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3898,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "113100,53500,114000,58000"
st "cMemData1"
blo "113800,58000"
tm "WireNameMgr"
)
)
on &225
)
*304 (Wire
uid 3901,0
shape (OrthoPolyLine
uid 3902,0
va (VaSet
vasetType 3
)
xt "131000,58000,142000,58000"
pts [
"131000,58000"
"142000,58000"
]
)
start &140
end &194
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3908,0
va (VaSet
font "courier,8,0"
)
xt "136000,57100,139000,58000"
st "cWait1"
blo "136000,57800"
tm "WireNameMgr"
)
)
on &204
)
*305 (Wire
uid 3945,0
shape (OrthoPolyLine
uid 3946,0
va (VaSet
vasetType 3
)
xt "104000,62000,104000,68000"
pts [
"104000,62000"
"104000,68000"
]
)
start &140
end &144
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3952,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "103100,63000,104000,67000"
st "aMemRead"
blo "103800,67000"
tm "WireNameMgr"
)
)
on &206
)
*306 (Wire
uid 3955,0
shape (OrthoPolyLine
uid 3956,0
va (VaSet
vasetType 3
)
xt "106000,62000,106000,68000"
pts [
"106000,62000"
"106000,68000"
]
)
start &140
end &144
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3962,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "105100,62500,106000,67000"
st "aMemWrite"
blo "105800,67000"
tm "WireNameMgr"
)
)
on &207
)
*307 (Wire
uid 3965,0
shape (OrthoPolyLine
uid 3966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108000,62000,108000,68000"
pts [
"108000,62000"
"108000,68000"
]
)
start &140
end &144
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3972,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "107100,63000,108000,67000"
st "aMemAddr"
blo "107800,67000"
tm "WireNameMgr"
)
)
on &208
)
*308 (Wire
uid 3981,0
shape (OrthoPolyLine
uid 3982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112000,62000,112000,68000"
pts [
"112000,68000"
"112000,62000"
]
)
start &144
end &140
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3988,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "111100,62500,112000,68000"
st "aMemRdData"
blo "111800,68000"
tm "WireNameMgr"
)
)
on &209
)
*309 (Wire
uid 3993,0
shape (OrthoPolyLine
uid 3994,0
va (VaSet
vasetType 3
)
xt "114000,62000,114000,68000"
pts [
"114000,68000"
"114000,62000"
]
)
start &144
end &140
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4000,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "113100,65000,114000,67000"
st "busy"
blo "113800,67000"
tm "WireNameMgr"
)
)
on &212
)
*310 (Wire
uid 4013,0
shape (OrthoPolyLine
uid 4014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,75000,88000,77000"
pts [
"88000,77000"
"88000,75000"
]
)
end &144
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4018,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "88100,70000,89000,74000"
st "ramState"
blo "88800,74000"
tm "WireNameMgr"
)
)
on &55
)
*311 (Wire
uid 4531,0
shape (OrthoPolyLine
uid 4532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,75000,86000,77000"
pts [
"86000,77000"
"86000,75000"
]
)
end &144
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4536,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "86100,72500,87000,74000"
st "CLK"
blo "86800,74000"
tm "WireNameMgr"
)
)
on &52
)
*312 (Wire
uid 4539,0
shape (OrthoPolyLine
uid 4540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,75000,87000,77000"
pts [
"87000,77000"
"87000,75000"
]
)
end &144
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4544,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "87100,71000,88000,74000"
st "nReset"
blo "87800,74000"
tm "WireNameMgr"
)
)
on &53
)
*313 (Wire
uid 4569,0
shape (OrthoPolyLine
uid 4570,0
va (VaSet
vasetType 3
)
xt "72000,58000,72000,68000"
pts [
"72000,68000"
"72000,58000"
]
)
start &144
end &190
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 4575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4576,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "71100,63000,72000,67000"
st "arbWait0"
blo "71800,67000"
tm "WireNameMgr"
)
)
on &211
)
*314 (Wire
uid 4579,0
shape (OrthoPolyLine
uid 4580,0
va (VaSet
vasetType 3
)
xt "145000,59000,145000,68000"
pts [
"145000,68000"
"145000,64000"
"145000,59000"
]
)
start &144
end &194
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 4585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4586,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "144100,63000,145000,67000"
st "arbWait1"
blo "144800,67000"
tm "WireNameMgr"
)
)
on &210
)
*315 (Wire
uid 4621,0
shape (OrthoPolyLine
uid 4622,0
va (VaSet
vasetType 3
)
xt "77000,48750,86000,51000"
pts [
"77000,51000"
"86000,51000"
"86000,48750"
]
)
start &190
end &67
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4625,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4626,0
va (VaSet
font "courier,8,0"
)
xt "80000,51100,84500,52000"
st "aMemWait0"
blo "80000,51800"
tm "WireNameMgr"
)
)
on &214
)
*316 (Wire
uid 4645,0
shape (OrthoPolyLine
uid 4646,0
va (VaSet
vasetType 3
)
xt "74000,58000,88000,61000"
pts [
"88000,61000"
"74000,61000"
"74000,58000"
]
)
start &140
end &190
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4650,0
va (VaSet
font "courier,8,0"
)
xt "83000,60100,86000,61000"
st "cWait0"
blo "83000,60800"
tm "WireNameMgr"
)
)
on &205
)
*317 (Wire
uid 4677,0
shape (OrthoPolyLine
uid 4678,0
va (VaSet
vasetType 3
)
xt "87000,52000,91000,53000"
pts [
"87000,52000"
"91000,52000"
"91000,53000"
]
)
start &282
end &140
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4682,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "90100,54000,91000,58000"
st "MemWait0"
blo "90800,58000"
tm "WireNameMgr"
)
)
on &189
)
*318 (Wire
uid 4697,0
shape (OrthoPolyLine
uid 4698,0
va (VaSet
vasetType 3
)
xt "131000,55000,133000,55000"
pts [
"133000,55000"
"131000,55000"
]
)
start &293
end &140
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4702,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134000,51100,138000,52000"
st "MemWait1"
blo "134000,51800"
tm "WireNameMgr"
)
)
on &172
)
*319 (Wire
uid 4715,0
shape (OrthoPolyLine
uid 4716,0
va (VaSet
vasetType 3
)
xt "134000,48750,142000,53000"
pts [
"134000,48750"
"134000,53000"
"142000,53000"
]
)
start &92
end &194
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4719,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4720,0
va (VaSet
font "courier,8,0"
)
xt "136000,52100,140500,53000"
st "aMemWait1"
blo "136000,52800"
tm "WireNameMgr"
)
)
on &216
)
*320 (Wire
uid 4732,0
shape (OrthoPolyLine
uid 4733,0
va (VaSet
vasetType 3
)
xt "60000,48750,60000,56250"
pts [
"60000,56250"
"60000,48750"
]
)
start &116
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4734,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4735,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "59100,52750,60000,55250"
st "ihit0"
blo "59800,55250"
tm "WireNameMgr"
)
)
on &217
)
*321 (Wire
uid 4745,0
shape (OrthoPolyLine
uid 4746,0
va (VaSet
vasetType 3
)
xt "170000,48750,170000,56250"
pts [
"170000,56250"
"170000,48750"
]
)
start &130
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4747,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4748,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "170100,51500,171000,54000"
st "ihit1"
blo "170800,54000"
tm "WireNameMgr"
)
)
on &218
)
*322 (Wire
uid 4759,0
shape (OrthoPolyLine
uid 4760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,73000,69000,73000"
pts [
"69000,73000"
"62750,73000"
]
)
start &144
end &109
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4763,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4764,0
va (VaSet
font "courier,8,0"
)
xt "70000,72100,74500,73000"
st "iMemRead0"
blo "70000,72800"
tm "WireNameMgr"
)
)
on &219
)
*323 (Wire
uid 4767,0
shape (OrthoPolyLine
uid 4768,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,74000,69000,74000"
pts [
"69000,74000"
"62750,74000"
]
)
start &144
end &113
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4771,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4772,0
va (VaSet
font "courier,8,0"
)
xt "70000,73100,75500,74000"
st "aiMemData0"
blo "70000,73800"
tm "WireNameMgr"
)
)
on &220
)
*324 (Wire
uid 4986,0
shape (OrthoPolyLine
uid 4987,0
va (VaSet
vasetType 3
)
xt "122000,62000,124000,66000"
pts [
"122000,62000"
"122000,66000"
"124000,66000"
]
)
start &140
end &221
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4991,0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "121100,62000,122000,64000"
st "HALT"
blo "121800,64000"
tm "WireNameMgr"
)
)
on &222
)
*325 (Wire
uid 5006,0
shape (OrthoPolyLine
uid 5007,0
va (VaSet
vasetType 3
)
xt "66000,53000,68000,53000"
pts [
"66000,53000"
"68000,53000"
]
)
end &190
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5011,0
va (VaSet
font "courier,8,0"
)
xt "63000,52100,67000,53000"
st "WB_Halt0"
blo "63000,52800"
tm "WireNameMgr"
)
)
on &177
)
*326 (Wire
uid 5014,0
shape (OrthoPolyLine
uid 5015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,35000,84250,35000"
pts [
"82000,35000"
"84250,35000"
]
)
end &59
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5019,0
va (VaSet
font "courier,8,0"
)
xt "78750,34100,82750,35000"
st "WB_Halt0"
blo "78750,34800"
tm "WireNameMgr"
)
)
on &177
)
*327 (Wire
uid 5024,0
shape (OrthoPolyLine
uid 5025,0
va (VaSet
vasetType 3
)
xt "66000,55000,68000,55000"
pts [
"66000,55000"
"68000,55000"
]
)
end &190
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5029,0
va (VaSet
font "courier,8,0"
)
xt "63000,54100,67000,55000"
st "WB_Halt1"
blo "63000,54800"
tm "WireNameMgr"
)
)
on &136
)
*328 (Wire
uid 5032,0
shape (OrthoPolyLine
uid 5033,0
va (VaSet
vasetType 3
)
xt "135750,37000,138000,37000"
pts [
"138000,37000"
"135750,37000"
]
)
end &84
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5037,0
va (VaSet
font "courier,8,0"
)
xt "136250,36100,140250,37000"
st "WB_Halt1"
blo "136250,36800"
tm "WireNameMgr"
)
)
on &136
)
*329 (Wire
uid 5038,0
shape (OrthoPolyLine
uid 5039,0
va (VaSet
vasetType 3
)
xt "150000,53000,152000,53000"
pts [
"152000,53000"
"150000,53000"
]
)
end &194
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5043,0
va (VaSet
font "courier,8,0"
)
xt "152000,52100,156000,53000"
st "WB_Halt1"
blo "152000,52800"
tm "WireNameMgr"
)
)
on &136
)
*330 (Wire
uid 5046,0
shape (OrthoPolyLine
uid 5047,0
va (VaSet
vasetType 3
)
xt "150000,54000,152000,54000"
pts [
"152000,54000"
"150000,54000"
]
)
end &194
ss 0
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5051,0
va (VaSet
font "courier,8,0"
)
xt "152000,53100,156000,54000"
st "WB_Halt0"
blo "152000,53800"
tm "WireNameMgr"
)
)
on &177
)
*331 (Wire
uid 5058,0
shape (OrthoPolyLine
uid 5059,0
va (VaSet
vasetType 3
)
xt "131000,59000,141000,59000"
pts [
"131000,59000"
"141000,59000"
]
)
start &140
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 5064,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5065,0
va (VaSet
font "courier,8,0"
)
xt "133000,58100,139500,59000"
st "cMemSnoopEn1"
blo "133000,58800"
tm "WireNameMgr"
)
)
on &224
)
*332 (Wire
uid 5100,0
shape (OrthoPolyLine
uid 5101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "101000,62000,101000,68000"
pts [
"101000,62000"
"101000,68000"
]
)
start &140
end &144
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5107,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "100100,62500,101000,68000"
st "aMemWrData"
blo "100800,68000"
tm "WireNameMgr"
)
)
on &227
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *333 (PackageList
uid 47,0
stg "VerticalLayoutStrategy"
textVec [
*334 (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "5000,5000,11500,5900"
st "Package List"
blo "5000,5700"
)
*335 (MLText
uid 49,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "5000,5900,21500,13100"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY std;
USE std.textio.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_textio.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 50,0
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
uid 51,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "25000,5000,35000,5900"
st "Compiler Directives"
blo "25000,5700"
)
*337 (Text
uid 52,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "25000,5900,36500,6800"
st "Pre-module directives:"
blo "25000,6600"
)
*338 (MLText
uid 53,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "25000,6800,35100,8600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*339 (Text
uid 54,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "25000,8600,37000,9500"
st "Post-module directives:"
blo "25000,9300"
)
*340 (MLText
uid 55,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "25000,5000,25000,5000"
tm "BdCompilerDirectivesTextMgr"
)
*341 (Text
uid 56,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "25000,9500,36500,10400"
st "End-module directives:"
blo "25000,10200"
)
*342 (MLText
uid 57,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "25000,10400,25000,10400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-3,25,1917,1058"
viewArea "39120,28985,177001,101297"
cachedDiagramExtent "0,-8000,174000,86000"
pageSetupInfo (PageSetupInfo
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1224
paperHeight 1584
unixPaperWidth 1224
unixPaperHeight 1584
paperType "C (17\" x 22\")"
unixPaperName "C (17\" x 22\")"
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "33000,5000"
lastUid 5346,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*343 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*344 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*345 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*346 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*347 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*348 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*349 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*350 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*351 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*353 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*354 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*355 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*356 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*357 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*358 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*359 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*361 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*362 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*363 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "22000,5000,28500,5900"
st "Declarations"
blo "22000,5700"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "22000,5900,25000,6800"
st "Ports:"
blo "22000,6600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "22000,6800,26500,7700"
st "Pre User:"
blo "22000,7500"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,5000,22000,5000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "22000,7700,30500,8600"
st "Diagram Signals:"
blo "22000,8400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "22000,8600,27500,9500"
st "Post User:"
blo "22000,9300"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22000,5000,22000,5000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 170,0
usingSuid 1
emptyRow *364 (LEmptyRow
)
uid 60,0
optionalChildren [
*365 (RefLabelRowHdr
)
*366 (TitleRowHdr
)
*367 (FilterRowHdr
)
*368 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*369 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*370 (GroupColHdr
tm "GroupColHdrMgr"
)
*371 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*372 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*373 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*374 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*375 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*376 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*377 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_MemWr1"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 3,0
)
)
uid 415,0
)
*378 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC1"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 4,0
)
)
uid 417,0
)
*379 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 10,0
)
)
uid 909,0
)
*380 (LeafLogPort
port (LogicalPort
decl (Decl
n "nReset"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 11,0
)
)
uid 911,0
)
*381 (LeafLogPort
port (LogicalPort
decl (Decl
n "ramState"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 9
suid 13,0
)
)
uid 913,0
)
*382 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MemRdData"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 15,0
)
)
uid 915,0
)
*383 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_BusB1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 19,0
)
)
uid 1019,0
)
*384 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WB_Halt1"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 20,0
)
)
uid 1021,0
)
*385 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "iMemData1"
t "std_logic_vector"
b "(31 downto 0)"
o 16
suid 22,0
)
)
uid 1127,0
)
*386 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemRead1"
t "std_logic"
o 21
suid 33,0
)
)
uid 1343,0
)
*387 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemWrite1"
t "std_logic"
o 23
suid 35,0
)
)
uid 1347,0
)
*388 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aMemWrData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 24
suid 36,0
)
)
uid 1349,0
)
*389 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "iMemRead1"
t "std_logic"
o 25
suid 38,0
)
)
uid 1435,0
)
*390 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aiMemState"
t "std_logic_vector"
b "(1 downto 0)"
o 26
suid 39,0
)
)
uid 1437,0
)
*391 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aiMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 41,0
)
)
uid 1441,0
)
*392 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aMemRdData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 31
suid 45,0
)
)
uid 1505,0
)
*393 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 32
suid 49,0
)
)
uid 1637,0
)
*394 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramRen"
t "std_logic"
o 33
suid 51,0
)
)
uid 1639,0
)
*395 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramWen"
t "std_logic"
o 34
suid 54,0
)
)
uid 1641,0
)
*396 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ramData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 56,0
)
)
uid 1643,0
)
*397 (LeafLogPort
port (LogicalPort
decl (Decl
n "ramQ"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 36
suid 59,0
)
)
uid 1645,0
)
*398 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 22
suid 68,0
)
)
uid 3134,0
)
*399 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "finalHalt1"
t "std_logic"
o 41
suid 69,0
)
)
uid 3136,0
)
*400 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_Out1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 5
suid 71,0
)
)
uid 3138,0
)
*401 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_MEM2REG1"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 72,0
)
)
uid 3140,0
)
*402 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aiMemRead1"
t "std_logic"
o 43
suid 74,0
)
)
uid 3142,0
)
*403 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aiMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 44
suid 81,0
)
)
uid 3150,0
)
*404 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MemWait1"
t "std_logic"
o 47
suid 82,0
)
)
uid 3152,0
)
*405 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC0"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 1
suid 85,0
)
)
uid 3650,0
)
*406 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "iMemData0"
t "std_logic_vector"
b "(31 downto 0)"
o 15
suid 87,0
)
)
uid 3654,0
)
*407 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aiMemRead0"
t "std_logic"
o 45
suid 88,0
)
)
uid 3656,0
)
*408 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aiMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 46
suid 89,0
)
)
uid 3658,0
)
*409 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WB_Halt0"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 92,0
)
)
uid 3664,0
)
*410 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_MEM2REG0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 93,0
)
)
uid 3666,0
)
*411 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_MemWr0"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 94,0
)
)
uid 3668,0
)
*412 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_Out0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
preAdd 0
posAdd 0
o 6
suid 95,0
)
)
uid 3670,0
)
*413 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MEM_BusB0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 12
suid 96,0
)
)
uid 3672,0
)
*414 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MemRdData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 97,0
)
)
uid 3674,0
)
*415 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aMemRdData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 29
suid 98,0
)
)
uid 3676,0
)
*416 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 39
suid 100,0
)
)
uid 3680,0
)
*417 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemWrData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 20
suid 101,0
)
)
uid 3682,0
)
*418 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemWrite0"
t "std_logic"
o 19
suid 102,0
)
)
uid 3684,0
)
*419 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemRead0"
t "std_logic"
o 18
suid 103,0
)
)
uid 3686,0
)
*420 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "finalHalt0"
t "std_logic"
o 40
suid 104,0
)
)
uid 3688,0
)
*421 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MemWait0"
t "std_logic"
o 17
suid 105,0
)
)
uid 3690,0
)
*422 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cpuwait0"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 108,0
)
)
uid 3767,0
)
*423 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cpuwait1"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 110,0
)
)
uid 3769,0
)
*424 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cMemSnoopEn0"
t "std_logic"
o 51
suid 117,0
)
)
uid 3923,0
)
*425 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "cMemAddr0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 50
suid 118,0
)
)
uid 3925,0
)
*426 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cMemHit0"
t "std_logic"
o 52
suid 119,0
)
)
uid 3927,0
)
*427 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "cMemData0"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 53
suid 120,0
)
)
uid 3929,0
)
*428 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cWait1"
t "std_logic"
o 57
suid 126,0
)
)
uid 3939,0
)
*429 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cWait0"
t "std_logic"
o 58
suid 128,0
)
)
uid 3941,0
)
*430 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemRead"
t "std_logic"
o 59
suid 132,0
)
)
uid 4003,0
)
*431 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemWrite"
t "std_logic"
o 60
suid 133,0
)
)
uid 4005,0
)
*432 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aMemAddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 61
suid 134,0
)
)
uid 4007,0
)
*433 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "aMemRdData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 62
suid 136,0
)
)
uid 4009,0
)
*434 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arbWait1"
t "std_logic"
o 65
suid 141,0
)
)
uid 4591,0
)
*435 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arbWait0"
t "std_logic"
o 64
suid 142,0
)
)
uid 4593,0
)
*436 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy"
t "std_logic"
o 63
suid 145,0
)
)
uid 4705,0
)
*437 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cMemWait0"
t "std_logic"
o 28
suid 146,0
)
)
uid 4707,0
)
*438 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemWait0"
t "std_logic"
o 66
suid 148,0
)
)
uid 4709,0
)
*439 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cMemWait1"
t "std_logic"
o 30
suid 149,0
)
)
uid 4711,0
)
*440 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemWait1"
t "std_logic"
o 67
suid 151,0
)
)
uid 4723,0
)
*441 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ihit0"
t "std_logic"
o 68
suid 153,0
)
)
uid 4751,0
)
*442 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ihit1"
t "std_logic"
o 69
suid 155,0
)
)
uid 4753,0
)
*443 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "iMemRead0"
t "std_logic"
o 70
suid 158,0
)
)
uid 4777,0
)
*444 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aiMemData0"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 159,0
)
)
uid 4779,0
)
*445 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "HALT"
t "std_logic"
o 72
suid 161,0
)
)
uid 4994,0
)
*446 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "cMemAddr1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 54
suid 163,0
)
)
uid 5056,0
)
*447 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "cMemSnoopEn1"
t "std_logic"
o 73
suid 164,0
)
)
uid 5068,0
)
*448 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "cMemData1"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 56
suid 167,0
)
)
uid 5110,0
)
*449 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cMemHit1"
t "std_logic"
o 55
suid 168,0
)
)
uid 5112,0
)
*450 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "aMemWrData"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 74
suid 170,0
)
)
uid 5114,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 73,0
optionalChildren [
*451 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *452 (MRCItem
litem &364
pos 74
dimension 20
)
uid 75,0
optionalChildren [
*453 (MRCItem
litem &365
pos 0
dimension 20
uid 76,0
)
*454 (MRCItem
litem &366
pos 1
dimension 23
uid 77,0
)
*455 (MRCItem
litem &367
pos 2
hidden 1
dimension 20
uid 78,0
)
*456 (MRCItem
litem &377
pos 0
dimension 20
uid 416,0
)
*457 (MRCItem
litem &378
pos 1
dimension 20
uid 418,0
)
*458 (MRCItem
litem &379
pos 2
dimension 20
uid 910,0
)
*459 (MRCItem
litem &380
pos 3
dimension 20
uid 912,0
)
*460 (MRCItem
litem &381
pos 4
dimension 20
uid 914,0
)
*461 (MRCItem
litem &382
pos 5
dimension 20
uid 916,0
)
*462 (MRCItem
litem &383
pos 6
dimension 20
uid 1020,0
)
*463 (MRCItem
litem &384
pos 7
dimension 20
uid 1022,0
)
*464 (MRCItem
litem &385
pos 8
dimension 20
uid 1128,0
)
*465 (MRCItem
litem &386
pos 9
dimension 20
uid 1344,0
)
*466 (MRCItem
litem &387
pos 10
dimension 20
uid 1348,0
)
*467 (MRCItem
litem &388
pos 11
dimension 20
uid 1350,0
)
*468 (MRCItem
litem &389
pos 12
dimension 20
uid 1436,0
)
*469 (MRCItem
litem &390
pos 13
dimension 20
uid 1438,0
)
*470 (MRCItem
litem &391
pos 14
dimension 20
uid 1442,0
)
*471 (MRCItem
litem &392
pos 15
dimension 20
uid 1506,0
)
*472 (MRCItem
litem &393
pos 16
dimension 20
uid 1638,0
)
*473 (MRCItem
litem &394
pos 17
dimension 20
uid 1640,0
)
*474 (MRCItem
litem &395
pos 18
dimension 20
uid 1642,0
)
*475 (MRCItem
litem &396
pos 19
dimension 20
uid 1644,0
)
*476 (MRCItem
litem &397
pos 20
dimension 20
uid 1646,0
)
*477 (MRCItem
litem &398
pos 21
dimension 20
uid 3135,0
)
*478 (MRCItem
litem &399
pos 22
dimension 20
uid 3137,0
)
*479 (MRCItem
litem &400
pos 23
dimension 20
uid 3139,0
)
*480 (MRCItem
litem &401
pos 24
dimension 20
uid 3141,0
)
*481 (MRCItem
litem &402
pos 25
dimension 20
uid 3143,0
)
*482 (MRCItem
litem &403
pos 26
dimension 20
uid 3151,0
)
*483 (MRCItem
litem &404
pos 27
dimension 20
uid 3153,0
)
*484 (MRCItem
litem &405
pos 28
dimension 20
uid 3651,0
)
*485 (MRCItem
litem &406
pos 29
dimension 20
uid 3655,0
)
*486 (MRCItem
litem &407
pos 30
dimension 20
uid 3657,0
)
*487 (MRCItem
litem &408
pos 31
dimension 20
uid 3659,0
)
*488 (MRCItem
litem &409
pos 32
dimension 20
uid 3665,0
)
*489 (MRCItem
litem &410
pos 33
dimension 20
uid 3667,0
)
*490 (MRCItem
litem &411
pos 34
dimension 20
uid 3669,0
)
*491 (MRCItem
litem &412
pos 35
dimension 20
uid 3671,0
)
*492 (MRCItem
litem &413
pos 36
dimension 20
uid 3673,0
)
*493 (MRCItem
litem &414
pos 37
dimension 20
uid 3675,0
)
*494 (MRCItem
litem &415
pos 38
dimension 20
uid 3677,0
)
*495 (MRCItem
litem &416
pos 39
dimension 20
uid 3681,0
)
*496 (MRCItem
litem &417
pos 40
dimension 20
uid 3683,0
)
*497 (MRCItem
litem &418
pos 41
dimension 20
uid 3685,0
)
*498 (MRCItem
litem &419
pos 42
dimension 20
uid 3687,0
)
*499 (MRCItem
litem &420
pos 43
dimension 20
uid 3689,0
)
*500 (MRCItem
litem &421
pos 44
dimension 20
uid 3691,0
)
*501 (MRCItem
litem &422
pos 45
dimension 20
uid 3768,0
)
*502 (MRCItem
litem &423
pos 46
dimension 20
uid 3770,0
)
*503 (MRCItem
litem &424
pos 47
dimension 20
uid 3924,0
)
*504 (MRCItem
litem &425
pos 48
dimension 20
uid 3926,0
)
*505 (MRCItem
litem &426
pos 49
dimension 20
uid 3928,0
)
*506 (MRCItem
litem &427
pos 50
dimension 20
uid 3930,0
)
*507 (MRCItem
litem &428
pos 51
dimension 20
uid 3940,0
)
*508 (MRCItem
litem &429
pos 52
dimension 20
uid 3942,0
)
*509 (MRCItem
litem &430
pos 53
dimension 20
uid 4004,0
)
*510 (MRCItem
litem &431
pos 54
dimension 20
uid 4006,0
)
*511 (MRCItem
litem &432
pos 55
dimension 20
uid 4008,0
)
*512 (MRCItem
litem &433
pos 56
dimension 20
uid 4010,0
)
*513 (MRCItem
litem &434
pos 57
dimension 20
uid 4592,0
)
*514 (MRCItem
litem &435
pos 58
dimension 20
uid 4594,0
)
*515 (MRCItem
litem &436
pos 59
dimension 20
uid 4706,0
)
*516 (MRCItem
litem &437
pos 60
dimension 20
uid 4708,0
)
*517 (MRCItem
litem &438
pos 61
dimension 20
uid 4710,0
)
*518 (MRCItem
litem &439
pos 62
dimension 20
uid 4712,0
)
*519 (MRCItem
litem &440
pos 63
dimension 20
uid 4724,0
)
*520 (MRCItem
litem &441
pos 64
dimension 20
uid 4752,0
)
*521 (MRCItem
litem &442
pos 65
dimension 20
uid 4754,0
)
*522 (MRCItem
litem &443
pos 66
dimension 20
uid 4778,0
)
*523 (MRCItem
litem &444
pos 67
dimension 20
uid 4780,0
)
*524 (MRCItem
litem &445
pos 68
dimension 20
uid 4995,0
)
*525 (MRCItem
litem &446
pos 69
dimension 20
uid 5057,0
)
*526 (MRCItem
litem &447
pos 70
dimension 20
uid 5069,0
)
*527 (MRCItem
litem &448
pos 71
dimension 20
uid 5111,0
)
*528 (MRCItem
litem &449
pos 72
dimension 20
uid 5113,0
)
*529 (MRCItem
litem &450
pos 73
dimension 20
uid 5115,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 79,0
optionalChildren [
*530 (MRCItem
litem &368
pos 0
dimension 20
uid 80,0
)
*531 (MRCItem
litem &370
pos 1
dimension 50
uid 81,0
)
*532 (MRCItem
litem &371
pos 2
dimension 100
uid 82,0
)
*533 (MRCItem
litem &372
pos 3
dimension 50
uid 83,0
)
*534 (MRCItem
litem &373
pos 4
dimension 100
uid 84,0
)
*535 (MRCItem
litem &374
pos 5
dimension 100
uid 85,0
)
*536 (MRCItem
litem &375
pos 6
dimension 50
uid 86,0
)
*537 (MRCItem
litem &376
pos 7
dimension 80
uid 87,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 74,0
vaOverrides [
]
)
]
)
uid 59,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *538 (LEmptyRow
)
uid 89,0
optionalChildren [
*539 (RefLabelRowHdr
)
*540 (TitleRowHdr
)
*541 (FilterRowHdr
)
*542 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*543 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*544 (GroupColHdr
tm "GroupColHdrMgr"
)
*545 (NameColHdr
tm "GenericNameColHdrMgr"
)
*546 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*547 (InitColHdr
tm "GenericValueColHdrMgr"
)
*548 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*549 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 101,0
optionalChildren [
*550 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *551 (MRCItem
litem &538
pos 0
dimension 20
)
uid 103,0
optionalChildren [
*552 (MRCItem
litem &539
pos 0
dimension 20
uid 104,0
)
*553 (MRCItem
litem &540
pos 1
dimension 23
uid 105,0
)
*554 (MRCItem
litem &541
pos 2
hidden 1
dimension 20
uid 106,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 107,0
optionalChildren [
*555 (MRCItem
litem &542
pos 0
dimension 20
uid 108,0
)
*556 (MRCItem
litem &544
pos 1
dimension 50
uid 109,0
)
*557 (MRCItem
litem &545
pos 2
dimension 100
uid 110,0
)
*558 (MRCItem
litem &546
pos 3
dimension 100
uid 111,0
)
*559 (MRCItem
litem &547
pos 4
dimension 50
uid 112,0
)
*560 (MRCItem
litem &548
pos 5
dimension 50
uid 113,0
)
*561 (MRCItem
litem &549
pos 6
dimension 80
uid 114,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 102,0
vaOverrides [
]
)
]
)
uid 88,0
type 1
)
activeModelName "BlockDiag"
)
