head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@// ACP 5.6 Flags for dreg=(dreg+dreg)<<1,2
# mach: bfin

#include "test.h"
.include "testutils.inc"
	start


	r1=0;
	ASTAT = R1;
	r2=0;
	r2.h=0x4000;
	r2=(r2+r1)<<2;
	dbga (r2.l,0x0);
	dbga (r2.h,0x0);
	_dbg ASTAT;
	r7=ASTAT;
	CHECKREG R7, (_VS|_V|_V_COPY|_AZ)

	r2=0;
	r2.h=0x4000;
	r2=(r2+r1)<<1;
	dbga (r2.l,0x0);
	dbga (r2.h,0x8000);
	_dbg ASTAT;
	r7=ASTAT;
	CHECKREG R7, (_VS|_V|_V_COPY|_AN)

	r1=0;
	r1.h=0xd300;
	r2=0;
	r2.h=0xb700;
	r2=(r2+r1)<<1;
	dbga (r2.l,0x0);
	dbga (r2.h,0x1400);
	_dbg ASTAT;
	r7=ASTAT;
	CHECKREG R7, (_VS|_V|_V_COPY)

	r0 = 1;
	r0 <<= 31;	// r0 should be 0x80000000
	r7 = 0;
	ASTAT = r7;
	_dbg r0;
	r1 = r0;
	_dbg r1;
	r1 = (r1 + r0) << 1;	// add overflows to zero, no shift overflow
	_dbg r1;
	_dbg ASTAT;
	r7 = ASTAT;
	CHECKREG R7, (_VS|_V|_V_COPY|_AZ);

	pass
@
