{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 17:30:10 2009 " "Info: Processing started: Wed Sep 30 17:30:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nios_DE2_demo -c nios_DE2_demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nios_DE2_demo -c nios_DE2_demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register clk_div:divider1\|cntr\[7\] register clk_div:divider1\|cntr\[24\] 228.73 MHz 4.372 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 228.73 MHz between source register \"clk_div:divider1\|cntr\[7\]\" and destination register \"clk_div:divider1\|cntr\[24\]\" (period= 4.372 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.159 ns + Longest register register " "Info: + Longest register to register delay is 4.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:divider1\|cntr\[7\] 1 REG LCFF_X47_Y2_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y2_N15; Fanout = 3; REG Node = 'clk_div:divider1\|cntr\[7\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:divider1|cntr[7] } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.398 ns) 1.218 ns clk_div:divider1\|Equal0~343 2 COMB LCCOMB_X46_Y2_N30 1 " "Info: 2: + IC(0.820 ns) + CELL(0.398 ns) = 1.218 ns; Loc. = LCCOMB_X46_Y2_N30; Fanout = 1; COMB Node = 'clk_div:divider1\|Equal0~343'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { clk_div:divider1|cntr[7] clk_div:divider1|Equal0~343 } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 1.868 ns clk_div:divider1\|Equal0~346 3 COMB LCCOMB_X46_Y2_N20 1 " "Info: 3: + IC(0.257 ns) + CELL(0.393 ns) = 1.868 ns; Loc. = LCCOMB_X46_Y2_N20; Fanout = 1; COMB Node = 'clk_div:divider1\|Equal0~346'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { clk_div:divider1|Equal0~343 clk_div:divider1|Equal0~346 } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 2.395 ns clk_div:divider1\|Equal0~351 4 COMB LCCOMB_X46_Y2_N28 2 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 2.395 ns; Loc. = LCCOMB_X46_Y2_N28; Fanout = 2; COMB Node = 'clk_div:divider1\|Equal0~351'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { clk_div:divider1|Equal0~346 clk_div:divider1|Equal0~351 } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.799 ns clk_div:divider1\|always0~0 5 COMB LCCOMB_X46_Y2_N22 32 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 2.799 ns; Loc. = LCCOMB_X46_Y2_N22; Fanout = 32; COMB Node = 'clk_div:divider1\|always0~0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { clk_div:divider1|Equal0~351 clk_div:divider1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.659 ns) 4.159 ns clk_div:divider1\|cntr\[24\] 6 REG LCFF_X47_Y1_N17 3 " "Info: 6: + IC(0.701 ns) + CELL(0.659 ns) = 4.159 ns; Loc. = LCFF_X47_Y1_N17; Fanout = 3; REG Node = 'clk_div:divider1\|cntr\[24\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { clk_div:divider1|always0~0 clk_div:divider1|cntr[24] } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 45.08 % ) " "Info: Total cell delay = 1.875 ns ( 45.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.284 ns ( 54.92 % ) " "Info: Total interconnect delay = 2.284 ns ( 54.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.159 ns" { clk_div:divider1|cntr[7] clk_div:divider1|Equal0~343 clk_div:divider1|Equal0~346 clk_div:divider1|Equal0~351 clk_div:divider1|always0~0 clk_div:divider1|cntr[24] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.159 ns" { clk_div:divider1|cntr[7] {} clk_div:divider1|Equal0~343 {} clk_div:divider1|Equal0~346 {} clk_div:divider1|Equal0~351 {} clk_div:divider1|always0~0 {} clk_div:divider1|cntr[24] {} } { 0.000ns 0.820ns 0.257ns 0.252ns 0.254ns 0.701ns } { 0.000ns 0.398ns 0.393ns 0.275ns 0.150ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.697 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns clk_div:divider1\|cntr\[24\] 3 REG LCFF_X47_Y1_N17 3 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X47_Y1_N17; Fanout = 3; REG Node = 'clk_div:divider1\|cntr\[24\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLK~clkctrl clk_div:divider1|cntr[24] } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl clk_div:divider1|cntr[24] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clk_div:divider1|cntr[24] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.696 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns clk_div:divider1\|cntr\[7\] 3 REG LCFF_X47_Y2_N15 3 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X47_Y2_N15; Fanout = 3; REG Node = 'clk_div:divider1\|cntr\[7\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { CLK~clkctrl clk_div:divider1|cntr[7] } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLK CLK~clkctrl clk_div:divider1|cntr[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clk_div:divider1|cntr[7] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl clk_div:divider1|cntr[24] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clk_div:divider1|cntr[24] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLK CLK~clkctrl clk_div:divider1|cntr[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clk_div:divider1|cntr[7] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clk_div.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/clk_div.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.159 ns" { clk_div:divider1|cntr[7] clk_div:divider1|Equal0~343 clk_div:divider1|Equal0~346 clk_div:divider1|Equal0~351 clk_div:divider1|always0~0 clk_div:divider1|cntr[24] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.159 ns" { clk_div:divider1|cntr[7] {} clk_div:divider1|Equal0~343 {} clk_div:divider1|Equal0~346 {} clk_div:divider1|Equal0~351 {} clk_div:divider1|always0~0 {} clk_div:divider1|cntr[24] {} } { 0.000ns 0.820ns 0.257ns 0.252ns 0.254ns 0.701ns } { 0.000ns 0.398ns 0.393ns 0.275ns 0.150ns 0.659ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl clk_div:divider1|cntr[24] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clk_div:divider1|cntr[24] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { CLK CLK~clkctrl clk_div:divider1|cntr[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { CLK {} CLK~combout {} CLK~clkctrl {} clk_div:divider1|cntr[7] {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "LEDS\[0\] KEY\[0\] CLK 7.538 ns register " "Info: tsu for register \"LEDS\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLK\") is 7.538 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.274 ns + Longest pin register " "Info: + Longest pin to register delay is 10.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; PIN Node = 'KEY\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.914 ns) + CELL(0.438 ns) 8.214 ns LEDS\[0\]~212 2 COMB LCCOMB_X46_Y2_N10 9 " "Info: 2: + IC(6.914 ns) + CELL(0.438 ns) = 8.214 ns; Loc. = LCCOMB_X46_Y2_N10; Fanout = 9; COMB Node = 'LEDS\[0\]~212'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.352 ns" { KEY[0] LEDS[0]~212 } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.660 ns) 10.274 ns LEDS\[0\] 3 REG LCFF_X58_Y1_N25 2 " "Info: 3: + IC(1.400 ns) + CELL(0.660 ns) = 10.274 ns; Loc. = LCFF_X58_Y1_N25; Fanout = 2; REG Node = 'LEDS\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { LEDS[0]~212 LEDS[0] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 19.08 % ) " "Info: Total cell delay = 1.960 ns ( 19.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.314 ns ( 80.92 % ) " "Info: Total interconnect delay = 8.314 ns ( 80.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.274 ns" { KEY[0] LEDS[0]~212 LEDS[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.274 ns" { KEY[0] {} KEY[0]~combout {} LEDS[0]~212 {} LEDS[0] {} } { 0.000ns 0.000ns 6.914ns 1.400ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.700 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns LEDS\[0\] 3 REG LCFF_X58_Y1_N25 2 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X58_Y1_N25; Fanout = 2; REG Node = 'LEDS\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLK~clkctrl LEDS[0] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK CLK~clkctrl LEDS[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LEDS[0] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.274 ns" { KEY[0] LEDS[0]~212 LEDS[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.274 ns" { KEY[0] {} KEY[0]~combout {} LEDS[0]~212 {} LEDS[0] {} } { 0.000ns 0.000ns 6.914ns 1.400ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK CLK~clkctrl LEDS[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LEDS[0] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LEDG\[8\] LEDS\[8\] 7.954 ns register " "Info: tco from clock \"CLK\" to destination pin \"LEDG\[8\]\" through register \"LEDS\[8\]\" is 7.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns LEDS\[8\] 3 REG LCFF_X58_Y1_N1 2 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X58_Y1_N1; Fanout = 2; REG Node = 'LEDS\[8\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLK~clkctrl LEDS[8] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK CLK~clkctrl LEDS[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LEDS[8] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.004 ns + Longest register pin " "Info: + Longest register to pin delay is 5.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDS\[8\] 1 REG LCFF_X58_Y1_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y1_N1; Fanout = 2; REG Node = 'LEDS\[8\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDS[8] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(2.758 ns) 5.004 ns LEDG\[8\] 2 PIN PIN_Y12 0 " "Info: 2: + IC(2.246 ns) + CELL(2.758 ns) = 5.004 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG\[8\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.004 ns" { LEDS[8] LEDG[8] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 55.12 % ) " "Info: Total cell delay = 2.758 ns ( 55.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.246 ns ( 44.88 % ) " "Info: Total interconnect delay = 2.246 ns ( 44.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.004 ns" { LEDS[8] LEDG[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.004 ns" { LEDS[8] {} LEDG[8] {} } { 0.000ns 2.246ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK CLK~clkctrl LEDS[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LEDS[8] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.004 ns" { LEDS[8] LEDG[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.004 ns" { LEDS[8] {} LEDG[8] {} } { 0.000ns 2.246ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[1\] LEDR\[0\] 12.579 ns Longest " "Info: Longest tpd from source pin \"KEY\[1\]\" to destination pin \"LEDR\[0\]\" is 12.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 PIN PIN_N23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 18; PIN Node = 'KEY\[1\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.262 ns) + CELL(0.275 ns) 7.379 ns LEDR~324 2 COMB LCCOMB_X35_Y1_N8 1 " "Info: 2: + IC(6.262 ns) + CELL(0.275 ns) = 7.379 ns; Loc. = LCCOMB_X35_Y1_N8; Fanout = 1; COMB Node = 'LEDR~324'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { KEY[1] LEDR~324 } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(2.818 ns) 12.579 ns LEDR\[0\] 3 PIN PIN_AE23 0 " "Info: 3: + IC(2.382 ns) + CELL(2.818 ns) = 12.579 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { LEDR~324 LEDR[0] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.935 ns ( 31.28 % ) " "Info: Total cell delay = 3.935 ns ( 31.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.644 ns ( 68.72 % ) " "Info: Total interconnect delay = 8.644 ns ( 68.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.579 ns" { KEY[1] LEDR~324 LEDR[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.579 ns" { KEY[1] {} KEY[1]~combout {} LEDR~324 {} LEDR[0] {} } { 0.000ns 0.000ns 6.262ns 2.382ns } { 0.000ns 0.842ns 0.275ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "LEDS\[8\] KEY\[0\] CLK -4.689 ns register " "Info: th for register \"LEDS\[8\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLK\") is -4.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.700 ns LEDS\[8\] 3 REG LCFF_X58_Y1_N1 2 " "Info: 3: + IC(1.046 ns) + CELL(0.537 ns) = 2.700 ns; Loc. = LCFF_X58_Y1_N1; Fanout = 2; REG Node = 'LEDS\[8\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CLK~clkctrl LEDS[8] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.89 % ) " "Info: Total cell delay = 1.536 ns ( 56.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 43.11 % ) " "Info: Total interconnect delay = 1.164 ns ( 43.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK CLK~clkctrl LEDS[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LEDS[8] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.655 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; PIN Node = 'KEY\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.434 ns) + CELL(0.275 ns) 7.571 ns LEDS~220 2 COMB LCCOMB_X58_Y1_N0 1 " "Info: 2: + IC(6.434 ns) + CELL(0.275 ns) = 7.571 ns; Loc. = LCCOMB_X58_Y1_N0; Fanout = 1; COMB Node = 'LEDS~220'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { KEY[0] LEDS~220 } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.655 ns LEDS\[8\] 3 REG LCFF_X58_Y1_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.655 ns; Loc. = LCFF_X58_Y1_N1; Fanout = 2; REG Node = 'LEDS\[8\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LEDS~220 LEDS[8] } "NODE_NAME" } } { "nios_DE2_demo.v" "" { Text "D:/skola/Phd/3. semestr/PV200/DE2_prednaska/nios_DE2_demo/nios_DE2_demo.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 15.95 % ) " "Info: Total cell delay = 1.221 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.434 ns ( 84.05 % ) " "Info: Total interconnect delay = 6.434 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { KEY[0] LEDS~220 LEDS[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { KEY[0] {} KEY[0]~combout {} LEDS~220 {} LEDS[8] {} } { 0.000ns 0.000ns 6.434ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { CLK CLK~clkctrl LEDS[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.700 ns" { CLK {} CLK~combout {} CLK~clkctrl {} LEDS[8] {} } { 0.000ns 0.000ns 0.118ns 1.046ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.655 ns" { KEY[0] LEDS~220 LEDS[8] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.655 ns" { KEY[0] {} KEY[0]~combout {} LEDS~220 {} LEDS[8] {} } { 0.000ns 0.000ns 6.434ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 17:30:11 2009 " "Info: Processing ended: Wed Sep 30 17:30:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
