#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 26 12:18:49 2022
# Process ID: 61148
# Current directory: C:/Users/User/Desktop/Vivado/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent56428 C:\Users\User\Desktop\Vivado\Lab2\Lab2.xpr
# Log file: C:/Users/User/Desktop/Vivado/Lab2/vivado.log
# Journal file: C:/Users/User/Desktop/Vivado/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/Vivado/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 848.898 ; gain = 110.582
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Lab2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 949.133 ; gain = 71.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab2' [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/sources_1/new/Lab2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Lab2' (1#1) [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/sources_1/new/Lab2.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 972.590 ; gain = 94.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.590 ; gain = 94.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.590 ; gain = 94.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'A]'. [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.742 ; gain = 460.988
6 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1338.742 ; gain = 460.988
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'A]'. [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/User/Desktop/Vivado/Lab2/Lab2.srcs/constrs_1/imports/Vivado/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Thu May 26 12:22:02 2022...
