---
layout: default
---

# RISC-V 双周简报 (2018-04-27)

要点新闻：

## RV新闻

### Processor Trace Group

UltraSoc 的 Gajinder 最近在 Mailing List 上宣布 Processor Trace Group的成立。Vice Chair是Ashling 的 Hugh Okeeffe。按照Group的Charter，这个小组会负责下列跟trace有关的介面和数据格式标准：

> The group shall standardize both a hardware interface to the RISCV core and a packet/data format which will enable the development of commercial and open source trace encoders to be supported by any tools vendors.
> The interfaces are to provide enough information for:
> a. Instruction Trace.
> The interfaces should be suitable for in-order and out-of-order cores with extensions.
> The group will standardize the data format for:
> a. Compressed branch trace so that program flow can be reconstructed by debugging tools.
> The group’s progress shall be evaluated after one year at which time the charter may be revised if necessary to narrow the scope of effort.

小编讲古：先前，在Debug group的讨论中，常常讨论到trace的问题，毕竟这两者在设计上高度相关。但后来，Debug 和 Trace 分开了，因此目前的状况是Debug的Ratification 45天已经结束了。而Trace Group刚要开始。

- Link:[https://groups.google.com/a/groups.riscv.org/d/msgid/hw-dev/1cfdae0f-1958-4574-809b-30b39dc7c3c3%40groups.riscv.org?utm_medium=email&utm_source=footer]

### ISCA图灵讲座：计算机体系结构的新黄金时代

John L. Hennessy and David A. Patterson将在ISCA 2018上举办图灵讲座，题目是《A New Golden Age for Computer Architecture:Domain-Specific Hardware/Software Co-Design, Enhanced Security, Open Instruction Sets, and Agile Chip Development》。

在预告中，提到了以下几个关键领域来界定这个新时代。

1. 面向高层次和特定领域的语言的软硬件协同设计(Hardware/Software Co-Design for High-Level and Domain-Specific Languages)
1. 增强的安全性(Enhancing Security)
1. 免费和开放的架构及其开源实现(Free and Open Architectures and Open-Source Implementations)
    1. 许多人可以同时利用RISC-V进行创新(Many people in many organizations can innovate simultaneously using RISC-V.)
    1. 指令集架构是模块化和可扩展的(The ISA is designed for modularity and extensions)
    1. 这个现代化的指令集是面向所有应用的，上至云端服务器，下至移动和物联网设备(It comes with a complete software stack, including compilers, operating systems, and debuggers, which are open source and thus also modifiable)
    1. 其包含完整的软件生态：包括编译器、操作系统以及调试器，而且是开源且可被修改的(This modern ISA is designed to work for any application, from cloud-level servers down to mobile and IoT devices)
    1. RISC-V是由有100多个成员启动的基金会推动的，以保证其长期的稳定性和持续演进(RISC-V is driven by a 100-member foundation that ensures its long-term stability and evolution)
1. 敏捷芯片开发(Agile Chip Development)

Link: [http://iscaconf.org/isca2018/turing_lecture.html](http://iscaconf.org/isca2018/turing_lecture.html)

## 技术讨论

### 通过兼容测试并不代表无错（compliant is not validated）

在关于缓存操作指令的讨论中，Allen Baum解释了RISC-V兼容性测试的一些概念：

- 兼容并不代表无错：一个通过RISC-V兼容性测试的处理器可能仍然存在设计错误。清除设计错误是处理器设计者的工作，而不是兼容性测试的目的。
- 兼容测试是开源的：兼容性测试集将会是开放获取的。如果RISC-V指令中存在后门，一定有人能够发现。
- 兼容是针对某一种配置的：一个兼容测试必须确定处理器的指令集配置和兼容测试版本。在一个配置下通过兼容性测试并不保证兼容于另外一种配置。
- 兼容认证是可以被取消的：如果一个处理器被发现伪造了测试结果（声称兼容但是第三方重复兼容性测试确实败），基金会可以取消其兼容认证。
- 只有当一个处理器通过了兼容性测试却被发现和标准不兼容，基金会才需要处理，比如说修改兼容性测试集。
- 处理器可以随意添加自己的非标准指令扩展，只有实现的标准指令集部分通过兼容性测试，则仍然兼容于RISC-V指令集。

Allen Baum的[邮件](https://groups.google.com/a/groups.riscv.org/d/msg/isa-dev/4skJJjphi60/CVZyb0fqAwAJ)

## 代码更新

### Linux kernel 4.17 rc3 update
在4.17 rc3 的 pull中，修復了几个config的细节。包括 PIE, DMA的Kconfig, 和 include的问题。

> A Kconfig cleanup to select DMA_DIRECT_OPS instead of redefining it in
 arch/riscv.
> The removal of asm/handle_irq.h, which doesn't exist, from our arch
 header list.
> The addition of "-no-pie" the link rules for our VDSO-related files,
 which fixes the build on systems where PIE is enabled by default.
 
 小编感觉比较有趣的部分是还在 review 的 Perf 和 generic free_init_mem。期待这些patch能早日完成review。
 - LKML：http://lists.infradead.org/pipermail/linux-riscv/2018-April/date.html

## 生态系统

### seL4在RISC-V上初步移植成功

seL4是在高可靠领域非常知名的微内核，整个系统通过形式验证，用数学证明保证其软件没有缺陷。

Data61在seL4 Version 9.0.1 Release中包含了RISC-V的移植，移植目前还很初步。

> Initial prototype RISC-V architecture port. This port currently only supports running in 64-bit mode without FPU or or multicore support on the Spike simulation platform. There is no verification for this platform.

- [seL4 Version 9.0.1 Release](https://docs.sel4.systems/sel4_release/seL4_9.0.1)
- [Data61 ports seL4 microkernel to RISC-V architecture](https://www.computerworld.com.au/article/640287/data61-ports-sel4-risc-v/)

## 实用资料
## 市场相关

### Rambus发布基于RISC-V的安全核心CryptoManager Root of Trust

Rambus发布了其安全核心_CryptoManager Root of Trust_，一个可编程的硬件核心而且其内建的一个定制的RISC-V CPU。安全处理器会创建一个孤立的系统，隔离并保护主处理器上的敏感代码。 

> The CryptoManager Root of Trust is based on a custom 32-bit RISC-V CPU designed specifically to provide a trusted foundation for secure processing in the core and system. The RISC-V CPU runs signed code modules called containers, which include permissions and security-related metadata. These containers can implement standard security functionality, or complete customer-specific security applications, including key and data provisioning, security protocols, biometric applications, secure boot, secure firmware update, and many more. Part of the comprehensive CryptoManager Security Platform that includes embedded cores, key provisioning infrastructure and infield services, the Root of Trust provides the highest level of end-to-end security at all stages of the chip lifecycle for applications like IoT, automotive, sensors, and connectivity.

小编：**有了RISC-V这样的开放的处理器架构，更多厂商能够在不依赖第三方CPU core vendor的情况下更好的推出其有竞争力的产品。**

Link: [Rambus Launches CryptoManager RISC-V Root of Trust Programmable Secure Processing Core](https://www.rambus.com/security/cryptomanager-platform/root-of-trust/)

## 行业视角
## 暴走事件
## 招聘简讯
## 暴走事件

### 五月

+ [8th RISC-V workshop](https://riscv.org/workshops/) 第八次RISC-V workshop将在5月7-10日在西班牙举办。

### 六月

+ **RISC-V Shanghai Day, 2018年6月31日**

+ [2nd CARRV](https://carrv.github.io/) 第二次CARRV workshop(Computer Architecture Research with RISC-V ) 将在6月2日和ISCA 2018共同举办。

### 七月

- [RISC-V Workshop in Chennai (July 18-19)](http://cts.businesswire.com/ct/CT?id=smartlink&url=https%3A%2F%2Ftmt.knect365.com%2Frisc-v-workshop-india%2F&esheet=51792917&newsitemid=20180423005251&lan=en-US&anchor=RISC-V+Workshop+in+Chennai&index=3&md5=7988b5018298bbae9b8603d7779b3b4b)

### 十月

- RISC-V Day Tokyo (mid-October TBD)

### 十二月

- [RISC-V Summit in Santa Clara (Dec. 3-5)](http://cts.businesswire.com/ct/CT?id=smartlink&url=https%3A%2F%2Ftmt.knect365.com%2Frisc-v-summit%2F&esheet=51792917&newsitemid=20180423005251&lan=en-US&anchor=RISC-V+Summit+in+Santa+Clara&index=4&md5=88ca965085b5b1b9b6ea996333f27e44)

### 

## 招聘简讯

_CNRV提供为行业公司提供公益性质的一句话的招聘信息发布，若有任何体系结构、IC设计、软件开发的招聘信息，欢迎联系我们！_

----

整理编集: 宋威、黄柏玮、郭雄飞

----

**欢迎关注微信公众号CNRV，接收最新最时尚的RISC-V讯息！**

![CNRV微信公众号](/assets/images/cnrv_qr.png)

----

<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/"><img alt="知识共享许可协议" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/3.0/cn/80x15.png" /></a><br />本作品采用<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/">知识共享署名-非商业性使用-相同方式共享 3.0 中国大陆许可协议</a>进行许可。

