#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  7 18:56:33 2021
# Process ID: 22476
# Current directory: C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.runs/synth_1
# Command line: vivado.exe -log MAXTER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MAXTER.tcl
# Log file: C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.runs/synth_1/MAXTER.vds
# Journal file: C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MAXTER.tcl -notrace
Command: synth_design -top MAXTER -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 769.109 ; gain = 233.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MAXTER' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:13]
INFO: [Synth 8-3491] module 'SEG7' declared at 'C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/SETE_SEG.vhd:4' bound to instance 'SEG7_map' of component 'SEG7' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'SEG7' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/SETE_SEG.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/SETE_SEG.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'SEG7' (1#1) [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/SETE_SEG.vhd:10]
INFO: [Synth 8-3491] module 'clock1HZ' declared at 'C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/clock1HZ.vhd:4' bound to instance 'clock1HZ_map' of component 'clock1HZ' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:39]
INFO: [Synth 8-638] synthesizing module 'clock1HZ' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/clock1HZ.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'clock1HZ' (2#1) [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/clock1HZ.vhd:9]
INFO: [Synth 8-3491] module 'flip_flop_t' declared at 'C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/flip_flop.vhd:4' bound to instance 'flip_flop_t0_map' of component 'flip_flop_t' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'flip_flop_t' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/flip_flop.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'flip_flop_t' (3#1) [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/flip_flop.vhd:11]
INFO: [Synth 8-3491] module 'flip_flop_t' declared at 'C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/flip_flop.vhd:4' bound to instance 'flip_flop_t1_map' of component 'flip_flop_t' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:41]
INFO: [Synth 8-3491] module 'flip_flop_t' declared at 'C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/flip_flop.vhd:4' bound to instance 'flip_flop_t2_map' of component 'flip_flop_t' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:42]
INFO: [Synth 8-3491] module 'flip_flop_t' declared at 'C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/flip_flop.vhd:4' bound to instance 'flip_flop_t3_map' of component 'flip_flop_t' [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MAXTER' (4#1) [C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.srcs/sources_1/new/maxter.vhd:13]
WARNING: [Synth 8-3917] design MAXTER has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design MAXTER has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design MAXTER has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design MAXTER has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 842.703 ; gain = 307.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 842.703 ; gain = 307.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 842.703 ; gain = 307.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 842.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Documents/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MAXTER_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MAXTER_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 892.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 892.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 892.648 ; gain = 357.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 892.648 ; gain = 357.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 892.648 ; gain = 357.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 892.648 ; gain = 357.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SEG7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock1HZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module flip_flop_t 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MAXTER has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design MAXTER has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design MAXTER has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design MAXTER has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 892.648 ; gain = 357.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 919.422 ; gain = 384.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 939.754 ; gain = 404.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 939.754 ; gain = 404.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |     1|
|6     |LUT4   |    13|
|7     |LUT5   |     3|
|8     |FDCE   |     4|
|9     |FDRE   |    28|
|10    |IBUF   |     3|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |    77|
|2     |  SEG7_map         |SEG7          |     7|
|3     |  clock1HZ_map     |clock1HZ      |    45|
|4     |  flip_flop_t0_map |flip_flop_t   |     3|
|5     |  flip_flop_t1_map |flip_flop_t_0 |     2|
|6     |  flip_flop_t2_map |flip_flop_t_1 |     2|
|7     |  flip_flop_t3_map |flip_flop_t_2 |     2|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 947.320 ; gain = 362.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 947.320 ; gain = 412.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 947.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 955.180 ; gain = 657.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/PED/trabalho_10_ass/trabalho_10_ass.runs/synth_1/MAXTER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MAXTER_utilization_synth.rpt -pb MAXTER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  7 18:57:23 2021...
