{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446586528323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446586528325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  3 15:35:28 2015 " "Processing started: Tue Nov  3 15:35:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446586528325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446586528325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pattern_generator -c pattern_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off pattern_generator -c pattern_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446586528326 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "cycle_counter.qip " "Tcl Script File cycle_counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE cycle_counter.qip " "set_global_assignment -name QIP_FILE cycle_counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1446586528434 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1446586528434 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const0.qip " "Tcl Script File const0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const0.qip " "set_global_assignment -name QIP_FILE const0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1446586528434 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1446586528434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446586528602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_curve_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file step_curve_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_curve_sub " "Found entity 1: step_curve_sub" {  } { { "step_curve_sub.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_sub.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_curve_new.v 1 1 " "Found 1 design units, including 1 entities, in source file step_curve_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_curve_new " "Found entity 1: step_curve_new" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rbo_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rbo_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rbo_test " "Found entity 1: rbo_test" {  } { { "rbo_test.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/rbo_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_group.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_group " "Found entity 1: counter_group" {  } { { "counter_group.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/counter_group.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528730 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "dac_control.v(41) " "Verilog HDL Event Control warning at dac_control.v(41): Event Control contains a complex event expression" {  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 41 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1446586528731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_control " "Found entity 1: dac_control" {  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528731 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 switch_debounce.v(1) " "Verilog HDL Expression warning at switch_debounce.v(1): truncated literal to match 19 bits" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1446586528732 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 switch_debounce.v(1) " "Verilog HDL Expression warning at switch_debounce.v(1): truncated literal to match 26 bits" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1446586528732 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "switch_debounce.v(1) " "Verilog HDL information at switch_debounce.v(1): always construct contains both blocking and non-blocking assignments" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1446586528733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_debounce " "Found entity 1: switch_debounce" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/seven_segment_display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_curve.v 1 1 " "Found 1 design units, including 1 entities, in source file step_curve.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_curve " "Found entity 1: step_curve" {  } { { "step_curve.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_curve_short.v 1 1 " "Found 1 design units, including 1 entities, in source file step_curve_short.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_curve_short " "Found entity 1: step_curve_short" {  } { { "step_curve_short.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_short.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pattern_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_generator " "Found entity 1: pattern_generator" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2 " "Found entity 1: clk_div_2" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586528742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586528742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pattern_generator " "Elaborating entity \"pattern_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446586528995 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counter_group inst10 " "Block or symbol \"counter_group\" of instance \"inst10\" overlaps another block or symbol" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 432 24 344 688 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1446586528998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_curve_new step_curve_new:inst " "Elaborating entity \"step_curve_new\" for hierarchy \"step_curve_new:inst\"" {  } { { "pattern_generator.bdf" "inst" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 72 288 600 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586529002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(67) " "Verilog HDL assignment warning at step_curve_new.v(67): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529006 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(71) " "Verilog HDL assignment warning at step_curve_new.v(71): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529006 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(106) " "Verilog HDL assignment warning at step_curve_new.v(106): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529008 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(110) " "Verilog HDL assignment warning at step_curve_new.v(110): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529008 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(330) " "Verilog HDL assignment warning at step_curve_new.v(330): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529015 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(334) " "Verilog HDL assignment warning at step_curve_new.v(334): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529016 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(393) " "Verilog HDL assignment warning at step_curve_new.v(393): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529018 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(397) " "Verilog HDL assignment warning at step_curve_new.v(397): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529019 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(431) " "Verilog HDL assignment warning at step_curve_new.v(431): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529020 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(435) " "Verilog HDL assignment warning at step_curve_new.v(435): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529020 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(479) " "Verilog HDL assignment warning at step_curve_new.v(479): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529022 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(483) " "Verilog HDL assignment warning at step_curve_new.v(483): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529022 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(521) " "Verilog HDL assignment warning at step_curve_new.v(521): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529024 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(525) " "Verilog HDL assignment warning at step_curve_new.v(525): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529024 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 step_curve_new.v(559) " "Verilog HDL assignment warning at step_curve_new.v(559): truncated value with size 32 to match size of target (8)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529026 "|pattern_generator|step_curve_new:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 step_curve_new.v(563) " "Verilog HDL assignment warning at step_curve_new.v(563): truncated value with size 32 to match size of target (16)" {  } { { "step_curve_new.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/step_curve_new.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529026 "|pattern_generator|step_curve_new:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst1\"" {  } { { "pattern_generator.bdf" "inst1" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 72 -56 248 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586529120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_2 clk_div:inst1\|clk_div_2:inst8 " "Elaborating entity \"clk_div_2\" for hierarchy \"clk_div:inst1\|clk_div_2:inst8\"" {  } { { "clk_div.bdf" "inst8" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div.bdf" { { 1008 992 1208 1104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586529121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_debounce switch_debounce:inst14 " "Elaborating entity \"switch_debounce\" for hierarchy \"switch_debounce:inst14\"" {  } { { "pattern_generator.bdf" "inst14" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 216 -336 -160 296 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586529126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 switch_debounce.v(1) " "Verilog HDL assignment warning at switch_debounce.v(1): truncated value with size 32 to match size of target (19)" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529127 "|pattern_generator|switch_debounce:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 switch_debounce.v(1) " "Verilog HDL assignment warning at switch_debounce.v(1): truncated value with size 32 to match size of target (26)" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529127 "|pattern_generator|switch_debounce:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 switch_debounce.v(1) " "Verilog HDL assignment warning at switch_debounce.v(1): truncated value with size 32 to match size of target (24)" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529128 "|pattern_generator|switch_debounce:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_group counter_group:inst10 " "Elaborating entity \"counter_group\" for hierarchy \"counter_group:inst10\"" {  } { { "pattern_generator.bdf" "inst10" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 432 24 344 688 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586529128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_group.v(60) " "Verilog HDL assignment warning at counter_group.v(60): truncated value with size 32 to match size of target (3)" {  } { { "counter_group.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/counter_group.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529135 "|pattern_generator|counter_group:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_group.v(62) " "Verilog HDL assignment warning at counter_group.v(62): truncated value with size 32 to match size of target (3)" {  } { { "counter_group.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/counter_group.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529135 "|pattern_generator|counter_group:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter_group.v(65) " "Verilog HDL assignment warning at counter_group.v(65): truncated value with size 32 to match size of target (16)" {  } { { "counter_group.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/counter_group.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529135 "|pattern_generator|counter_group:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter_group.v(67) " "Verilog HDL assignment warning at counter_group.v(67): truncated value with size 32 to match size of target (16)" {  } { { "counter_group.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/counter_group.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529135 "|pattern_generator|counter_group:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:inst4 " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:inst4\"" {  } { { "pattern_generator.bdf" "inst4" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 832 448 648 976 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586529137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 seven_segment_display.v(30) " "Verilog HDL assignment warning at seven_segment_display.v(30): truncated value with size 32 to match size of target (20)" {  } { { "seven_segment_display.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/seven_segment_display.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529139 "|pattern_generator|seven_segment_display:inst4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seven_segment_display.v(43) " "Verilog HDL Case Statement information at seven_segment_display.v(43): all case item expressions in this case statement are onehot" {  } { { "seven_segment_display.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/seven_segment_display.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1446586529139 "|pattern_generator|seven_segment_display:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control dac_control:inst5 " "Elaborating entity \"dac_control\" for hierarchy \"dac_control:inst5\"" {  } { { "pattern_generator.bdf" "inst5" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 1064 464 648 1240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586529140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac_control.v(24) " "Verilog HDL assignment warning at dac_control.v(24): truncated value with size 32 to match size of target (8)" {  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529142 "|pattern_generator|dac_control:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dac_control.v(56) " "Verilog HDL assignment warning at dac_control.v(56): truncated value with size 32 to match size of target (4)" {  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446586529142 "|pattern_generator|dac_control:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cs_n dac_control.v(15) " "Output port \"cs_n\" at dac_control.v(15) has no driver" {  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446586529142 "|pattern_generator|dac_control:inst5"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst8\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst8\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst8|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst7\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst7\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst7|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst6\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst6\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst6|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst5\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst5\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst5|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst4\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst4\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst4|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst3\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst3\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst3|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst2\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst2\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst2|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_div:inst1\|clk_div_2:inst\|inst5~0 " "Found clock multiplexer clk_div:inst1\|clk_div_2:inst\|inst5~0" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1446586530015 "|pattern_generator|clk_div:inst1|clk_div_2:inst|inst5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1446586530015 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dac_control:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dac_control:inst5\|Mod0\"" {  } { { "dac_control.v" "Mod0" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446586530880 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1446586530880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dac_control:inst5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"dac_control:inst5\|lpm_divide:Mod0\"" {  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446586530971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dac_control:inst5\|lpm_divide:Mod0 " "Instantiated megafunction \"dac_control:inst5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586530971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586530971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586530971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446586530971 ""}  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446586530971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a8m " "Found entity 1: lpm_divide_a8m" {  } { { "db/lpm_divide_a8m.tdf" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/db/lpm_divide_a8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586531035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586531035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586531040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586531040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586531047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586531047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586531106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586531106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446586531166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446586531166 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 392 768 832 472 "inst" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446586531551 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446586531551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "gnd1 GND " "Pin \"gnd1\" is stuck at GND" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 480 920 1096 496 "gnd1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|gnd1"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd2 GND " "Pin \"gnd2\" is stuck at GND" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 528 920 1096 544 "gnd2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|gnd2"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 56 896 1072 72 "CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp VCC " "Pin \"dp\" is stuck at VCC" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 864 768 944 880 "dp" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg VCC " "Pin \"neg\" is stuck at VCC" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 888 768 944 904 "neg" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|neg"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr GND " "Pin \"clr\" is stuck at GND" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 912 768 944 928 "clr" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|clr"} { "Warning" "WMLS_MLS_STUCK_PIN" "clr_n VCC " "Pin \"clr_n\" is stuck at VCC" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 1096 744 920 1112 "clr_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|clr_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "pd_n VCC " "Pin \"pd_n\" is stuck at VCC" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 1120 744 920 1136 "pd_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|pd_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 1144 744 920 1160 "cs_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446586533603 "|pattern_generator|cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446586533603 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1446586533883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/output_files/pattern_generator.map.smsg " "Generated suppressed messages file /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/output_files/pattern_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1446586535129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446586535338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446586535338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1136 " "Implemented 1136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446586535548 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446586535548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1069 " "Implemented 1069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446586535548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446586535548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446586535566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  3 15:35:35 2015 " "Processing ended: Tue Nov  3 15:35:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446586535566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446586535566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446586535566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446586535566 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "cycle_counter.qip " "Tcl Script File cycle_counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE cycle_counter.qip " "set_global_assignment -name QIP_FILE cycle_counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1446586538826 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1446586538826 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const0.qip " "Tcl Script File const0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const0.qip " "set_global_assignment -name QIP_FILE const0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1446586538827 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1446586538827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446586538828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446586538828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  3 15:35:37 2015 " "Processing started: Tue Nov  3 15:35:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446586538828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1446586538828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pattern_generator -c pattern_generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pattern_generator -c pattern_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1446586538829 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1446586538862 ""}
{ "Info" "0" "" "Project  = pattern_generator" {  } {  } 0 0 "Project  = pattern_generator" 0 0 "Fitter" 0 0 1446586538863 ""}
{ "Info" "0" "" "Revision = pattern_generator" {  } {  } 0 0 "Revision = pattern_generator" 0 0 "Fitter" 0 0 1446586538863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446586538970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pattern_generator EP3C120F780C7 " "Selected device EP3C120F780C7 for design \"pattern_generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446586538993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446586539094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446586539096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446586539096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446586539317 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Device EP3C40F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446586540118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Device EP3C40F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446586540118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Device EP3C55F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446586540118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Device EP3C55F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446586540118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Device EP3C80F780C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446586540118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Device EP3C80F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446586540118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Device EP3C120F780I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446586540118 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446586540118 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 1991 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446586540131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 1993 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446586540131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 1995 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446586540131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 1997 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446586540131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 1999 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446586540131 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446586540131 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446586540136 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 67 " "No exact pin location assignment(s) for 1 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Pin clr not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { clr } } } { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 912 768 944 928 "clr" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1446586542858 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1446586542858 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pattern_generator.sdc " "Synopsys Design Constraints File file not found: 'pattern_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1446586543430 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1446586543431 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1446586543448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1446586543448 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1446586543449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN A14 (CLK10, DIFFCLK_4n)) " "Automatically promoted node clk~input (placed in PIN A14 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst14\|fast_out " "Destination node switch_debounce:inst14\|fast_out" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst14|fast_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 493 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst14\|hit1 " "Destination node switch_debounce:inst14\|hit1" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst14|hit1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 492 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst14\|jitter_filter " "Destination node switch_debounce:inst14\|jitter_filter" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst14|jitter_filter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 487 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst9\|fast_out " "Destination node switch_debounce:inst9\|fast_out" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst9|fast_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst9\|fast_enable " "Destination node switch_debounce:inst9\|fast_enable" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst9|fast_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst9\|hit1 " "Destination node switch_debounce:inst9\|hit1" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst9|hit1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 667 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst9\|jitter_filter " "Destination node switch_debounce:inst9\|jitter_filter" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst9|jitter_filter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 658 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst6\|jitter_filter " "Destination node switch_debounce:inst6\|jitter_filter" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst6|jitter_filter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 602 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst6\|hit1 " "Destination node switch_debounce:inst6\|hit1" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst6|hit1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 611 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "switch_debounce:inst6\|fast_out " "Destination node switch_debounce:inst6\|fast_out" {  } { { "switch_debounce.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/switch_debounce.v" 1 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch_debounce:inst6|fast_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 612 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446586543563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446586543563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446586543563 ""}  } { { "pattern_generator.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/pattern_generator.bdf" { { 96 -672 -496 112 "clk" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 1975 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446586543563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_group:inst10\|s  " "Automatically promoted node counter_group:inst10\|s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446586543564 ""}  } { { "counter_group.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/counter_group.v" 53 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { counter_group:inst10|s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 413 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446586543564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst1\|clk_div_2:inst8\|inst5  " "Automatically promoted node clk_div:inst1\|clk_div_2:inst8\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446586543564 ""}  } { { "clk_div_2.bdf" "" { Schematic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/clk_div_2.bdf" { { 464 1176 1240 512 "inst5" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|clk_div_2:inst8|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 496 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446586543564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_control:inst5\|clk_int  " "Automatically promoted node dac_control:inst5\|clk_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446586543565 ""}  } { { "dac_control.v" "" { Text "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/dac_control.v" 22 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { dac_control:inst5|clk_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446586543565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446586544054 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446586544058 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446586544058 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446586544063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446586544068 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446586544072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446586544072 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446586544075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446586544156 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1446586544159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446586544159 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1446586544173 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1446586544173 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1446586544173 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 46 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 23 40 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 1.8V 9 64 " "I/O bank number 3 does not use VREF pins and has 1.8V VCCIO pins. 9 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 1.8V 13 58 " "I/O bank number 4 does not use VREF pins and has 1.8V VCCIO pins. 13 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 64 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 1.8V 2 70 " "I/O bank number 7 does not use VREF pins and has 1.8V VCCIO pins. 2 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 1.8V 10 62 " "I/O bank number 8 does not use VREF pins and has 1.8V VCCIO pins. 10 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446586544176 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1446586544176 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1446586544176 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446586544272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446586549066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446586549945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446586549968 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446586557003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446586557004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446586557568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446586563526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446586563526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446586574005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446586574006 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446586574006 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.13 " "Total time spent on timing analysis during the Fitter is 2.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446586574129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446586574184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446586575424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446586575466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446586576400 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446586577955 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/output_files/pattern_generator.fit.smsg " "Generated suppressed messages file /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/apc128_pattern_generator/output_files/pattern_generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446586591498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446586591979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  3 15:36:31 2015 " "Processing ended: Tue Nov  3 15:36:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446586591979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446586591979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446586591979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446586591979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1446586595795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446586595797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  3 15:36:35 2015 " "Processing started: Tue Nov  3 15:36:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446586595797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1446586595797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pattern_generator -c pattern_generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pattern_generator -c pattern_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1446586595797 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1446586603340 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1446586603518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446586605379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  3 15:36:45 2015 " "Processing ended: Tue Nov  3 15:36:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446586605379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446586605379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446586605379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1446586605379 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1446586606010 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "cycle_counter.qip " "Tcl Script File cycle_counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE cycle_counter.qip " "set_global_assignment -name QIP_FILE cycle_counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1446586608968 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1446586608968 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const0.qip " "Tcl Script File const0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const0.qip " "set_global_assignment -name QIP_FILE const0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1446586608969 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1446586608969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1446586608971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446586608971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  3 15:36:48 2015 " "Processing started: Tue Nov  3 15:36:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446586608971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446586608971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pattern_generator -c pattern_generator " "Command: quartus_sta pattern_generator -c pattern_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446586608971 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1446586609009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446586609224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446586609227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446586609351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446586609351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pattern_generator.sdc " "Synopsys Design Constraints File file not found: 'pattern_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1446586609776 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1446586609776 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446586609783 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch_debounce:inst14\|fast_enable switch_debounce:inst14\|fast_enable " "create_clock -period 1.000 -name switch_debounce:inst14\|fast_enable switch_debounce:inst14\|fast_enable" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446586609783 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac_control:inst5\|clk_int dac_control:inst5\|clk_int " "create_clock -period 1.000 -name dac_control:inst5\|clk_int dac_control:inst5\|clk_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446586609783 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446586609783 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1446586610478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610480 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446586610482 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1446586610502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446586610705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446586610705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.032 " "Worst-case setup slack is -7.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.032            -823.295 switch_debounce:inst14\|fast_enable  " "   -7.032            -823.295 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.441           -1022.597 clk  " "   -6.441           -1022.597 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.293            -139.223 dac_control:inst5\|clk_int  " "   -4.293            -139.223 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586610706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.397 " "Worst-case hold slack is -3.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.397            -253.795 switch_debounce:inst14\|fast_enable  " "   -3.397            -253.795 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -152.470 clk  " "   -2.649            -152.470 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 dac_control:inst5\|clk_int  " "    0.404               0.000 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586610716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.462 " "Worst-case recovery slack is -1.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462              -4.230 clk  " "   -1.462              -4.230 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586610719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.398 " "Worst-case removal slack is -3.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398             -19.220 clk  " "   -3.398             -19.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586610722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -369.225 clk  " "   -3.000            -369.225 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -168.335 switch_debounce:inst14\|fast_enable  " "   -1.285            -168.335 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -62.965 dac_control:inst5\|clk_int  " "   -1.285             -62.965 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586610724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586610724 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446586610928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1446586610972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1446586612384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446586612528 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446586612528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.356 " "Worst-case setup slack is -6.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.356            -742.691 switch_debounce:inst14\|fast_enable  " "   -6.356            -742.691 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.880            -913.229 clk  " "   -5.880            -913.229 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737            -124.470 dac_control:inst5\|clk_int  " "   -3.737            -124.470 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586612532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.090 " "Worst-case hold slack is -3.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.090            -232.437 switch_debounce:inst14\|fast_enable  " "   -3.090            -232.437 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516            -137.394 clk  " "   -2.516            -137.394 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 dac_control:inst5\|clk_int  " "    0.355               0.000 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586612545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.209 " "Worst-case recovery slack is -1.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -3.133 clk  " "   -1.209              -3.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586612551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.194 " "Worst-case removal slack is -3.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.194             -18.111 clk  " "   -3.194             -18.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586612557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -376.989 clk  " "   -3.000            -376.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -168.335 switch_debounce:inst14\|fast_enable  " "   -1.285            -168.335 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -62.965 dac_control:inst5\|clk_int  " "   -1.285             -62.965 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586612562 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446586612798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446586612985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1446586612994 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446586612994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.149 " "Worst-case setup slack is -3.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.149            -354.896 switch_debounce:inst14\|fast_enable  " "   -3.149            -354.896 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686            -365.394 clk  " "   -2.686            -365.394 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607             -44.167 dac_control:inst5\|clk_int  " "   -1.607             -44.167 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586613002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.756 " "Worst-case hold slack is -1.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756            -136.663 switch_debounce:inst14\|fast_enable  " "   -1.756            -136.663 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453             -87.567 clk  " "   -1.453             -87.567 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 dac_control:inst5\|clk_int  " "    0.182               0.000 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586613022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.258 " "Worst-case recovery slack is -0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -0.394 clk  " "   -0.258              -0.394 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586613032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.747 " "Worst-case removal slack is -1.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747             -10.745 clk  " "   -1.747             -10.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586613042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -288.000 clk  " "   -3.000            -288.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -131.000 switch_debounce:inst14\|fast_enable  " "   -1.000            -131.000 switch_debounce:inst14\|fast_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -49.000 dac_control:inst5\|clk_int  " "   -1.000             -49.000 dac_control:inst5\|clk_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446586613050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446586613050 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446586613565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446586613565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446586613718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  3 15:36:53 2015 " "Processing ended: Tue Nov  3 15:36:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446586613718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446586613718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446586613718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446586613718 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus II Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446586613980 ""}
