arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                               	vpr_compiled       	hostname                           	rundir                                                                                                                                                                                                                            	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	14.17                	     	0.12           	16360       	2        	0.10          	-1          	-1          	34244      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run015/timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network          	71668      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.49     	8249                 	2.68      	0.01             	4.06259       	-3369.31            	-4.06259            	4.06259                                                      	0.00239796                       	0.002034             	0.342229                        	0.283615            	36            	15880            	24                                    	4.25198e+07           	9.78293e+06          	1.97160e+06                      	2514.80                             	5.63                     	0.95166                                  	0.824493                     	13986                      	16                               	3061                       	3486                              	4980323                    	2134077                  	4.66801            	4.66801                                           	-4358.27 	-4.66801 	-426.967	-1.41574	2.42825e+06                 	3097.26                        	1.74                	0.113561                            	0.10334                 	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	13.97                	     	0.09           	16356       	2        	0.12          	-1          	-1          	34376      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run015/timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network	73024      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.49     	8216                 	2.73      	0.01             	3.87435       	-3448.99            	-3.87435            	3.87435                                                      	0.00259015                       	0.00209923           	0.369649                        	0.306293            	36            	15614            	20                                    	4.25198e+07           	9.78293e+06          	2.00618e+06                      	2558.90                             	5.74                     	0.994123                                 	0.859995                     	13962                      	15                               	3531                       	4036                              	3370681                    	961715                   	4.1019             	4.1019                                            	-4151.44 	-4.1019  	-238.207	-1.50963	2.47848e+06                 	3161.33                        	1.34                	0.108281                            	0.0984048               	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	14.52                	     	0.09           	16428       	2        	0.12          	-1          	-1          	34384      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run015/timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network     	73400      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.56     	8117                 	2.44      	0.01             	3.8524        	-3651.42            	-3.8524             	3.8524                                                       	0.00221509                       	0.0018317            	0.324477                        	0.268193            	40            	16634            	25                                    	4.25198e+07           	9.78293e+06          	2.15085e+06                      	2743.43                             	5.93                     	0.926307                                 	0.801747                     	15345                      	15                               	2987                       	3412                              	5488063                    	2593602                  	5.42665            	5.42665                                           	-4393.57 	-5.42665 	-1602.53	-3.37364	2.68809e+06                 	3428.68                        	1.98                	0.105948                            	0.0966677               	15             	950            
