Running: D:\FPGA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/FPGA/EEE458_TurhanCanKargin_Question6/question6_test_bench_isim_beh.exe -prj D:/FPGA/EEE458_TurhanCanKargin_Question6/question6_test_bench_beh.prj work.question6_test_bench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/FPGA/EEE458_TurhanCanKargin_Question6/arithmetic_logic_unit.vhd" into library work
Parsing VHDL file "D:/FPGA/EEE458_TurhanCanKargin_Question6/question6_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package numeric_bit
Compiling package numeric_std
Compiling package std_logic_signed
Compiling package std_logic_unsigned
Compiling package math_real
Compiling package math_complex
Compiling architecture behavioral of entity arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavior of entity question6_test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable D:/FPGA/EEE458_TurhanCanKargin_Question6/question6_test_bench_isim_beh.exe
Fuse Memory Usage: 40124 KB
Fuse CPU Usage: 796 ms
