Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_awaddr' [C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/tb/top_sim.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/tb/top_sim.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_axi_araddr' [C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/tb/top_sim.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/tb/top_sim.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'radd' [C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/rtl/neuron.v:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(NN=16,numWeight=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(NN=4,numWeight=16,layerNum=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=1,numWeight=4,layerNum=3,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(NN=16,numWeight=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(NN=4,numWeight=16,layerNum=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Wenuka/Documents/neuralNetwork/Tut-8/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=1,numWeight=4,layerNum=3,actType="sigmoid") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.neuron(layerNo=1,numWeight=7,sig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,addres...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=7,neuron...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,num...
Compiling module xil_defaultlib.Layer_1(NN=16,numWeight=7)
Compiling module xil_defaultlib.Weight_Memory(numWeight=16,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=16,si...
Compiling module xil_defaultlib.Weight_Memory(numWeight=16,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=16,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=16,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Layer_2(NN=4,numWeight=16,layerN...
Compiling module xil_defaultlib.Weight_Memory(numWeight=4,neuron...
Compiling module xil_defaultlib.Sig_ROM
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=4,sig...
Compiling module xil_defaultlib.Layer_3(NN=1,numWeight=4,layerNu...
Compiling module xil_defaultlib.maxFinder(numInput=1)
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
