m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/simulation/questa
T_opt
!s110 1684218140
V^Ikoa6g2Ad>meCL=HDekZ2
04 19 4 work instructionFetch_tb fast 0
=2-047c16432f6e-6463211c-19e-54
!s124 OEM10U8 
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vadder
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1684218119
!i10b 1
!s100 Caa>kJ`I6LX1faXO<gI8F0
IHlV;2Sf;EbBK7R5S4?U>N0
S1
R0
Z4 w1684012047
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv
!i122 3
L0 1 4
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.2;73
r1
!s85 0
31
Z7 !s108 1684218119.000000
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv|
!i113 0
Z8 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -sv -work work +incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vbuffer
R2
Z10 !s110 1684218118
!i10b 1
!s100 D[H58PP[Ba2:4cK6[6f^?3
IJfcDN:Y0cgLc;TTg0U>@O3
S1
R0
Z11 w1684187308
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv
!i122 0
L0 1 15
R5
R6
r1
!s85 0
31
Z12 !s108 1684218118.000000
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv|
!i113 0
R8
R9
R1
vinstructionFetch
R2
R3
!i10b 1
!s100 63@IbCj]eoBF4RXBKhLWS0
I?_i0_G=QOdH<6RR>d7=Pi3
S1
R0
R11
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv
!i122 6
L0 1 13
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv|
!i113 0
R8
R9
R1
ninstruction@fetch
vinstructionFetch_tb
R2
R3
!i10b 1
!s100 =l8g_a4I0fZjc=iZ6CEW^3
I^IfjR14olPC_=^OXEPmDC0
S1
R0
w1684218077
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch_tb.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch_tb.sv
!i122 7
L0 3 76
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch_tb.sv|
!i113 0
R8
R9
R1
ninstruction@fetch_tb
vinstructionMemory
R2
R3
!i10b 1
!s100 @dNal;VKbR^;^>25lY>XH3
I4Bnz]o3mMYV5^B?Fka]Zc3
S1
R0
R4
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv
!i122 5
L0 1 19
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv|
!i113 0
R8
R9
R1
ninstruction@memory
vmux21
R2
R10
!i10b 1
!s100 DF<Ci9DnJb2_87SfOaRJi1
IaIV8fKJI3S[Z3Jgg=3k2Q1
S1
R0
Z13 w1684191765
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv
!i122 1
L0 1 9
R5
R6
r1
!s85 0
31
R12
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv|
!i113 0
R8
R9
R1
vpcUpdate
R2
R3
!i10b 1
!s100 9ZO?^Z[P@=gU8[MHC9LcO0
I3a;?E^[[QVJ5LPU2zMcGd0
S1
R0
R13
8C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv
FC:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv
!i122 4
L0 1 10
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture|C:/Users/yraul/Documents/Github/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv|
!i113 0
R8
R9
R1
npc@update
