Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 19 15:11:49 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file j_k_flip_flop_timing_summary_routed.rpt -pb j_k_flip_flop_timing_summary_routed.pb -rpx j_k_flip_flop_timing_summary_routed.rpx -warn_on_violation
| Design       : j_k_flip_flop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            qb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.417ns (53.648%)  route 2.953ns (46.352%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  qn_reg/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  qn_reg/Q
                         net (fo=3, routed)           1.139     1.595    q_OBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.152     1.747 r  qb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.813     3.561    qb_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.809     6.370 r  qb_OBUF_inst/O
                         net (fo=0)                   0.000     6.370    qb
    U15                                                               r  qb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.740ns  (logic 3.054ns (64.424%)  route 1.686ns (35.576%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  qn_reg/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  qn_reg/Q
                         net (fo=3, routed)           1.686     2.142    q_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.598     4.740 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     4.740    q
    U16                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 j
                            (input port)
  Destination:            qn_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.273ns  (logic 1.060ns (46.657%)  route 1.212ns (53.343%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  j (IN)
                         net (fo=0)                   0.000     0.000    j
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  j_IBUF_inst/O
                         net (fo=1, routed)           1.212     2.149    j_IBUF
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.124     2.273 r  qn_i_1/O
                         net (fo=1, routed)           0.000     2.273    qn_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            qn_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.834ns  (logic 0.934ns (50.932%)  route 0.900ns (49.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.834    rst_IBUF
    SLICE_X0Y2           FDCE                                         f  qn_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            qn_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.163ns (31.825%)  route 0.350ns (68.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  rst_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.513    rst_IBUF
    SLICE_X0Y2           FDCE                                         f  qn_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k
                            (input port)
  Destination:            qn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.205ns (34.405%)  route 0.391ns (65.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  k (IN)
                         net (fo=0)                   0.000     0.000    k
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  k_IBUF_inst/O
                         net (fo=1, routed)           0.391     0.551    k_IBUF
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.596 r  qn_i_1/O
                         net (fo=1, routed)           0.000     0.596    qn_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  qn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.256ns (78.828%)  route 0.337ns (21.172%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  qn_reg/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  qn_reg/Q
                         net (fo=3, routed)           0.337     0.478    q_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.593 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     1.593    q
    U16                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qn_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            qb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.372ns (60.439%)  route 0.898ns (39.561%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  qn_reg/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  qn_reg/Q
                         net (fo=3, routed)           0.503     0.644    q_OBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.044     0.688 r  qb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.394     1.083    qb_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.187     2.269 r  qb_OBUF_inst/O
                         net (fo=0)                   0.000     2.269    qb
    U15                                                               r  qb (OUT)
  -------------------------------------------------------------------    -------------------





