0.4
2016.2
D:/project_6/project_6/project_6.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
D:/project_6/project_6/project_6.srcs/sim_1/new/lab4_toptb.v,1572903024,verilog,,,,,,,,,,,
D:/project_6/project_6/project_6.srcs/sources_1/new/clock_divider.v,1572729925,verilog,,,,,,,,,,,
D:/project_6/project_6/project_6.srcs/sources_1/new/lab4_top.v,1572904087,verilog,,,,,,,,,,,
