{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698836618521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698836618527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 20:03:38 2023 " "Processing started: Wed Nov 01 20:03:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698836618527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836618527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836618527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698836619229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698836619229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file write_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_operation " "Found entity 1: write_operation" {  } { { "write_operation.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/write_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_r_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register32_r_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32_r_en " "Found entity 1: register32_r_en" {  } { { "register32_r_en.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/register32_r_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file read_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_operation " "Found entity 1: read_operation" {  } { { "read_operation.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/read_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ns " "Found entity 1: fifo_ns" {  } { { "fifo_ns.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_ns " "Found entity 1: tb_fifo_ns" {  } { { "tb_fifo_ns.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/tb_fifo_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625398 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_cal_addr.v(41) " "Verilog HDL warning at fifo_cal_addr.v(41): extended using \"x\" or \"z\"" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698836625404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fifo_cal_addr.v(57) " "Verilog HDL warning at fifo_cal_addr.v(57): extended using \"x\" or \"z\"" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698836625404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_cal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_cal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_cal_addr " "Found entity 1: fifo_cal_addr" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo_cal_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo_cal_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_cal_addr " "Found entity 1: tb_fifo_cal_addr" {  } { { "tb_fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/tb_fifo_cal_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698836625413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrack fifo.v(23) " "Verilog HDL Implicit Net warning at fifo.v(23): created implicit net for \"wrack\"" {  } { { "fifo.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698836625413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_dout fifo.v(25) " "Verilog HDL Implicit Net warning at fifo.v(25): created implicit net for \"d_dout\"" {  } { { "fifo.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698836625413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo_cal_addr " "Elaborating entity \"fifo_cal_addr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698836625438 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_cal_addr.v(20) " "Verilog HDL Case Statement warning at fifo_cal_addr.v(20): incomplete case statement has no default case item" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"we\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "re fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"re\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_head fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"next_head\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_tail fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"next_tail\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_data_count fifo_cal_addr.v(18) " "Verilog HDL Always Construct warning at fifo_cal_addr.v(18): inferring latch(es) for variable \"next_data_count\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[0\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[0\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[1\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[1\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[2\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[2\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_data_count\[3\] fifo_cal_addr.v(18) " "Inferred latch for \"next_data_count\[3\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[0\] fifo_cal_addr.v(18) " "Inferred latch for \"next_tail\[0\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[1\] fifo_cal_addr.v(18) " "Inferred latch for \"next_tail\[1\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_tail\[2\] fifo_cal_addr.v(18) " "Inferred latch for \"next_tail\[2\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[0\] fifo_cal_addr.v(18) " "Inferred latch for \"next_head\[0\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[1\] fifo_cal_addr.v(18) " "Inferred latch for \"next_head\[1\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_head\[2\] fifo_cal_addr.v(18) " "Inferred latch for \"next_head\[2\]\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re fifo_cal_addr.v(18) " "Inferred latch for \"re\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we fifo_cal_addr.v(18) " "Inferred latch for \"we\" at fifo_cal_addr.v(18)" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625439 "|tb_fifo_cal_addr|fifo_cal_addr:DUT"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "we\$latch " "Latch we\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "re\$latch " "Latch re\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_head\[0\]\$latch " "Latch next_head\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_head\[1\]\$latch " "Latch next_head\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_head\[2\]\$latch " "Latch next_head\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_tail\[0\]\$latch " "Latch next_tail\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_tail\[1\]\$latch " "Latch next_tail\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_tail\[2\]\$latch " "Latch next_tail\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_data_count\[0\]\$latch " "Latch next_data_count\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[2\] " "Ports D and ENA on the latch are fed by the same signal state\[2\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_data_count\[1\]\$latch " "Latch next_data_count\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_data_count\[2\]\$latch " "Latch next_data_count\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_data_count\[3\]\$latch " "Latch next_data_count\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\] " "Ports D and ENA on the latch are fed by the same signal state\[0\]" {  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698836625748 ""}  } { { "fifo_cal_addr.v" "" { Text "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/fifo_cal_addr.v" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698836625748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698836625818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/output_files/fifo.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/codes/2022202092_Digital-Logic-Gate2/Assignment8/fifo/output_files/fifo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836625960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698836626045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698836626045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698836626075 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698836626075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698836626075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698836626075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698836626093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 20:03:46 2023 " "Processing ended: Wed Nov 01 20:03:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698836626093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698836626093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698836626093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698836626093 ""}
