module NAND3X1(A, B, C, Y);
input A, B, C;
output Y;

NAND n1(.A (A), .B (B), .C (C), .Y (Y));

endmodule