
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103513                       # Number of seconds simulated
sim_ticks                                103513409532                       # Number of ticks simulated
final_tick                               630507306810                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135818                       # Simulator instruction rate (inst/s)
host_op_rate                                   171381                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6389171                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888140                       # Number of bytes of host memory used
host_seconds                                 16201.38                       # Real time elapsed on the host
sim_insts                                  2200433513                       # Number of instructions simulated
sim_ops                                    2776601879                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5702528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2247296                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7953280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1509504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1509504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        44551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17557                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 62135                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11793                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11793                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55089751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21710192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76833330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14582690                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14582690                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14582690                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55089751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21710192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               91416021                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248233597                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21945681                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17782583                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014624                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8976423                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284376                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464359                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91084                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185578429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121960029                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21945681                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10748735                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26720094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6170212                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4965154                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11614851                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221375241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194655147     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2482821      1.12%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1961618      0.89%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592645      2.07%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998302      0.45%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555856      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184566      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          740640      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13203646      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221375241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.088407                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491312                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183484084                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7120422                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26611385                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        89716                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4069628                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780290                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42540                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149577155                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79739                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4069628                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183991994                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1948061                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3684077                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26161610                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1519865                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149437414                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        39690                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        280162                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       538724                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       258801                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210227454                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697307902                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697307902                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39531936                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36242                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19699                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4766073                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14541365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7208588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134862                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601317                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148364358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139363005                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       145111                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24724320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51551432                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3155                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221375241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629533                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300803                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161275784     72.85%     72.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25766483     11.64%     84.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12498737      5.65%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337124      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7719812      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592872      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676299      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378766      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129364      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221375241                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400439     59.32%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137189     20.32%     79.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137391     20.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117058917     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112837      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13023698      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7151019      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139363005                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.561419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004844                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500921379                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173125373                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135788236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140038024                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351549                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3307428                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       182862                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4069628                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1163496                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98869                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148400581                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14541365                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7208588                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19689                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         83292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099209                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237755                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136822952                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12575573                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540051                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19725297                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19401840                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7149724                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.551186                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135788749                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135788236                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80435018                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222027231                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547018                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362275                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25593217                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016391                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217305613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565146                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165729839     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24275230     11.17%     87.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602852      4.88%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6016066      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359869      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709734      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324619      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954841      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332563      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217305613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332563                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363375650                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300874920                       # The number of ROB writes
system.switch_cpus0.timesIdled                3017244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26858356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.482336                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.482336                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402846                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402846                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616302145                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189128523                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138126144                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248233277                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22047830                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17889434                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030022                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8967291                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8353594                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2393337                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95906                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191053959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122967236                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22047830                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10746931                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27074395                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6195537                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5354289                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11805205                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2027933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227621972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.022374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200547577     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1884277      0.83%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3437695      1.51%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3170030      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2013487      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1655444      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          947802      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          965615      0.42%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13000045      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227621972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.495370                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189098403                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7327238                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27009780                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47443                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4139104                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3812897                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150949253                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4139104                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189582699                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1261157                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4945633                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26543924                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1149444                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150822152                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        199640                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       490668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213912333                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    702585215                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    702585215                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176069630                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37842629                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34672                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17336                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4217475                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14246961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7365588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83725                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1631699                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149818385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141441167                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118108                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22648136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47712280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    227621972                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621386                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295363                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166613917     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25838356     11.35%     84.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13889832      6.10%     90.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7038448      3.09%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8382721      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2718071      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2544401      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       449650      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       146576      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227621972                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         426449     59.59%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147770     20.65%     80.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141459     19.77%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118935788     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2028558      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17336      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13117198      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7342287      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141441167                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569791                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             715678                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005060                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    511338092                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    172501407                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138381961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142156845                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       274696                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2768848                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94313                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4139104                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         851161                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       117303                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149853057                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14246961                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7365588                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17336                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1083445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1130340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2213785                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139406749                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12658654                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2034418                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20000785                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19677919                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7342131                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.561596                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138382006                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138381961                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79874809                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222480424                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.557467                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359019                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102542309                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126260026                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23593348                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2055802                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223482868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364682                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170311588     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24478922     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12692629      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4080563      1.83%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5605306      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1881238      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1086248      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       961737      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2384637      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223482868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102542309                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126260026                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18749370                       # Number of memory references committed
system.switch_cpus1.commit.loads             11478103                       # Number of loads committed
system.switch_cpus1.commit.membars              17336                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18224364                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113750619                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2604181                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2384637                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           370951605                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          303845961                       # The number of ROB writes
system.switch_cpus1.timesIdled                2959898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20611305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102542309                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126260026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102542309                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.420789                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.420789                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.413088                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.413088                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627033456                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193661457                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139295304                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34672                       # number of misc regfile writes
system.l20.replacements                         44581                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           42606                       # Total number of references to valid blocks.
system.l20.sampled_refs                         45605                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.934240                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.103272                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.264249                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   958.930068                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            60.702412                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004007                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000258                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.936455                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.059280                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28929                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28929                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7582                       # number of Writeback hits
system.l20.Writeback_hits::total                 7582                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28929                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28929                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28929                       # number of overall hits
system.l20.overall_hits::total                  28929                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        44551                       # number of ReadReq misses
system.l20.ReadReq_misses::total                44564                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        44551                       # number of demand (read+write) misses
system.l20.demand_misses::total                 44564                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        44551                       # number of overall misses
system.l20.overall_misses::total                44564                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2571211                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9187119540                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9189690751                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2571211                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9187119540                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9189690751                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2571211                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9187119540                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9189690751                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73480                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73493                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7582                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7582                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73480                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73493                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73480                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73493                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.606301                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.606371                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.606301                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.606371                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.606301                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.606371                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 197785.461538                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206215.787300                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206213.328045                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 197785.461538                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206215.787300                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206213.328045                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 197785.461538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206215.787300                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206213.328045                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5518                       # number of writebacks
system.l20.writebacks::total                     5518                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        44551                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           44564                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        44551                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            44564                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        44551                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           44564                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1790720                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6515659594                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6517450314                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1790720                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6515659594                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6517450314                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1790720                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6515659594                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6517450314                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.606301                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.606371                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.606301                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.606371                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.606301                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.606371                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137747.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146251.702408                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146249.221659                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 137747.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146251.702408                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146249.221659                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 137747.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146251.702408                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146249.221659                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17606                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           44923                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18630                       # Sample count of references to valid blocks.
system.l21.avg_refs                          2.411326                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.481736                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.540693                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   909.819548                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           105.158023                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008283                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000528                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.888496                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.102693                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        22228                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  22228                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8656                       # number of Writeback hits
system.l21.Writeback_hits::total                 8656                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        22228                       # number of demand (read+write) hits
system.l21.demand_hits::total                   22228                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        22228                       # number of overall hits
system.l21.overall_hits::total                  22228                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17557                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17571                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17557                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17571                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17557                       # number of overall misses
system.l21.overall_misses::total                17571                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2595311                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3573033692                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3575629003                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2595311                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3573033692                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3575629003                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2595311                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3573033692                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3575629003                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39785                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39799                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8656                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8656                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39785                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39799                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39785                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39799                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.441297                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.441494                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.441297                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.441494                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.441297                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.441494                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 185379.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203510.491086                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203496.044790                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 185379.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203510.491086                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203496.044790                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 185379.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203510.491086                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203496.044790                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6275                       # number of writebacks
system.l21.writebacks::total                     6275                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17557                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17571                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17557                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17571                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17557                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17571                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1751769                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2516511068                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2518262837                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1751769                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2516511068                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2518262837                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1751769                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2516511068                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2518262837                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.441297                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.441494                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.441297                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.441494                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.441297                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.441494                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125126.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143333.773879                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143319.266803                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 125126.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143333.773879                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143319.266803                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 125126.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143333.773879                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143319.266803                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996682                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011622459                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060330.873727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996682                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11614835                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11614835                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11614835                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11614835                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11614835                       # number of overall hits
system.cpu0.icache.overall_hits::total       11614835                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3239486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3239486                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3239486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3239486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3239486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3239486                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11614851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11614851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11614851                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11614851                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11614851                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11614851                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 202467.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 202467.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 202467.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 202467.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 202467.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 202467.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679111                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679111                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 206085.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 206085.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73480                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479180                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73736                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2434.078062                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.001121                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.998879                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902348                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097652                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415197                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415197                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19390                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19390                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16407855                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16407855                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16407855                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16407855                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183465                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183465                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183465                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183465                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183465                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183465                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29197491415                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29197491415                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29197491415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29197491415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29197491415                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29197491415                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598662                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598662                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16591320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16591320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16591320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16591320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019114                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011058                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011058                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011058                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 159144.749216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 159144.749216                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 159144.749216                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 159144.749216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 159144.749216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 159144.749216                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7582                       # number of writebacks
system.cpu0.dcache.writebacks::total             7582                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109985                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109985                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73480                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73480                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73480                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73480                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11455410286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11455410286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11455410286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11455410286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11455410286                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11455410286                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007655                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007655                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004429                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004429                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155898.343576                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 155898.343576                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 155898.343576                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 155898.343576                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 155898.343576                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 155898.343576                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997036                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009704039                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180786.261339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997036                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11805189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11805189                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11805189                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11805189                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11805189                       # number of overall hits
system.cpu1.icache.overall_hits::total       11805189                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3214950                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3214950                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3214950                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3214950                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3214950                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3214950                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11805205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11805205                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11805205                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11805205                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11805205                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11805205                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200934.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200934.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200934.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200934.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200934.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200934.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2711511                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2711511                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2711511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2711511                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2711511                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2711511                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193679.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193679.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 193679.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193679.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 193679.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193679.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39783                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168189293                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40039                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4200.636704                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.247735                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.752265                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907218                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092782                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9513762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9513762                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7238331                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7238331                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17336                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17336                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16752093                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16752093                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16752093                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16752093                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119931                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119931                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119931                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119931                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119931                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119931                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17336038159                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17336038159                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17336038159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17336038159                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17336038159                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17336038159                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9633693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9633693                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7238331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7238331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17336                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16872024                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16872024                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16872024                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16872024                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012449                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 144550.100966                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 144550.100966                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 144550.100966                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 144550.100966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 144550.100966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 144550.100966                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8656                       # number of writebacks
system.cpu1.dcache.writebacks::total             8656                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80146                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80146                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80146                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80146                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39785                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39785                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39785                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39785                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39785                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39785                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5167417752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5167417752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5167417752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5167417752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5167417752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5167417752                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 129883.567978                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 129883.567978                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 129883.567978                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 129883.567978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 129883.567978                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 129883.567978                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
