# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 3 - EmisorReceptor.srcs/sources_1/new/codigo.vhd" \

# Do not sort compile order
nosort
