Analysis & Synthesis report for DE10NANOrsyocto
Mon Dec 16 03:05:37 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 17. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 18. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 19. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 20. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 21. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 22. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 23. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 24. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 25. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 26. Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 27. Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_demux:cmd_demux_001
 29. Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_001
 31. Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_002
 32. Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_003
 33. Source assignments for base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0
 38. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 39. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 40. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 41. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 42. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 43. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 44. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 45. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 46. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 47. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 48. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 70. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 71. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 72. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 73. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 74. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 75. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 76. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 77. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 78. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 79. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 80. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 81. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 82. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 83. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 84. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 85. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 86. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 87. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
 88. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator
 89. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator
 90. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
 91. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
 92. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 93. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo
 96. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
 97. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo
100. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent
101. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo
104. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent
105. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo
108. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router|base_hps_mm_interconnect_0_router_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router_001|base_hps_mm_interconnect_0_router_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_002|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_003|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_004|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_005|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
115. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
116. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter
117. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
118. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
119. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
120. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
121. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
122. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
123. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
124. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
125. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
126. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
127. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
128. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
129. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
130. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
131. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
132. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
133. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter
134. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
135. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
136. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
137. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
138. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
139. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
140. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
141. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
142. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
143. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
144. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
145. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
146. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
147. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
148. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
149. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
150. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter
151. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
152. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
153. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
154. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
155. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
156. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
157. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
158. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
159. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
160. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
161. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
162. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
163. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
164. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
165. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
166. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
167. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter
168. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
169. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
170. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
171. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
172. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
173. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
175. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
177. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
179. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
180. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
181. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
182. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
183. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
184. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
195. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
196. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
197. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
198. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
199. Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
200. Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller
201. Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
202. Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
203. Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller_001
204. Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
205. Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
206. Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
207. Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller_001"
208. Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
209. Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller"
210. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
211. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
212. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
213. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
214. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
215. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
216. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
217. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
218. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
219. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
220. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
221. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_002|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode"
222. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router|base_hps_mm_interconnect_0_router_default_decode:the_default_decode"
223. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo"
224. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo"
225. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent"
226. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo"
227. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo"
228. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent"
229. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo"
230. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
232. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo"
233. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
234. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
235. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
236. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
237. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator"
238. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator"
239. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
240. Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
241. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
242. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
243. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
244. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
245. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
246. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
247. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
248. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
249. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
250. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
251. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
252. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
253. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
254. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
255. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
256. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
257. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
258. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
259. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
260. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
261. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
262. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
263. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
264. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
265. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
266. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
267. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
268. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
269. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
270. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
271. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
272. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
273. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
274. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
275. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
276. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
277. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
278. Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0"
279. Port Connectivity Checks: "base_hps:u0"
280. Post-Synthesis Netlist Statistics for Top Partition
281. Post-Synthesis Netlist Statistics for Partition base_hps_hps_0_hps_io_border:border
282. Elapsed Time Per Partition
283. Analysis & Synthesis Messages
284. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 16 03:05:37 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10NANOrsyocto                             ;
; Top-level Entity Name           ; DE10NANOrsyocto                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 222                                         ;
; Total pins                      ; 145                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10NANOrsyocto    ; DE10NANOrsyocto    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                             ; Library  ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; DE10NANOrsyocto.v                                                                             ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v                                                                             ;          ;
; base_hps/synthesis/base_hps.v                                                                 ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v                                                                 ; base_hps ;
; base_hps/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_reset_controller.v                                       ; base_hps ;
; base_hps/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_reset_synchronizer.v                                     ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v                                    ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v                  ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_mux.sv                           ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_demux.sv                         ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_mux.sv                           ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_demux.sv                         ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                             ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_address_alignment.sv                              ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_address_alignment.sv                              ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; base_hps ;
; base_hps/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router_002.sv                        ; base_hps ;
; base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router.sv                            ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv                                  ; base_hps ;
; base_hps/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_slave_translator.sv                               ; base_hps ;
; base_hps/synthesis/submodules/base_hps_sysid.v                                                ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_sysid.v                                                ; base_hps ;
; base_hps/synthesis/submodules/base_hps_sw_pio.v                                               ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_sw_pio.v                                               ; base_hps ;
; base_hps/synthesis/submodules/base_hps_pb_pio.v                                               ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_pb_pio.v                                               ; base_hps ;
; base_hps/synthesis/submodules/base_hps_led_pio.v                                              ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_led_pio.v                                              ; base_hps ;
; base_hps/synthesis/submodules/base_hps_hps_0.v                                                ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0.v                                                ; base_hps ;
; base_hps/synthesis/submodules/base_hps_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_hps_io.v                                         ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram.v                                                     ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v                                                     ; base_hps ;
; base_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; base_hps ;
; base_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                   ; base_hps ;
; base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; base_hps ;
; base_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; base_hps ;
; base_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                   ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0.sv                                                 ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0.sv                                                 ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                          ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                          ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                         ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                         ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                             ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                             ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                     ; yes             ; User Verilog HDL File        ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                     ; base_hps ;
; base_hps/synthesis/submodules/hps_sdram_pll.sv                                                ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_pll.sv                                                ; base_hps ;
; base_hps/synthesis/submodules/base_hps_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_hps_io_border.sv                                 ; base_hps ;
; base_hps/synthesis/submodules/base_hps_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_fpga_interfaces.sv                               ; base_hps ;
; altddio_out.tdf                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                   ;          ;
; aglobal181.inc                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                    ;          ;
; stratix_ddio.inc                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                  ;          ;
; cyclone_ddio.inc                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                  ;          ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                       ;          ;
; stratix_lcell.inc                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                 ;          ;
; db/ddio_out_uqe.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/db/ddio_out_uqe.tdf                                                                           ;          ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                                                                ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 19                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                              ;
; Combinational ALUT usage for logic          ; 1                                                                                                                                                                                            ;
;     -- 7 input functions                    ; 0                                                                                                                                                                                            ;
;     -- 6 input functions                    ; 0                                                                                                                                                                                            ;
;     -- 5 input functions                    ; 0                                                                                                                                                                                            ;
;     -- 4 input functions                    ; 0                                                                                                                                                                                            ;
;     -- <=3 input functions                  ; 1                                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                              ;
; Dedicated logic registers                   ; 36                                                                                                                                                                                           ;
;                                             ;                                                                                                                                                                                              ;
; I/O pins                                    ; 145                                                                                                                                                                                          ;
; I/O registers                               ; 186                                                                                                                                                                                          ;
;                                             ;                                                                                                                                                                                              ;
; Total DSP Blocks                            ; 0                                                                                                                                                                                            ;
;                                             ;                                                                                                                                                                                              ;
; Total DLLs                                  ; 1                                                                                                                                                                                            ;
; Maximum fan-out node                        ; base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|afi_cal_fail ;
; Maximum fan-out                             ; 228                                                                                                                                                                                          ;
; Total fan-out                               ; 2173                                                                                                                                                                                         ;
; Average fan-out                             ; 2.06                                                                                                                                                                                         ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE10NANOrsyocto                                                                              ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 145  ; 0            ; |DE10NANOrsyocto                                                                                                                                                                                                                                                                                                                                            ; DE10NANOrsyocto                                   ; work         ;
;    |base_hps:u0|                                                                              ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0                                                                                                                                                                                                                                                                                                                                ; base_hps                                          ; base_hps     ;
;       |base_hps_hps_0:hps_0|                                                                  ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0                                                                                                                                                                                                                                                                                                           ; base_hps_hps_0                                    ; base_hps     ;
;          |base_hps_hps_0_fpga_interfaces:fpga_interfaces|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                            ; base_hps_hps_0_fpga_interfaces                    ; base_hps     ;
;          |base_hps_hps_0_hps_io:hps_io|                                                       ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                              ; base_hps_hps_0_hps_io                             ; base_hps     ;
;             |base_hps_hps_0_hps_io_border:border|                                             ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; base_hps_hps_0_hps_io_border                      ; base_hps     ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; base_hps     ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; base_hps     ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; base_hps     ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; base_hps     ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; base_hps     ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; base_hps     ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; base_hps     ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; base_hps     ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; base_hps     ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; base_hps     ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; base_hps     ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; base_hps     ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; base_hps     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; base_hps     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; base_hps     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; base_hps     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; base_hps     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; base_hps     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; base_hps     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; base_hps     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; base_hps     ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; base_hps     ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; base_hps     ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0                                                                                                                                                                                              ; base_hps.qsys   ;
; Altera ; altera_hps                     ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0                                                                                                                                                                         ; base_hps.qsys   ;
; Altera ; altera_hps_io                  ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io                                                                                                                                            ; base_hps.qsys   ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_led_pio:led_pio                                                                                                                                                                     ; base_hps.qsys   ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; base_hps.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; base_hps.qsys   ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; base_hps.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                              ; base_hps.qsys   ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; base_hps.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                              ; base_hps.qsys   ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; base_hps.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                              ; base_hps.qsys   ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; base_hps.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                              ; base_hps.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; base_hps.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                       ; base_hps.qsys   ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                ; base_hps.qsys   ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                      ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo                                                                                               ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                 ; base_hps.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter                                                                                            ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                            ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent                                                                                                       ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo                                                                                                ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter                                                                                             ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator                                                                                             ; base_hps.qsys   ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router                                                                                                        ; base_hps.qsys   ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router_001                                                                                                    ; base_hps.qsys   ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_002                                                                                                ; base_hps.qsys   ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_003                                                                                                ; base_hps.qsys   ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_004                                                                                                ; base_hps.qsys   ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_005                                                                                                ; base_hps.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; base_hps.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                              ; base_hps.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                              ; base_hps.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; base_hps.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent                                                                                                       ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo                                                                                                ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo                                                                                                  ; base_hps.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter                                                                                             ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator                                                                                             ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                             ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo                                                                                      ; base_hps.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                        ; base_hps.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                   ; base_hps.qsys   ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                   ; base_hps.qsys   ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_pb_pio:pb_pio                                                                                                                                                                       ; base_hps.qsys   ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|altera_reset_controller:rst_controller                                                                                                                                                       ; base_hps.qsys   ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|altera_reset_controller:rst_controller_001                                                                                                                                                   ; base_hps.qsys   ;
; Altera ; altera_avalon_pio              ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_sw_pio:sw_pio                                                                                                                                                                       ; base_hps.qsys   ;
; Altera ; altera_avalon_sysid_qsys       ; 18.1    ; N/A          ; N/A          ; |DE10NANOrsyocto|base_hps:u0|base_hps_sysid:sysid                                                                                                                                                                         ; base_hps.qsys   ;
+--------+--------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10NANOrsyocto|base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Register name                                                                                                                                                                                                                            ; Reason for Removal                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; Stuck at VCC due to stuck port clock  ;
; base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                               ; Lost fanout                           ;
; base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                    ; Stuck at VCC due to stuck port clock  ;
; base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                   ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress                                                                                                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0,1]                                                                                                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress                                                                                                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0,1]                                                                                                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0,1]                                                                                                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0,1]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                     ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                               ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57..60,86,87,90..101]           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0..6]                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                  ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..20]                 ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..6]               ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..6]                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..6]               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..20]                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2,3]                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..6]               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0,1]                        ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                               ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57..60,86,87,90..101]           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0..6]                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                  ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..20]                 ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..6]               ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..6]                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..6]               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..20]                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2,3]                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..6]               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0,1]                        ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                              ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0..7,57..60,86,87,90..101]     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0..6]                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                        ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..20]                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..6]              ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..6]                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..6]              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..20]                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2,3]                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..6]              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0,1]                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                     ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57..60,86,87,90..101] ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0..6]            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                        ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..20]       ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..6]     ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..6]            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0..6]     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..20]           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..6]     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0,1]              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0,1]                                                                                              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0,1]                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0,1]                                                                                              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0,1]                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][33]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][32]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][9]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][8]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][7]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][6]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][5]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][4]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][3]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][2]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][1]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][0]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][9]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][8]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][7]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][6]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][5]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][4]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][3]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][2]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][1]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][0]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem_used[0,1]                                                                                                                  ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][115]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][114]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][101]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][100]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][99]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][98]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][97]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][96]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][95]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][94]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][92]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][91]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][57]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][115]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][114]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][101]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][100]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][99]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][98]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][97]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][96]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][95]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][94]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][92]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][91]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][63]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][57]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem_used[0,1]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                     ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][33]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][32]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][9]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][8]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][7]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][6]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][5]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][4]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][3]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][2]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][1]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][0]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][9]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][8]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][7]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][6]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][5]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][4]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][3]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][2]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][1]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][0]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem_used[0,1]                                                                                                                  ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][115]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][114]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][101]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][100]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][99]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][98]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][97]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][96]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][95]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][94]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][92]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][91]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][57]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][115]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][114]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][101]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][100]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][99]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][98]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][97]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][96]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][95]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][94]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][92]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][91]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][63]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][57]                                                                                                                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem_used[0,1]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                     ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][33]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][32]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][9]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][8]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][7]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][6]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][5]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][4]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][3]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][2]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][1]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][0]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                                    ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][9]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][8]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][7]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][6]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][5]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][4]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][3]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][2]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][1]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][0]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem_used[0,1]                                                                                                                 ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][115]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][114]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][101]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][100]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][99]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][98]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][97]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][96]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][95]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][94]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][92]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][91]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][90]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][63]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][57]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][115]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][114]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][101]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][100]                                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][99]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][98]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][97]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][96]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][95]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][94]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][92]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][91]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][63]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][57]                                                                                                                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[0,1]                                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                    ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][33]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][32]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                           ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem_used[0,1]                                                                                                        ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][115]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][114]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][100]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][99]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][98]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][115]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][114]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][100]                                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][99]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][98]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0,1]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                            ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0..6]                                                                                                 ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0..20]                                            ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|wait_latency_counter[0,1]                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|waitrequest_reset_override                                                                                                  ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[31]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[31]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[30]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[30]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[29]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[29]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[28]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[28]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[27]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[27]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[26]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[26]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[25]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[25]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[24]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[24]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[23]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[23]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[22]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[22]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[21]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[21]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[20]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[20]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[19]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[19]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[18]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[18]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[17]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[17]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[16]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[16]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[15]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[15]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[14]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[14]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[13]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[13]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[12]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[12]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[11]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[11]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[10]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[10]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[9]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[9]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[8]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[8]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[7]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[7]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[6]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[6]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[5]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[5]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[4]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[4]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[3]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[3]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[2]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[2]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[1]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[1]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[0]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[0]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|read_latency_shift_reg[0]                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|wait_latency_counter[0,1]                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|waitrequest_reset_override                                                                                                  ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[31]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[31]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[30]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[30]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[29]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[29]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[28]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[28]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[27]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[27]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[26]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[26]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[25]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[25]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[24]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[24]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[23]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[23]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[22]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[22]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[21]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[21]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[20]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[20]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[19]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[19]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[18]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[18]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[17]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[17]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[16]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[16]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[15]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[15]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[14]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[14]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[13]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[13]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[12]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[12]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[11]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[11]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[10]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[10]                                                                                                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[9]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[9]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[8]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[8]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[7]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[7]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[6]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[6]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[5]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[5]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[4]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[4]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[3]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[3]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[2]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[2]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[1]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[1]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[0]                                                                                                          ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[0]                                                                                                                                                                                           ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|read_latency_shift_reg[0]                                                                                                   ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0,1]                                                                                                  ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                                 ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[7..31]                                                                                                     ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[7]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[6]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[6]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[5]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[5]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[4]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[4]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[3]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[3]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[2]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[2]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[1]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[1]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[0]                                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_led_pio:led_pio|data_out[0]                                                                                                                                                                                         ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                                          ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0]                                                                                                  ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0,1]                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                        ; Stuck at VCC due to stuck port preset ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..31]                                                                                            ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                 ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                         ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                       ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                 ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                        ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                      ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                              ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS               ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS             ; Stuck at GND due to stuck port clear  ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST       ; Lost fanout                           ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                     ; Stuck at GND due to stuck port clear  ;
; Total Number of Removed Registers = 1313                                                                                                                                                                                                 ;                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal      ; Registers Removed due to This Register                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                        ; Stuck at VCC            ; base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port clock ; base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1],                                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0],                                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|packet_in_progress,                                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag,                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[3],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[1],                                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0],                                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|packet_in_progress,                                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag,                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1],                                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0],                                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress,                                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag,                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|locked[1],                                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|locked[0],                                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress,                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,                           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0],                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1],                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,                           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0],                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1],                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101],                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100],                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2],                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1],                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg,              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2],            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0],         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1],         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][33],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][32],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][31],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][30],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][29],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][28],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][27],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][26],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][25],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][24],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][23],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][22],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][21],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][20],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][19],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][18],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][17],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][16],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][15],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][14],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][13],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][12],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][11],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][10],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][9],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][8],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][7],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][6],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][5],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][4],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][3],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][2],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][1],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[0][0],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][33],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][32],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][31],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][30],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][29],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][28],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][27],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][26],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][25],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][24],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][23],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][22],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][21],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][20],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][19],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][18],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][17],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][16],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][15],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][14],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][13],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][12],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][11],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][10],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][9],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][8],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][7],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][6],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][5],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][4],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][3],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][2],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][1],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem[1][0],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem_used[0],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo|mem_used[1],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][115],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][114],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][101],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][100],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][99],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][98],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][97],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][96],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][95],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][94],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][93],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][92],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][91],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][90],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][87],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][86],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][69],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][68],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][67],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][66],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][65],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][63],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][60],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][59],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[0][57],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][115],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][114],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][101],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][100],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][99],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][98],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][97],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][96],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][95],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][94],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][93],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][92],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][91],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][90],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][87],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][86],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][69],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][68],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][67],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][66],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][65],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][64],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][63],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][60],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][59],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem[1][57],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem_used[0],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo|mem_used[1],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][33],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][32],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][31],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][30],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][29],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][28],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][27],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][26],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][25],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][24],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][23],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][22],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][21],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][20],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][19],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][18],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][17],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][16],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][15],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][14],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][13],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][12],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][11],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][10],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][9],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][8],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][7],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][6],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][5],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][4],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][3],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][2],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][1],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[0][0],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][33],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][32],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][31],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][30],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][29],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][28],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][27],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][26],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][25],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][24],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][23],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][22],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][21],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][20],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][19],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][18],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][17],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][16],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][15],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][14],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][13],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][12],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][11],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][10],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][9],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][8],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][7],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][6],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][5],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][4],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][3],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][2],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][1],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem[1][0],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem_used[0],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo|mem_used[1],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][115],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][114],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][101],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][100],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][99],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][98],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][97],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][96],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][95],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][94],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][93],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][92],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][91],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][90],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][87],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][86],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][69],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][68],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][67],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][66],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][65],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][63],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][60],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][59],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[0][57],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][115],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][114],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][101],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][100],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][99],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][98],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][97],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][96],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][95],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][94],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][93],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][92],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][91],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][90],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][87],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][86],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][69],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][68],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][67],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][66],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][65],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][64],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][63],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][60],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][59],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem[1][57],                                                                                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem_used[0],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo|mem_used[1],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][33],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][32],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][31],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][30],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][29],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][28],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][27],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][26],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][25],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][24],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][23],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][22],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][21],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][20],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][19],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][18],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][17],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][16],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][15],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][14],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][13],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][12],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][11],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][10],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][9],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][8],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][7],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][6],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][5],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][4],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][3],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][2],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][1],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[0][0],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][33],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][32],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][31],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][30],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][29],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][28],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][27],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][26],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][25],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][24],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][23],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][22],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][21],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][20],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][19],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][18],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][17],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][16],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][15],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][14],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][13],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][12],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][11],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][10],                                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][9],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][8],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][7],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][6],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][5],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][4],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][3],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][2],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][1],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem[1][0],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem_used[0],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|mem_used[1],                                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][115],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][114],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][101],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][100],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][99],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][98],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][97],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][96],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][95],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][94],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][92],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][91],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][90],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][87],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][69],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][67],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][66],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][65],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][63],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][60],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][59],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][57],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][115],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][114],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][101],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][100],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][99],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][98],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][97],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][96],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][95],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][94],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][92],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][91],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][90],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][87],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][69],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][67],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][66],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][65],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][64],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][63],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][59],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][57],                                                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[0],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem_used[1],                                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][33],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][32],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][31],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][30],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][29],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][28],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][27],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][26],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][25],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][24],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][23],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][22],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][21],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][20],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][19],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][18],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][17],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][16],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][15],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][14],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][13],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][12],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][11],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][10],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][9],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][8],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][7],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][6],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][5],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][4],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][3],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][2],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][1],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[0][0],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][33],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][32],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][31],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][30],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][29],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][28],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][27],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][26],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][25],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][24],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][23],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][22],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][21],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][20],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][19],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][18],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][17],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][16],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][15],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][14],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][13],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][12],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][11],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][10],                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][9],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][8],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][7],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][6],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][5],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][4],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][3],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][2],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][1],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem[1][0],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo|mem_used[1],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][115],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][114],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][101],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][100],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][99],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][98],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][97],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][96],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][94],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][92],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][91],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][90],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][87],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][67],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][66],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][115],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][114],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][101],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][100],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][99],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][98],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][97],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][96],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][94],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][92],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][91],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][90],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][87],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][67],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][66],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][65],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][63],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][57],                                                                                                      ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1],                                                                                                     ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                       ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2],                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1],                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0],                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0],                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|wait_latency_counter[1],                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|wait_latency_counter[0],                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|waitrequest_reset_override,                                                                                           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[31],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[31],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[30],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[30],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[29],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[29],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[28],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[28],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[27],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[27],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[26],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[26],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[25],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[25],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[24],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[24],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[23],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[23],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[22],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[22],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[21],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[21],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[20],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[20],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[19],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[19],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[18],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[18],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[17],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[17],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[16],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[16],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[15],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[15],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[14],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[14],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[13],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[13],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[12],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[12],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[11],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[11],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[10],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[9],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[9],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[8],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[8],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[7],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[7],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[6],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[6],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[5],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[5],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[4],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[3],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[2],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[1],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|av_readdata_pre[0],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_sw_pio:sw_pio|readdata[0],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator|read_latency_shift_reg[0],                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|wait_latency_counter[1],                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|wait_latency_counter[0],                                                                                              ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|waitrequest_reset_override,                                                                                           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[31],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[31],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[30],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[30],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[29],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[29],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[28],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[28],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[27],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[27],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[26],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[26],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[25],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[25],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[24],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[24],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[23],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[23],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[22],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[22],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[21],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[21],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[20],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[20],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[19],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[19],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[18],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[18],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[17],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[17],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[16],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[16],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[15],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[15],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[14],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[14],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[13],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[13],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[12],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[12],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[11],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[11],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[10],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[10],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[9],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[9],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[8],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[8],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[7],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[7],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[6],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[6],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[5],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[5],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[4],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[4],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[3],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[2],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[1],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|av_readdata_pre[0],                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_pb_pio:pb_pio|readdata[0],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator|read_latency_shift_reg[0],                                                                                            ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1],                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0],                                                                                             ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override,                                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[31],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[30],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[29],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[28],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[27],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[26],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[25],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[24],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[23],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[22],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[21],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[20],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[19],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[18],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[17],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[16],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[15],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[14],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[13],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[12],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[11],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[10],                                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[9],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[8],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[7],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[7],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[6],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[6],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[5],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[5],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[4],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[4],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[3],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[2],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[1],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[0],                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_led_pio:led_pio|data_out[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre,                                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|read_latency_shift_reg[0],                                                                                           ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1],                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0],                                                                                    ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override,                                                                                 ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[31],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[28],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[26],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[25],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[24],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[23],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[22],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[21],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[20],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[19],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[18],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[17],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[16],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[15],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[14],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[13],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[12],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[11],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[10],                                                                                        ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[9],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[8],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[7],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[6],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[5],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                   ;
; base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                    ; Stuck at VCC            ; base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port clock ; base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                          ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses,                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1],                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0],                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0],                                                                                         ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses,                                                                                   ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1],                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0],                                                                               ;
;                                                                                                                                                                                                                              ;                         ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                      ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]                                                                                        ; Lost Fanouts            ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]                                                                                              ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; Stuck at GND            ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ;
;                                                                                                                                                                                                                              ; due to stuck port clear ;                                                                                                                                                                                                                                    ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; Stuck at GND            ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST           ;
;                                                                                                                                                                                                                              ; due to stuck port clear ;                                                                                                                                                                                                                                    ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Stuck at GND            ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST          ;
;                                                                                                                                                                                                                              ; due to stuck port clear ;                                                                                                                                                                                                                                    ;
; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; Stuck at GND            ; base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ;
;                                                                                                                                                                                                                              ; due to stuck port clear ;                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                           ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                            ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                            ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                              ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                               ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                               ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                       ;
; S2F_Width      ; 0     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                             ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                           ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                           ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                          ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                    ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                          ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                          ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                          ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                  ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                  ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_18                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_15                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                  ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                              ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                              ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                              ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                              ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                              ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                              ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                              ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                              ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                              ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                              ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                      ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                              ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                            ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                            ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router|base_hps_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router_001|base_hps_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_002|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_003|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_004|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_005|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pb_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                  ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                  ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                            ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_002|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router|base_hps_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pb_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pb_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pb_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0|base_hps_hps_0:hps_0"       ;
+-----------------------+--------+----------+------------------------+
; Port                  ; Type   ; Severity ; Details                ;
+-----------------------+--------+----------+------------------------+
; h2f_pending_rst_req_n ; Output ; Info     ; Explicitly unconnected ;
; f2h_pending_rst_ack_n ; Input  ; Info     ; Explicitly unconnected ;
+-----------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_hps:u0"                                                                                                                                                                                            ;
+------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_0_uart1_cts                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_uart1_dsr                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_uart1_dcd                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_uart1_ri                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_uart1_dtr                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_uart1_rts                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_uart1_out1_n                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_uart1_out2_n                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_i2c3_clk_clk                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; hps_0_spim0_ss_in_n                ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_spim0_ssi_oe_n               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; hps_0_spim0_ss_1_n                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_spim0_ss_2_n                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_spim0_ss_3_n                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; led_pio_external_connection_export ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "led_pio_external_connection_export[7..1]" have no fanouts                     ;
; led_pio_external_connection_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; pb_pio_external_connection_export  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "pb_pio_external_connection_export[1..1]" will be connected to GND. ;
; sw_pio_external_connection_export  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "sw_pio_external_connection_export[3..1]" will be connected to GND. ;
; hps_0_h2f_gp_gp_in[27..26]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[23..22]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[20..18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[11..10]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[7..6]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[4..2]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[25..24]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[17..16]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[9..8]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[1..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[31]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[30]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[29]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[28]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[21]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[15]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[14]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[13]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[12]             ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_in[5]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; hps_0_h2f_gp_gp_out                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; hps_0_spim1_txd                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; hps_0_spim1_rxd                    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; hps_0_spim1_ss_in_n                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; hps_0_spim1_ssi_oe_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; hps_0_spim1_ss_0_n                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; hps_0_spim1_ss_1_n                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; hps_0_spim1_ss_2_n                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; hps_0_spim1_ss_3_n                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
; hps_0_spim1_sclk_out_clk           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                  ;
+------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition        ;
+----------------------------------------------------+-------+
; Type                                               ; Count ;
+----------------------------------------------------+-------+
; arriav_hps_interface_boot_from_fpga                ; 1     ;
; arriav_hps_interface_clocks_resets                 ; 1     ;
; arriav_hps_interface_dbg_apb                       ; 1     ;
; arriav_hps_interface_fpga2hps                      ; 1     ;
; arriav_hps_interface_fpga2sdram                    ; 1     ;
; arriav_hps_interface_hps2fpga                      ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight         ; 1     ;
; arriav_hps_interface_mpu_general_purpose           ; 1     ;
; arriav_hps_interface_peripheral_can                ; 1     ;
; arriav_hps_interface_peripheral_i2c                ; 2     ;
; arriav_hps_interface_peripheral_spi_master         ; 2     ;
; arriav_hps_interface_peripheral_uart               ; 1     ;
; arriav_hps_interface_tpiu_trace                    ; 1     ;
; arriav_io_ibuf                                     ; 12    ;
; arriav_io_obuf                                     ; 18    ;
; arriav_lcell_comb                                  ; 1     ;
;     normal                                         ; 1     ;
;         0 data inputs                              ; 1     ;
; blackbox                                           ; 1     ;
;                 ase_hps_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                      ; 145   ;
;                                                    ;       ;
; Max LUT depth                                      ; 0.00  ;
; Average LUT depth                                  ; 0.00  ;
+----------------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition base_hps_hps_0_hps_io_border:border ;
+------------------------------------+------------------------------------------------+
; Type                               ; Count                                          ;
+------------------------------------+------------------------------------------------+
; arriav_clk_phase_select            ; 46                                             ;
; arriav_ddio_in                     ; 32                                             ;
; arriav_ddio_oe                     ; 4                                              ;
; arriav_ddio_out                    ; 252                                            ;
; arriav_delay_chain                 ; 124                                            ;
; arriav_dll                         ; 1                                              ;
; arriav_dqs_config                  ; 4                                              ;
; arriav_dqs_delay_chain             ; 4                                              ;
; arriav_dqs_enable_ctrl             ; 4                                              ;
; arriav_ff                          ; 36                                             ;
;     plain                          ; 36                                             ;
; arriav_hps_peripheral_emac         ; 1                                              ;
; arriav_hps_peripheral_gpio         ; 1                                              ;
; arriav_hps_peripheral_i2c          ; 1                                              ;
; arriav_hps_peripheral_sdmmc        ; 1                                              ;
; arriav_hps_peripheral_uart         ; 1                                              ;
; arriav_hps_peripheral_usb          ; 1                                              ;
; arriav_hps_sdram_pll               ; 1                                              ;
; arriav_io_config                   ; 40                                             ;
; arriav_io_ibuf                     ; 36                                             ;
; arriav_io_obuf                     ; 64                                             ;
; arriav_ir_fifo_userdes             ; 32                                             ;
; arriav_lcell_comb                  ; 1                                              ;
;     normal                         ; 1                                              ;
;         0 data inputs              ; 1                                              ;
; arriav_leveling_delay_chain        ; 40                                             ;
; arriav_lfifo                       ; 4                                              ;
; arriav_mem_phy                     ; 1                                              ;
; arriav_read_fifo_read_clock_select ; 32                                             ;
; arriav_vfifo                       ; 4                                              ;
; boundary_port                      ; 110                                            ;
; cyclonev_hmc                       ; 1                                              ;
; cyclonev_termination               ; 1                                              ;
; cyclonev_termination_logic         ; 1                                              ;
; stratixv_pseudo_diff_out           ; 5                                              ;
;                                    ;                                                ;
; Max LUT depth                      ; 0.00                                           ;
; Average LUT depth                  ; 0.00                                           ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------+
; Elapsed Time Per Partition                         ;
+-------------------------------------+--------------+
; Partition Name                      ; Elapsed Time ;
+-------------------------------------+--------------+
; base_hps_hps_0_hps_io_border:border ; 00:00:01     ;
; Top                                 ; 00:00:00     ;
+-------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 16 03:02:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10NANOrsyocto -c DE10NANOrsyocto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de10nanorsyocto.v
    Info (12023): Found entity 1: DE10NANOrsyocto File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/base_hps.v
    Info (12023): Found entity 1: base_hps File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v
    Info (12023): Found entity 1: base_hps_mm_interconnect_0 File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_avalon_st_adapter File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_rsp_mux File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file base_hps/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_rsp_demux File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_cmd_mux File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_cmd_demux File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file base_hps/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_router_002_default_decode File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: base_hps_mm_interconnect_0_router_002 File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: base_hps_mm_interconnect_0_router_default_decode File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: base_hps_mm_interconnect_0_router File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_sysid.v
    Info (12023): Found entity 1: base_hps_sysid File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_sw_pio.v
    Info (12023): Found entity 1: base_hps_sw_pio File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_sw_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_pb_pio.v
    Info (12023): Found entity 1: base_hps_pb_pio File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_pb_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_led_pio.v
    Info (12023): Found entity 1: base_hps_led_pio File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_hps_0.v
    Info (12023): Found entity 1: base_hps_hps_0 File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_hps_0_hps_io.v
    Info (12023): Found entity 1: base_hps_hps_0_hps_io File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: base_hps_hps_0_hps_io_border File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file base_hps/synthesis/submodules/base_hps_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: base_hps_hps_0_fpga_interfaces File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_fpga_interfaces.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at DE10NANOrsyocto.v(166): created implicit net for "CLOCK_50" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 166
Warning (10236): Verilog HDL Implicit Net warning at DE10NANOrsyocto.v(271): created implicit net for "spim0_ssi_oe_n" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 271
Warning (10236): Verilog HDL Implicit Net warning at DE10NANOrsyocto.v(292): created implicit net for "LEDR" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 292
Warning (10236): Verilog HDL Implicit Net warning at DE10NANOrsyocto.v(293): created implicit net for "Switch" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 293
Warning (10236): Verilog HDL Implicit Net warning at DE10NANOrsyocto.v(294): created implicit net for "KEY_N" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 294
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE10NANOrsyocto" for the top level hierarchy
Warning (10034): Output port "LED" at DE10NANOrsyocto.v(134) has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
Info (12128): Elaborating entity "base_hps" for hierarchy "base_hps:u0" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 301
Info (12128): Elaborating entity "base_hps_hps_0" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 298
Info (12128): Elaborating entity "base_hps_hps_0_fpga_interfaces" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_fpga_interfaces:fpga_interfaces" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0.v Line: 258
Info (12128): Elaborating entity "base_hps_hps_0_hps_io" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0.v Line: 315
Info (12128): Elaborating entity "base_hps_hps_0_hps_io_border" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_hps_io.v Line: 121
Info (12128): Elaborating entity "hps_sdram" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_hps_0_hps_io_border.sv Line: 310
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "base_hps:u0|base_hps_hps_0:hps_0|base_hps_hps_0_hps_io:hps_io|base_hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "base_hps_led_pio" for hierarchy "base_hps:u0|base_hps_led_pio:led_pio" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 309
Info (12128): Elaborating entity "base_hps_pb_pio" for hierarchy "base_hps:u0|base_hps_pb_pio:pb_pio" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 317
Info (12128): Elaborating entity "base_hps_sw_pio" for hierarchy "base_hps:u0|base_hps_sw_pio:sw_pio" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 325
Info (12128): Elaborating entity "base_hps_sysid" for hierarchy "base_hps:u0|base_hps_sysid:sysid" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 332
Info (12128): Elaborating entity "base_hps_mm_interconnect_0" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 385
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 495
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 559
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 815
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 899
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 940
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rdata_fifo" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 981
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_router" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 1495
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_router_default_decode" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router:router|base_hps_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_router_002" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_002" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 1527
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_router_002_default_decode" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_router_002:router_002|base_hps_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 1625
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 1725
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_cmd_demux" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 1910
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_cmd_mux" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 1968
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_rsp_demux" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 2060
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_rsp_mux" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 2164
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_avalon_st_adapter" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0.v Line: 2228
Info (12128): Elaborating entity "base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "base_hps:u0|base_hps_mm_interconnect_0:mm_interconnect_0|base_hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|base_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/base_hps_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "base_hps:u0|altera_reset_controller:rst_controller" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 448
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "base_hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "base_hps:u0|altera_reset_controller:rst_controller_001" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/base_hps/synthesis/base_hps.v Line: 511
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 41
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 41
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 41
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 41
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 42
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 82
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 72
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 73
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 73
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 73
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 73
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 74
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 74
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 74
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 74
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 84
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 95
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 96
    Warning (13010): Node "HPS_KEY~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 98
    Warning (13010): Node "HPS_LED~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 99
    Warning (13010): Node "HPS_SD_CMD~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 103
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 104
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 104
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 104
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 104
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 114
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
    Warning (13410): Pin "LED[1]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
    Warning (13410): Pin "LED[2]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
    Warning (13410): Pin "LED[3]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
    Warning (13410): Pin "LED[4]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
    Warning (13410): Pin "LED[5]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
    Warning (13410): Pin "LED[6]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
    Warning (13410): Pin "LED[7]" is stuck at GND File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 134
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 269 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "base_hps_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 32 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 131
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 131
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 137
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 137
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 137
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 137
    Warning (15610): No output dependent on input pin "FPGA_CLK1_50" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 140
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 141
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.v Line: 144
Info (21057): Implemented 836 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 76 bidirectional pins
    Info (21061): Implemented 37 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 5053 megabytes
    Info: Processing ended: Mon Dec 16 03:05:37 2019
    Info: Elapsed time: 00:03:06
    Info: Total CPU time (on all processors): 00:03:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Tresorit/Robin/Studium/12_Semester/M_A/Quartus_projects/DE10NANOrsyocto/DE10NANOrsyocto.map.smsg.


