5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd fsm3.vcd -o fsm3.cdd -y lib -v fsm3.v -F main
3 0 $root $root NA 0 0 1
3 0 main main fsm3.v 1 66 1
2 1 16 34003d 9 1 8 0 0 next_state
2 2 16 270030 1 32 8 0 0 STATE_IDLE
2 3 16 1f0030 b 1a 20208 1 2 16 2 1faa 1faa 1faa 1faa
2 4 16 1f0023 2 1 c 0 0 reset
2 5 16 1f003d b 19 20288 3 4 16 2 1faa 1faa 1faa 1faa
2 6 16 16001a 0 1 400 0 0 state
2 7 16 16003d 19 38 600a 5 6
2 8 16 110013 32 1 c 0 0 clk
2 9 16 9000f 0 2a 20000 0 0 1 2 2
2 10 16 90013 4c 27 2100a 8 9 1 2 2
2 11 19 20006 14 3d 12600a 0 0 1 2 1102 $u0
2 12 18 230026 5 1 c 0 0 tail
2 13 18 230026 0 2a 20000 0 0 1 2 2
2 14 18 230026 5 29 20008 12 13 1 2 2
2 15 18 1a001e 3 1 c 0 0 valid
2 16 18 1a001e 0 2a 20000 0 0 1 2 2
2 17 18 1a001e 3 29 20008 15 16 1 2 2
2 18 18 120015 5 1 c 0 0 head
2 19 18 120015 0 2a 20000 0 0 1 2 2
2 20 18 120015 5 29 20008 18 19 1 2 2
2 21 18 9000d 8 1 8 0 0 state
2 22 18 9000d 0 2a 20000 0 0 1 2 2
2 23 18 9000d 8 29 20008 21 22 1 2 2
2 24 18 90015 9 2b 20008 20 23 1 2 2
2 25 18 9001e 9 2b 20008 17 24 1 2 2
2 26 18 90026 15 2b 2100a 14 25 1 2 2
2 27 61 8000c 1 3d 121002 0 0 1 2 102 $u2
2 28 0 0 9 1 f00a 0 0 next_state
2 29 0 0 8 1 f00a 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 16 1 1 0 0 0
1 STATE_HEAD 0 80000 1 0 31 0 16 1 0 1 0 0
1 STATE_DATA 0 80000 1 0 31 0 16 1 0 0 1 0
1 STATE_TAIL 0 80000 1 0 31 0 16 1 0 0 0 1
1 clk 8 83000c 1 0 0 0 1 1 1102
1 reset 9 3000c 1 0 0 0 1 1 1002
1 head 10 3000c 1 0 0 0 1 1 1102
1 tail 11 3000c 1 0 0 0 1 1 1102
1 valid 12 3000c 1 0 0 0 1 1 1102
1 state 13 3000c 1 0 15 0 16 1 11aa 11aa 11aa 11aa
1 next_state 14 83000c 1 0 15 0 16 1 11aa 11aa 11aa 11aa
4 29 29 29
4 28 28 28
4 7 10 10
4 10 7 0
4 11 26 0
4 26 11 0
4 27 0 0
6 29 28 1 10,10,08,,81,80,,010880,,0180,08,0180,80,01,0880,0108,,0801,0808,81,,,08
3 1 main.$u0 main.$u0 fsm3.v 0 26 1
2 30 21 3d0046 1 32 8 0 0 STATE_IDLE
2 31 21 300039 1 32 8 0 0 STATE_HEAD
2 32 21 1f0039 3 1a 20208 30 31 16 2 1faa 1faa faa faa
2 33 21 28002b 3 1 c 0 0 head
2 34 21 200024 3 1 c 0 0 valid
2 35 21 20002b 3 8 2024c 33 34 1 2 11102
2 36 21 1f0046 3 19 20288 32 35 16 2 1faa 1faa faa faa
2 37 21 12001b 0 1 400 0 0 next_state
2 38 21 120046 3 37 a 36 37
2 39 22 3d0046 1 32 8 0 0 STATE_DATA
2 40 22 300039 1 32 8 0 0 STATE_TAIL
2 41 22 1f0039 2 1a 20208 39 40 16 2 faa faa 1faa 1faa
2 42 22 28002b 2 1 1c 0 0 tail
2 43 22 200024 1 1 18 0 0 valid
2 44 22 20002b 2 8 2033c 42 43 1 2 11002
2 45 22 1f0046 2 19 202b8 41 44 16 2 faa faa 1faa 1faa
2 46 22 12001b 0 1 400 0 0 next_state
2 47 22 120046 2 37 2a 45 46
2 48 23 3d0046 1 32 8 0 0 STATE_DATA
2 49 23 300039 1 32 8 0 0 STATE_TAIL
2 50 23 1f0039 2 1a 20208 48 49 16 2 faa faa 1faa 1faa
2 51 23 28002b 2 1 1c 0 0 tail
2 52 23 200024 1 1 18 0 0 valid
2 53 23 20002b 2 8 2033c 51 52 1 2 11002
2 54 23 1f0046 2 19 202b8 50 53 16 2 faa faa 1faa 1faa
2 55 23 12001b 0 1 400 0 0 next_state
2 56 23 120046 2 37 2a 54 55
2 57 24 3d0046 1 32 8 0 0 STATE_IDLE
2 58 24 300039 1 32 8 0 0 STATE_HEAD
2 59 24 1f0039 2 1a 20208 57 58 16 2 1faa 1faa faa faa
2 60 24 28002b 2 1 c 0 0 head
2 61 24 200024 2 1 c 0 0 valid
2 62 24 20002b 2 8 2024c 60 61 1 2 11102
2 63 24 1f0046 2 19 20288 59 62 16 2 1faa 1faa faa faa
2 64 24 12001b 0 1 400 0 0 next_state
2 65 24 120046 2 37 a 63 64
2 66 24 5000e 1 32 8 0 0 STATE_TAIL
2 67 20 9000d 19 1 a 0 0 state
2 68 24 0 3 2d 2020e 66 67 1 2 1102
2 69 23 5000e 1 32 8 0 0 STATE_DATA
2 70 23 0 5 2d 2020e 69 67 1 2 1102
2 71 22 5000e 1 32 8 0 0 STATE_HEAD
2 72 22 0 7 2d 2020e 71 67 1 2 1102
2 73 21 5000e 1 32 8 0 0 STATE_IDLE
2 74 21 0 a 2d 3120e 73 67 1 2 1102
4 65 0 0
4 68 65 0
4 56 0 0
4 70 56 68
4 47 0 0
4 72 47 70
4 38 0 0
4 74 38 72
3 1 main.$u1 main.$u1 fsm3.v 0 59 1
3 1 main.$u2 main.$u2 fsm3.v 0 64 1
2 75 62 7000a 1 0 20004 0 0 1 4 0
2 76 62 10003 0 1 400 0 0 clk
2 77 62 1000a 1 37 11006 75 76
2 78 63 1c001e 31 1 1c 0 0 clk
2 79 63 1b001b 31 1b 2002c 78 0 1 2 1102
2 80 63 150017 0 1 400 0 0 clk
2 81 63 15001e 31 37 602e 79 80
2 82 63 120012 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 83 63 100013 63 2c 22000a 82 0 32 2 aa aa aa aa aa aa aa aa
4 81 83 83
4 83 81 0
4 77 83 83
