{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653858588454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653858588455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 16:09:48 2022 " "Processing started: Sun May 29 16:09:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653858588455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653858588455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_test -c ALU_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_test -c ALU_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653858588455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653858589185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7segv3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7segv3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7segV3-behavioral " "Found design unit 1: deco7segV3-behavioral" {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653858590432 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7segV3 " "Found entity 1: deco7segV3" {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653858590432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653858590432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653858590437 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653858590437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653858590437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_test-behavioral " "Found design unit 1: ALU_test-behavioral" {  } { { "ALU_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/ALU_test.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653858590440 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_test " "Found entity 1: ALU_test" {  } { { "ALU_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/ALU_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653858590440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653858590440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_test " "Elaborating entity \"ALU_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653858590537 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out1 ALU_test.vhd(28) " "VHDL Signal Declaration warning at ALU_test.vhd(28): used explicit default value for signal \"data_out1\" because signal was never assigned a value" {  } { { "ALU_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/ALU_test.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653858590539 "|ALU_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out2 ALU_test.vhd(29) " "VHDL Signal Declaration warning at ALU_test.vhd(29): used explicit default value for signal \"data_out2\" because signal was never assigned a value" {  } { { "ALU_test.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/ALU_test.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653858590540 "|ALU_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Atest " "Elaborating entity \"alu\" for hierarchy \"alu:Atest\"" {  } { { "ALU_test.vhd" "Atest" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/ALU_test.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653858590577 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653858590583 "|ALU_test|alu:Atest"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(14) " "VHDL Process Statement warning at alu.vhd(14): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653858590584 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(14) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590586 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(14) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590587 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(14) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590587 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(14) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590588 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590588 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590588 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590589 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590589 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590589 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590590 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590590 "|ALU_test|alu:Atest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(14) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(14)" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/alu.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653858590590 "|ALU_test|alu:Atest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7segV3 deco7segV3:out0 " "Elaborating entity \"deco7segV3\" for hierarchy \"deco7segV3:out0\"" {  } { { "ALU_test.vhd" "out0" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/ALU_test.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653858590613 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1000000\" 7 8 deco7segV3.vhd(23) " "VHDL Expression error at deco7segV3.vhd(23): expression \"\"1000000\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 23 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590615 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1111001\" 7 8 deco7segV3.vhd(24) " "VHDL Expression error at deco7segV3.vhd(24): expression \"\"1111001\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 24 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590616 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0100100\" 7 8 deco7segV3.vhd(25) " "VHDL Expression error at deco7segV3.vhd(25): expression \"\"0100100\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 25 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590616 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0110000\" 7 8 deco7segV3.vhd(26) " "VHDL Expression error at deco7segV3.vhd(26): expression \"\"0110000\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 26 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590617 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0011001\" 7 8 deco7segV3.vhd(27) " "VHDL Expression error at deco7segV3.vhd(27): expression \"\"0011001\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 27 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590617 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0010010\" 7 8 deco7segV3.vhd(28) " "VHDL Expression error at deco7segV3.vhd(28): expression \"\"0010010\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 28 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590617 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000010\" 7 8 deco7segV3.vhd(29) " "VHDL Expression error at deco7segV3.vhd(29): expression \"\"0000010\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 29 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590617 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1111000\" 7 8 deco7segV3.vhd(30) " "VHDL Expression error at deco7segV3.vhd(30): expression \"\"1111000\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 30 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590617 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000000\" 7 8 deco7segV3.vhd(31) " "VHDL Expression error at deco7segV3.vhd(31): expression \"\"0000000\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 31 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590617 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0010000\" 7 8 deco7segV3.vhd(32) " "VHDL Expression error at deco7segV3.vhd(32): expression \"\"0010000\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 32 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590618 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0001000\" 7 8 deco7segV3.vhd(33) " "VHDL Expression error at deco7segV3.vhd(33): expression \"\"0001000\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 33 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590618 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000011\" 7 8 deco7segV3.vhd(34) " "VHDL Expression error at deco7segV3.vhd(34): expression \"\"0000011\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 34 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590618 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0100111\" 7 8 deco7segV3.vhd(35) " "VHDL Expression error at deco7segV3.vhd(35): expression \"\"0100111\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 35 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590618 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0100001\" 7 8 deco7segV3.vhd(36) " "VHDL Expression error at deco7segV3.vhd(36): expression \"\"0100001\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 36 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590618 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000110\" 7 8 deco7segV3.vhd(37) " "VHDL Expression error at deco7segV3.vhd(37): expression \"\"0000110\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 37 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590619 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0001110\" 7 8 deco7segV3.vhd(38) " "VHDL Expression error at deco7segV3.vhd(38): expression \"\"0001110\"\" has 7 elements ; expected 8 elements." {  } { { "deco7segV3.vhd" "" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/deco7segV3.vhd" 38 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1653858590619 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "deco7segV3:out0 " "Can't elaborate user hierarchy \"deco7segV3:out0\"" {  } { { "ALU_test.vhd" "out0" { Text "C:/altera/13.0sp1/proyectos/DIGITALES 2/ALU_test/ALU_test.vhd" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653858590619 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653858590835 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 29 16:09:50 2022 " "Processing ended: Sun May 29 16:09:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653858590835 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653858590835 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653858590835 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653858590835 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 5 s " "Quartus II Full Compilation was unsuccessful. 19 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653858591466 ""}
