# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd sim
# reading modelsim.ini
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 08:08:10 on May 19,2021
# vlog -reportprogress 300 -work work ../rtl/seq_fsm.sv ../rtl/seq_if.sv "+incdir+../tb" "+incdir+../test" "+incdir+../agent_top" "+define+UVM_LOG" "+define+WRAPPING_INCR" "+define+WIDTH_32" ../tb/seq_package.sv ../tb/top.sv 
# -- Compiling module seq_1010
# -- Compiling interface seq_if
# -- Compiling package seq_package
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../tb/seq_package.sv(6): Using implicit +incdir+C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling module top
# -- Importing package seq_package
# 
# Top level modules:
# 	top
# End time: 08:08:10 on May 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
