{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596795463372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596795463373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 18:17:43 2020 " "Processing started: Fri Aug 07 18:17:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596795463373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596795463373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vry_vhdl -c vry_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off vry_vhdl -c vry_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596795463373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596795463756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/vry_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/vry_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vry_vhdl-behavior " "Found design unit 1: vry_vhdl-behavior" {  } { { "design/vry_vhdl.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_Vhdl/vry_Vhdl/design/vry_vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596795464195 ""} { "Info" "ISGN_ENTITY_NAME" "1 vry_vhdl " "Found entity 1: vry_vhdl" {  } { { "design/vry_vhdl.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_Vhdl/vry_Vhdl/design/vry_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596795464195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596795464195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vry_vhdl " "Elaborating entity \"vry_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1596795464223 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a vry_vhdl.vhd(16) " "VHDL Signal Declaration warning at vry_vhdl.vhd(16): used explicit default value for signal \"a\" because signal was never assigned a value" {  } { { "design/vry_vhdl.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_Vhdl/vry_Vhdl/design/vry_vhdl.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1596795464223 "|vry_vhdl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "design/vry_vhdl.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_Vhdl/vry_Vhdl/design/vry_vhdl.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1596795464573 "|vry_vhdl|c"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1596795464573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1596795464877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596795464877 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstn " "No output dependent on input pin \"rstn\"" {  } { { "design/vry_vhdl.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_Vhdl/vry_Vhdl/design/vry_vhdl.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596795465302 "|vry_vhdl|rstn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sclk " "No output dependent on input pin \"sclk\"" {  } { { "design/vry_vhdl.vhd" "" { Text "E:/UV/FPGA/VERIFY/vry_Vhdl/vry_Vhdl/design/vry_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596795465302 "|vry_vhdl|sclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1596795465302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1596795465302 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1596795465302 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1596795465302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596795465325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 18:17:45 2020 " "Processing ended: Fri Aug 07 18:17:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596795465325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596795465325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596795465325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596795465325 ""}
