# RISCV_RV32I

This is a simplified version of the design given at https://github.com/nobotro/fpga_riscv_cpu

For a more professional design, please see https://github.com/YosysHQ/picorv32
