#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 24 05:06:14 2025
# Process ID         : 1312
# Current directory  : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent4132 C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.xpr
# Log file           : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/vivado.log
# Journal file       : C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final\vivado.jou
# Running On         : LAPTOP-LC1F7D02
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i5-9300H CPU @ 2.40GHz
# CPU Frequency      : 2400 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17009 MB
# Swap memory        : 1073 MB
# Total Virtual      : 18082 MB
# Available Virtual  : 9887 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Vivado Projects/Final2' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/harsh/Downloads/SoCFinalProject/Final/ip_repo', nor could it be found using path 'C:/Vivado Projects/Final/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/Final/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myip_pong2_0_0

INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1155.785 ; gain = 119.172
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:module_ref:pwm_audio:1.0 - pwm_audio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.301 ; gain = 37.961
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/harsh/Downloads/SoCFinalProject/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
delete_bd_objs [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_nets pwm_audio_0_pwm_out] [get_bd_cells pwm_audio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
update_compile_order -fileset sources_1
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/axi_cdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x44A1_0000 [ 64K ]>.
startgroup
set_property CONFIG.C_INCLUDE_SG {0} [get_bd_cells axi_cdma_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pwm_audio_axi:1.0 pwm_audio_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/pwm_audio_axi_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins pwm_audio_axi_0/S_AXI]
WARNING: [BD 41-1743] Cannot assign slave segment '/pwm_audio_axi_0/S_AXI/reg0' into address space '/microblaze_riscv_0/Data' because no valid addressing path exists. The addressing path from slave segment '/pwm_audio_axi_0/S_AXI/reg0' to address space '/microblaze_riscv_0/Data' has no free apertures. This assignment will be automatically excluded.
Excluding slave segment /pwm_audio_axi_0/S_AXI/reg0 from address space /microblaze_riscv_0/Data.
connect_bd_net [get_bd_ports pwm_out_0] [get_bd_pins pwm_audio_axi_0/pwm_out]
regenerate_bd_layout
startgroup
set_property CONFIG.NUM_SI {2} [get_bd_cells axi_smc]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_smc/S01_AXI]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_cdma_0/m_axi_aclk]
regenerate_bd_layout
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/pwm_audio_axi_0/S_AXI/reg0' is being assigned into address space '/axi_cdma_0/Data' at <0x0000_0000 [ 1 ]>.
Excluding slave segment /pwm_audio_axi_0/S_AXI/reg0 from address space /axi_cdma_0/Data.
WARNING: [BD 41-1051] Slave segment '/pwm_audio_axi_0/S_AXI/reg0' with 'register' usage does not match address space '/axi_cdma_0/Data' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/axi_cdma_0/Data' at <0x44A1_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' with 'register' usage does not match address space '/axi_cdma_0/Data' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_cdma_0/S_AXI_LITE/Reg from address space /axi_cdma_0/Data.
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/axi_cdma_0/Data' at <0x4000_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_gpio_0/S_AXI/Reg' with 'register' usage does not match address space '/axi_cdma_0/Data' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /axi_cdma_0/Data.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/axi_cdma_0/Data' at <0x4060_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/axi_uartlite_0/S_AXI/Reg' with 'register' usage does not match address space '/axi_cdma_0/Data' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_cdma_0/Data.
Slave segment '/myip_pong2_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_cdma_0/Data' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-1051] Slave segment '/myip_pong2_0/S00_AXI/S00_AXI_reg' with 'register' usage does not match address space '/axi_cdma_0/Data' with 'memory' usage so will be excluded from this address space. Please use the 'include_bd_addr_seg' command to override this precaution if required.
Excluding slave segment /myip_pong2_0/S00_AXI/S00_AXI_reg from address space /axi_cdma_0/Data.
validate_bd_design
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_cdma_0/Data> are excluded.
WARNING: [BD 41-1629] Slave segment </pwm_audio_axi_0/S_AXI/reg0> is excluded from all addressing paths.
Excluding slave segment /myip_pong2_0/S00_AXI/S00_AXI_reg from address space /axi_cdma_0/Data.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /axi_cdma_0/Data.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 17.
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.953 ; gain = 10.449
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs axi_cdma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/axi_cdma_0/Data' at <0x44A0_0000 [ 64K ]>.
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs pwm_audio_axi_0/S_AXI/reg0] -force
Slave segment '/pwm_audio_axi_0/S_AXI/reg0' is being assigned into address space '/axi_cdma_0/Data' at <0x0000_0000 [ 4K ]>.
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs axi_cdma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x44A0_0000 [ 64K ]>.
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4000_0000 [ 64K ]>.
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x4060_0000 [ 64K ]>.
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
Slave segment '/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_riscv_0/Data' at <0x0000_2000 [ 8K ]>.
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs myip_pong2_0/S00_AXI/S00_AXI_reg] -force
Slave segment '/myip_pong2_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_riscv_0/Data' at <0x44A1_0000 [ 64K ]>.
assign_bd_address -target_address_space /microblaze_riscv_0/Data [get_bd_addr_segs pwm_audio_axi_0/S_AXI/reg0] -force
Slave segment '/pwm_audio_axi_0/S_AXI/reg0' is being assigned into address space '/microblaze_riscv_0/Data' at <0x0000_0000 [ 4K ]>.
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/axi_cdma_0/Data' at <0x4000_0000 [ 64K ]>.
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/axi_cdma_0/Data' at <0x4060_0000 [ 64K ]>.
assign_bd_address -target_address_space /axi_cdma_0/Data [get_bd_addr_segs myip_pong2_0/S00_AXI/S00_AXI_reg] -force
Slave segment '/myip_pong2_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/axi_cdma_0/Data' at <0x44A1_0000 [ 64K ]>.
assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_riscv_0/Instruction' at <0x0000_2000 [ 8K ]>.
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.168 ; gain = 42.297
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m02_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m03_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m04_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1465.168 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/new/pwm_audio.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/new/pwm_audio.vhd
file delete -force C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/new/pwm_audio.vhd
export_ip_user_files -of_objects  [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Pong_Top2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Sync_To_Count2:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Porch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:VGA_Sync_Pulses:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
CRITICAL WARNING: [IP_Flow 19-11780] Skipping module reference component xilinx.com:module_ref:Debounce_Switch:1.0 found in user repository c:/Users/harsh/Downloads/SoCFinalProject/ip_repo 
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/harsh/Downloads/SoCFinalProject/ip_repo'.
add_files -norecurse c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_riscv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_riscv_0_local_memory/lmb_bram .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_audio_axi_0 .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 05:12:15 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 05:12:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1552.602 ; gain = 61.500
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.894 . Memory (MB): peak = 1701.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1846.738 ; gain = 2.301
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2383.016 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2383.016 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.427 . Memory (MB): peak = 2383.016 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.016 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2383.016 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2383.016 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2383.016 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/data/riscv_bootloop.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2383.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 47 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2713.734 ; gain = 1161.133
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.906 ; gain = 4.172
INFO: [Common 17-344] 'open_report' was cancelled
close_design
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_myip_pong2_0_S00_AXI_reg]
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_axi_uartlite_0_Reg]
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_axi_gpio_0_Reg]
delete_bd_objs [get_bd_addr_segs axi_cdma_0/Data/SEG_axi_cdma_0_Reg]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </myip_pong2_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_cdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2741.984 ; gain = 0.000
startgroup
set_property CONFIG.C_ALL_OUTPUTS_2 {0} [get_bd_cells axi_gpio_0]
endgroup
export_ip_user_files -of_objects  [get_files c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
delete_bd_objs [get_bd_addr_segs microblaze_riscv_0/Data/SEG_pwm_audio_axi_0_reg0]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </pwm_audio_axi_0/S_AXI/reg0> is not assigned into address space </microblaze_riscv_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </myip_pong2_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_cdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.984 ; gain = 0.000
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m02_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m03_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m04_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
INFO: [Common 17-365] Interrupt caught but 'make_wrapper' cannot be canceled. Please wait for command to finish.
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [Common 17-681] Processing pending cancel.
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
regenerate_bd_layout
validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Slave segment </pwm_audio_axi_0/S_AXI/reg0> is not assigned into address space </microblaze_riscv_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </myip_pong2_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_cdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.984 ; gain = 0.000
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m02_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m03_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m04_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.984 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Apr 24 05:26:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 05:26:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.984 ; gain = 0.000
startgroup
set_property CONFIG.C_GPIO2_WIDTH {1} [get_bd_cells axi_gpio_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </pwm_audio_axi_0/S_AXI/reg0> is not assigned into address space </microblaze_riscv_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </myip_pong2_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_cdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.984 ; gain = 0.000
startgroup
set_property CONFIG.C_IS_DUAL {0} [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2]
endgroup
delete_bd_objs [get_bd_intf_ports GPIO2_0]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </pwm_audio_axi_0/S_AXI/reg0> is not assigned into address space </microblaze_riscv_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </myip_pong2_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_cdma_0/S_AXI_LITE/Reg> is not assigned into address space </axi_cdma_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 4K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze_riscv:1.0-9] /microblaze_riscv_0: Setting C_BASE_VECTORS to 0x00002000.
INFO: [xilinx.com:ip:microblaze_riscv:1.0-23] /microblaze_riscv_0: Setting C_PC_WIDTH to 13.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.984 ; gain = 0.000
export_ip_user_files -of_objects  [get_files c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m02_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m03_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m04_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
ERROR: [Common 17-180] Spawn failed: No error
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.gen/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\harsh\Downloads\SoCFinalProject\Vivado_Final\Final_V2.gen\sources_1\bd\design_1\hdl\design_1_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 24 05:38:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/synth_1/runme.log
[Thu Apr 24 05:38:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.2/data/embeddedsw) loading 2 seconds
regenerate_bd_layout
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:myip_pong2_Edit1:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:user:pwm_audio_axi:1.0 - pwm_audio_axi_0
Successfully read diagram <design_1> from block design file <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/design_1.bd>
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/harsh/Downloads/SoCFinalProject/Vivado_Final/Final_V2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 24 05:55:06 2025...
