
*** Running vivado
    with args -log FPGA_TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FPGA_TOP.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FPGA_TOP.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/SCurve_Data_FIFO.dcp' for cell 'Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16'
INFO: [Project 1-454] Reading design checkpoint 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/param_store_fifo/param_store_fifo.dcp' for cell 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep'
INFO: [Project 1-454] Reading design checkpoint 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/usb_cmd_fifo.dcp' for cell 'usb_control/usbcmdfifo_16depth'
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/SweepACQ_FIFO/SweepACQ_FIFO.xdc] for cell 'Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/SweepACQ_FIFO/SweepACQ_FIFO.xdc] for cell 'Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/SCurve_Data_FIFO/SCurve_Data_FIFO.xdc] for cell 'Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/SCurve_Data_FIFO/SCurve_Data_FIFO.xdc] for cell 'Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo.xdc] for cell 'usb_data_fifo_8192depth/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo.xdc] for cell 'usb_data_fifo_8192depth/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/param_store_fifo/param_store_fifo/param_store_fifo.xdc] for cell 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/param_store_fifo/param_store_fifo/param_store_fifo.xdc] for cell 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/usb_cmd_fifo/usb_cmd_fifo.xdc] for cell 'usb_control/usbcmdfifo_16depth/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/usb_cmd_fifo/usb_cmd_fifo.xdc] for cell 'usb_control/usbcmdfifo_16depth/U0'
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_pll_5' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:175]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:220]
INFO: [Timing 38-2] Deriving generated clocks [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:220]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1059.086 ; gain = 515.188
WARNING: [Constraints 18-619] A clock with name 'Clk_320M' already exists, overwriting the previous clock with the same name. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:319]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[0]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[1]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[2]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[3]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[4]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[5]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[6]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[7]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[8]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[9]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[10]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[11]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[12]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
WARNING: [Vivado 12-507] No nets matched 'Microroc_u1/MicrorocDaq/SlaveDaqControl/SlaveDaqData[13]'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:380]
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SCurve_Data_FIFO/SCurve_Data_FIFO.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/param_store_fifo/param_store_fifo.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/usb_cmd_fifo.dcp'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo_clocks.xdc] for cell 'usb_data_fifo_8192depth/U0'
WARNING: [Timing 38-3] User defined clock exists on pin Clk_Gen/MMCME2_BASE_inst/CLKOUT3 and will prevent any subsequent automatic derivation of generated clocks on that pin. [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo_clocks.xdc:53]
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo_clocks.xdc] for cell 'usb_data_fifo_8192depth/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/param_store_fifo/param_store_fifo/param_store_fifo_clocks.xdc] for cell 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/param_store_fifo/param_store_fifo/param_store_fifo_clocks.xdc] for cell 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/usb_cmd_fifo/usb_cmd_fifo_clocks.xdc] for cell 'usb_control/usbcmdfifo_16depth/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_cmd_fifo/usb_cmd_fifo/usb_cmd_fifo_clocks.xdc] for cell 'usb_control/usbcmdfifo_16depth/U0'
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS: 4 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1059.164 ; gain = 815.410
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1059.164 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_pll_5' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:175]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin Clk_Gen/MMCME2_BASE_inst/CLKOUT3 and will prevent any subsequent automatic derivation of generated clocks on that pin.

Starting Logic Optimization Task
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 17 Warnings, 1 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Chipscope 16-213] The debug port 'u_ila_0/probe0' has 14 unconnected channels (bits). This will cause errors during implementation.
INFO: [Common 17-206] Exiting Vivado at Sat Jul 01 18:53:03 2017...
