# and_gate.ys - Yosys synthesis script for AND gate

# 1. Read Verilog design
read_verilog and_gate.v

# 2. Elaborate the design (generate RTL netlist)
synth -top and_gate

# 3. Generate a .dot file (graph representation of the netlist)
show -format dot -prefix and_gate_netlist

dot -Tpng and_gate_netlist.dot -o and_gate_netlist.png
