[14:37:25.259] <TB2>     INFO: *** Welcome to pxar ***
[14:37:25.259] <TB2>     INFO: *** Today: 2016/04/12
[14:37:25.266] <TB2>     INFO: *** Version: b2a7-dirty
[14:37:25.267] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:37:25.267] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:37:25.267] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//defaultMaskFile.dat
[14:37:25.267] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters_C15.dat
[14:37:25.345] <TB2>     INFO:         clk: 4
[14:37:25.345] <TB2>     INFO:         ctr: 4
[14:37:25.345] <TB2>     INFO:         sda: 19
[14:37:25.345] <TB2>     INFO:         tin: 9
[14:37:25.345] <TB2>     INFO:         level: 15
[14:37:25.345] <TB2>     INFO:         triggerdelay: 0
[14:37:25.345] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:37:25.345] <TB2>     INFO: Log level: DEBUG
[14:37:25.364] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:37:25.371] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:37:25.374] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:37:25.376] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:37:26.934] <TB2>     INFO: DUT info: 
[14:37:26.934] <TB2>     INFO: The DUT currently contains the following objects:
[14:37:26.934] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:37:26.934] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:37:26.934] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:37:26.934] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:37:26.934] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:37:26.934] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:37:26.934] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:26.934] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:26.934] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:26.934] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:37:26.935] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:37:26.936] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:37:26.937] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:37:26.937] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:37:26.937] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:37:26.937] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:37:26.937] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:37:26.937] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:37:26.939] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32043008
[14:37:26.939] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f3ef90
[14:37:26.939] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1eb3770
[14:37:26.939] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7125d94010
[14:37:26.939] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f712bfff510
[14:37:26.939] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32108544 fPxarMemory = 0x7f7125d94010
[14:37:26.940] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 379.4mA
[14:37:26.941] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 470.3mA
[14:37:26.941] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[14:37:26.941] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:37:27.341] <TB2>     INFO: enter 'restricted' command line mode
[14:37:27.341] <TB2>     INFO: enter test to run
[14:37:27.342] <TB2>     INFO:   test: FPIXTest no parameter change
[14:37:27.342] <TB2>     INFO:   running: fpixtest
[14:37:27.342] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:37:27.344] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:37:27.344] <TB2>     INFO: ######################################################################
[14:37:27.345] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:37:27.345] <TB2>     INFO: ######################################################################
[14:37:27.348] <TB2>     INFO: ######################################################################
[14:37:27.348] <TB2>     INFO: PixTestPretest::doTest()
[14:37:27.348] <TB2>     INFO: ######################################################################
[14:37:27.350] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:27.351] <TB2>     INFO:    PixTestPretest::programROC() 
[14:37:27.351] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:45.367] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:37:45.367] <TB2>     INFO: IA differences per ROC:  19.3 18.5 19.3 20.1 16.9 18.5 19.3 19.3 16.9 16.9 18.5 18.5 18.5 18.5 19.3 20.1
[14:37:45.437] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:45.438] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:37:45.438] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:45.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[14:37:45.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[14:37:45.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[14:37:45.845] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.7188 mA
[14:37:45.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  75 Ia 23.9188 mA
[14:37:46.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.7188 mA
[14:37:46.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 23.9188 mA
[14:37:46.249] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.5188 mA
[14:37:46.350] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  93 Ia 24.7188 mA
[14:37:46.451] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  90 Ia 24.7188 mA
[14:37:46.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  87 Ia 23.9188 mA
[14:37:46.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.1188 mA
[14:37:46.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.7188 mA
[14:37:46.854] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.7188 mA
[14:37:46.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.1188 mA
[14:37:47.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  82 Ia 24.7188 mA
[14:37:47.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.9188 mA
[14:37:47.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[14:37:47.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[14:37:47.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.3188 mA
[14:37:47.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 23.9188 mA
[14:37:47.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 21.5188 mA
[14:37:47.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  93 Ia 24.7188 mA
[14:37:47.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  90 Ia 23.9188 mA
[14:37:47.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[14:37:48.067] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 24.7188 mA
[14:37:48.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 23.9188 mA
[14:37:48.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[14:37:48.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[14:37:48.470] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[14:37:48.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[14:37:48.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 23.9188 mA
[14:37:48.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[14:37:48.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[14:37:48.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[14:37:49.079] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[14:37:49.180] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[14:37:49.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 23.9188 mA
[14:37:49.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[14:37:49.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[14:37:49.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  75
[14:37:49.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  75
[14:37:49.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  87
[14:37:49.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[14:37:49.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  88
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  90
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  83
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[14:37:49.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  75
[14:37:51.135] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[14:37:51.135] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  20.1  20.1  19.3  20.1  20.1  19.3  20.1  19.3  20.1  20.1  20.1  19.3  19.3
[14:37:51.166] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:51.166] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:37:51.166] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:51.302] <TB2>     INFO: Expecting 231680 events.
[14:37:59.410] <TB2>     INFO: 231680 events read in total (7390ms).
[14:37:59.562] <TB2>     INFO: Test took 8394ms.
[14:37:59.763] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 58
[14:37:59.767] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 87 and Delta(CalDel) = 62
[14:37:59.771] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 57
[14:37:59.775] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 110 and Delta(CalDel) = 59
[14:37:59.779] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 63
[14:37:59.783] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:37:59.787] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:37:59.790] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 79 and Delta(CalDel) = 63
[14:37:59.794] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 75 and Delta(CalDel) = 67
[14:37:59.797] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:37:59.801] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 67
[14:37:59.804] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:37:59.808] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:37:59.812] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 64
[14:37:59.815] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 65
[14:37:59.819] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 65
[14:37:59.860] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:37:59.894] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:59.894] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:37:59.894] <TB2>     INFO:    ----------------------------------------------------------------------
[14:38:00.032] <TB2>     INFO: Expecting 231680 events.
[14:38:08.109] <TB2>     INFO: 231680 events read in total (7362ms).
[14:38:08.114] <TB2>     INFO: Test took 8215ms.
[14:38:08.138] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[14:38:08.454] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 31
[14:38:08.458] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 28.5
[14:38:08.462] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[14:38:08.465] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[14:38:08.469] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[14:38:08.472] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:38:08.476] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 31.5
[14:38:08.479] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 32
[14:38:08.483] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 29
[14:38:08.486] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 167 +/- 34
[14:38:08.490] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[14:38:08.493] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[14:38:08.497] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 31
[14:38:08.500] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 33.5
[14:38:08.504] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[14:38:08.539] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:38:08.539] <TB2>     INFO: CalDel:      129   150   125   124   146   146   131   150   163   117   167   125   136   155   151   146
[14:38:08.539] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    55    51    51    51    51    51
[14:38:08.543] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C0.dat
[14:38:08.544] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C1.dat
[14:38:08.544] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C2.dat
[14:38:08.544] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C3.dat
[14:38:08.544] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C4.dat
[14:38:08.544] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C5.dat
[14:38:08.545] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C6.dat
[14:38:08.545] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C7.dat
[14:38:08.545] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C8.dat
[14:38:08.545] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C9.dat
[14:38:08.545] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C10.dat
[14:38:08.545] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C11.dat
[14:38:08.546] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C12.dat
[14:38:08.546] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C13.dat
[14:38:08.546] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C14.dat
[14:38:08.546] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters_C15.dat
[14:38:08.546] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:38:08.547] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:38:08.547] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[14:38:08.547] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:38:08.638] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:38:08.638] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:38:08.638] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:38:08.638] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:38:08.641] <TB2>     INFO: ######################################################################
[14:38:08.641] <TB2>     INFO: PixTestTiming::doTest()
[14:38:08.641] <TB2>     INFO: ######################################################################
[14:38:08.641] <TB2>     INFO:    ----------------------------------------------------------------------
[14:38:08.641] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:38:08.641] <TB2>     INFO:    ----------------------------------------------------------------------
[14:38:08.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:38:10.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:38:12.809] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:38:15.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:38:17.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:38:19.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:38:21.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:38:24.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:38:26.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:38:28.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:38:30.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:38:33.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:38:35.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:38:37.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:38:40.090] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:38:42.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:38:44.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:38:46.158] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:38:47.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:38:49.197] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:38:50.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:38:52.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:38:53.756] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:38:55.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:38:56.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:38:58.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:39:01.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:39:04.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:39:07.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:39:11.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:39:14.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:39:17.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:39:20.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:39:22.135] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:39:23.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:39:25.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:39:26.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:39:31.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:39:32.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:39:34.084] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:39:35.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:39:37.879] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:39:40.152] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:39:42.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:39:43.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:39:50.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:39:53.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:39:55.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:40:07.760] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:40:10.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:40:12.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:40:14.580] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:40:16.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:40:23.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:40:25.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:40:27.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:40:30.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:40:32.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:40:34.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:40:37.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:40:39.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:40:43.064] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:40:45.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:40:47.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:40:49.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:40:52.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:40:54.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:40:56.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:40:58.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:41:01.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:41:03.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:41:05.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:41:08.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:41:09.598] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:41:11.871] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:41:14.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:41:16.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:41:18.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:41:20.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:41:23.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:41:25.512] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:41:27.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:41:28.552] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:41:30.071] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:41:31.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:41:33.112] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:41:34.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:41:36.153] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:41:37.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:41:39.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:41:51.618] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:42:03.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:42:15.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:42:18.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:42:30.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:42:42.925] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:42:44.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:42:45.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:42:47.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:42:49.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:42:50.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:42:54.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:42:55.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:42:57.158] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:42:58.679] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:43:00.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:43:02.473] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:43:03.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:43:15.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:43:21.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:43:22.721] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:43:24.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:43:26.515] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:43:28.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:43:31.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:43:33.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:43:35.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:43:37.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:43:40.158] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:43:42.431] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:43:44.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:43:46.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:43:49.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:43:51.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:43:53.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:43:55.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:43:57.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:43:59.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:44:02.522] <TB2>     INFO: TBM Phase Settings: 224
[14:44:02.522] <TB2>     INFO: 400MHz Phase: 0
[14:44:02.522] <TB2>     INFO: 160MHz Phase: 7
[14:44:02.522] <TB2>     INFO: Functional Phase Area: 3
[14:44:02.525] <TB2>     INFO: Test took 353884 ms.
[14:44:02.525] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:44:02.525] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:02.525] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:44:02.525] <TB2>     INFO:    ----------------------------------------------------------------------
[14:44:02.526] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:44:03.666] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:44:05.939] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:44:08.210] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:44:10.481] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:44:12.752] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:44:15.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:44:17.295] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:44:19.568] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:44:21.087] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:44:22.608] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:44:24.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:44:25.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:44:27.169] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:44:28.689] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:44:30.211] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:44:31.730] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:44:33.250] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:44:34.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:44:36.290] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:44:37.809] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:44:39.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:44:40.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:44:42.368] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:44:43.888] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:44:45.407] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:44:46.927] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:44:49.200] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:44:51.473] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:44:53.747] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:44:56.019] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:44:58.293] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:44:59.812] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:45:01.331] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:45:02.851] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:45:05.124] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:45:07.397] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:45:09.670] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:45:11.945] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:45:14.218] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:45:16.491] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:45:18.010] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:45:19.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:45:21.802] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:45:24.076] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:45:26.349] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:45:28.622] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:45:30.896] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:45:33.169] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:45:34.688] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:45:36.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:45:38.481] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:45:40.755] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:45:43.028] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:45:45.303] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:45:47.576] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:45:49.096] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:45:50.616] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:45:52.136] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:45:54.409] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:45:56.683] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:45:58.955] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:46:01.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:46:03.500] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:46:06.156] <TB2>     INFO: ROC Delay Settings: 236
[14:46:06.156] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:46:06.157] <TB2>     INFO: ROC Port 0 Delay: 4
[14:46:06.157] <TB2>     INFO: ROC Port 1 Delay: 5
[14:46:06.157] <TB2>     INFO: Functional ROC Area: 5
[14:46:06.159] <TB2>     INFO: Test took 123634 ms.
[14:46:06.159] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:46:06.160] <TB2>     INFO:    ----------------------------------------------------------------------
[14:46:06.160] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:46:06.160] <TB2>     INFO:    ----------------------------------------------------------------------
[14:46:07.298] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 80b1 4309 4309 4309 4309 4308 4309 4309 4309 e062 c000 
[14:46:07.299] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4308 4308 4308 4308 4309 4308 4308 4308 e022 c000 a102 80c0 4308 4308 4308 4308 4308 4309 4309 4309 e022 c000 
[14:46:07.299] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a103 8000 4308 4308 4309 4309 4308 4308 4308 4309 e022 c000 
[14:46:07.299] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:46:21.449] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:21.449] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:46:35.543] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:35.543] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:46:49.645] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:49.645] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:47:03.724] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:03.724] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:47:17.819] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:17.819] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:47:31.817] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:31.817] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:47:45.886] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:45.886] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:47:59.940] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:59.940] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:48:13.946] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:13.946] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:48:27.921] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:28.303] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:28.315] <TB2>     INFO: Decoding statistics:
[14:48:28.315] <TB2>     INFO:   General information:
[14:48:28.316] <TB2>     INFO: 	 16bit words read:         240000000
[14:48:28.316] <TB2>     INFO: 	 valid events total:       20000000
[14:48:28.316] <TB2>     INFO: 	 empty events:             20000000
[14:48:28.316] <TB2>     INFO: 	 valid events with pixels: 0
[14:48:28.316] <TB2>     INFO: 	 valid pixel hits:         0
[14:48:28.316] <TB2>     INFO:   Event errors: 	           0
[14:48:28.316] <TB2>     INFO: 	 start marker:             0
[14:48:28.316] <TB2>     INFO: 	 stop marker:              0
[14:48:28.316] <TB2>     INFO: 	 overflow:                 0
[14:48:28.316] <TB2>     INFO: 	 invalid 5bit words:       0
[14:48:28.316] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:48:28.316] <TB2>     INFO:   TBM errors: 		           0
[14:48:28.316] <TB2>     INFO: 	 flawed TBM headers:       0
[14:48:28.316] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:48:28.316] <TB2>     INFO: 	 event ID mismatches:      0
[14:48:28.316] <TB2>     INFO:   ROC errors: 		           0
[14:48:28.316] <TB2>     INFO: 	 missing ROC header(s):    0
[14:48:28.316] <TB2>     INFO: 	 misplaced readback start: 0
[14:48:28.316] <TB2>     INFO:   Pixel decoding errors:	   0
[14:48:28.316] <TB2>     INFO: 	 pixel data incomplete:    0
[14:48:28.316] <TB2>     INFO: 	 pixel address:            0
[14:48:28.316] <TB2>     INFO: 	 pulse height fill bit:    0
[14:48:28.316] <TB2>     INFO: 	 buffer corruption:        0
[14:48:28.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.316] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:48:28.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.316] <TB2>     INFO:    Read back bit status: 1
[14:48:28.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.316] <TB2>     INFO:    Timings are good!
[14:48:28.316] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.316] <TB2>     INFO: Test took 142156 ms.
[14:48:28.316] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:48:28.316] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:48:28.316] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:48:28.316] <TB2>     INFO: PixTestTiming::doTest took 619677 ms.
[14:48:28.316] <TB2>     INFO: PixTestTiming::doTest() done
[14:48:28.317] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:48:28.317] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:48:28.317] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:48:28.317] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:48:28.317] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:48:28.317] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:48:28.318] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:48:28.671] <TB2>     INFO: ######################################################################
[14:48:28.671] <TB2>     INFO: PixTestAlive::doTest()
[14:48:28.671] <TB2>     INFO: ######################################################################
[14:48:28.674] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.674] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:48:28.674] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:28.675] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:29.022] <TB2>     INFO: Expecting 41600 events.
[14:48:33.104] <TB2>     INFO: 41600 events read in total (3367ms).
[14:48:33.105] <TB2>     INFO: Test took 4430ms.
[14:48:33.112] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:33.112] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:48:33.113] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:48:33.487] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:48:33.487] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:48:33.487] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:48:33.491] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:33.491] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:48:33.491] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:33.493] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:33.836] <TB2>     INFO: Expecting 41600 events.
[14:48:36.811] <TB2>     INFO: 41600 events read in total (2260ms).
[14:48:36.812] <TB2>     INFO: Test took 3319ms.
[14:48:36.812] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:36.812] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:48:36.812] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:48:36.814] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:48:37.217] <TB2>     INFO: PixTestAlive::maskTest() done
[14:48:37.217] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:48:37.220] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:37.220] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:48:37.220] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:37.221] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:37.564] <TB2>     INFO: Expecting 41600 events.
[14:48:41.633] <TB2>     INFO: 41600 events read in total (3354ms).
[14:48:41.634] <TB2>     INFO: Test took 4412ms.
[14:48:41.642] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:41.642] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:48:41.642] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:48:42.020] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:48:42.021] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:48:42.021] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:48:42.021] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:48:42.029] <TB2>     INFO: ######################################################################
[14:48:42.029] <TB2>     INFO: PixTestTrim::doTest()
[14:48:42.029] <TB2>     INFO: ######################################################################
[14:48:42.032] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:42.032] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:48:42.032] <TB2>     INFO:    ----------------------------------------------------------------------
[14:48:42.113] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:48:42.113] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:48:42.134] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:48:42.134] <TB2>     INFO:     run 1 of 1
[14:48:42.134] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:42.482] <TB2>     INFO: Expecting 5025280 events.
[14:49:27.285] <TB2>     INFO: 1389832 events read in total (44088ms).
[14:50:10.185] <TB2>     INFO: 2762584 events read in total (86989ms).
[14:50:53.978] <TB2>     INFO: 4144936 events read in total (130781ms).
[14:51:21.550] <TB2>     INFO: 5025280 events read in total (158353ms).
[14:51:21.592] <TB2>     INFO: Test took 159458ms.
[14:51:21.650] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:21.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:23.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:24.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:25.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:27.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:28.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:30.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:31.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:32.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:33.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:35.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:36.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:37.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:39.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:40.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:41.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:43.345] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236056576
[14:51:43.350] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.602 minThrLimit = 101.574 minThrNLimit = 129.181 -> result = 101.602 -> 101
[14:51:43.350] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2907 minThrLimit = 96.275 minThrNLimit = 118.898 -> result = 96.2907 -> 96
[14:51:43.351] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.514 minThrLimit = 102.499 minThrNLimit = 131.484 -> result = 102.514 -> 102
[14:51:43.351] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7796 minThrLimit = 97.7475 minThrNLimit = 127.93 -> result = 97.7796 -> 97
[14:51:43.351] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.893 minThrLimit = 91.868 minThrNLimit = 116.454 -> result = 91.893 -> 91
[14:51:43.352] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8431 minThrLimit = 85.8073 minThrNLimit = 107.947 -> result = 85.8431 -> 85
[14:51:43.352] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7878 minThrLimit = 87.7766 minThrNLimit = 112.806 -> result = 87.7878 -> 87
[14:51:43.353] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3577 minThrLimit = 85.3465 minThrNLimit = 109.725 -> result = 85.3577 -> 85
[14:51:43.353] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7159 minThrLimit = 83.6724 minThrNLimit = 102.596 -> result = 83.7159 -> 83
[14:51:43.354] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2552 minThrLimit = 94.2255 minThrNLimit = 117.664 -> result = 94.2552 -> 94
[14:51:43.354] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5467 minThrLimit = 87.5408 minThrNLimit = 103.921 -> result = 87.5467 -> 87
[14:51:43.355] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2687 minThrLimit = 96.2637 minThrNLimit = 121.088 -> result = 96.2687 -> 96
[14:51:43.355] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6647 minThrLimit = 89.6518 minThrNLimit = 115.058 -> result = 89.6647 -> 89
[14:51:43.355] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.6036 minThrLimit = 82.6023 minThrNLimit = 104.172 -> result = 82.6036 -> 82
[14:51:43.356] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5837 minThrLimit = 97.5435 minThrNLimit = 122.846 -> result = 97.5837 -> 97
[14:51:43.356] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8258 minThrLimit = 90.8191 minThrNLimit = 117.498 -> result = 90.8258 -> 90
[14:51:43.356] <TB2>     INFO: ROC 0 VthrComp = 101
[14:51:43.356] <TB2>     INFO: ROC 1 VthrComp = 96
[14:51:43.357] <TB2>     INFO: ROC 2 VthrComp = 102
[14:51:43.357] <TB2>     INFO: ROC 3 VthrComp = 97
[14:51:43.357] <TB2>     INFO: ROC 4 VthrComp = 91
[14:51:43.357] <TB2>     INFO: ROC 5 VthrComp = 85
[14:51:43.357] <TB2>     INFO: ROC 6 VthrComp = 87
[14:51:43.357] <TB2>     INFO: ROC 7 VthrComp = 85
[14:51:43.357] <TB2>     INFO: ROC 8 VthrComp = 83
[14:51:43.357] <TB2>     INFO: ROC 9 VthrComp = 94
[14:51:43.357] <TB2>     INFO: ROC 10 VthrComp = 87
[14:51:43.357] <TB2>     INFO: ROC 11 VthrComp = 96
[14:51:43.357] <TB2>     INFO: ROC 12 VthrComp = 89
[14:51:43.358] <TB2>     INFO: ROC 13 VthrComp = 82
[14:51:43.358] <TB2>     INFO: ROC 14 VthrComp = 97
[14:51:43.358] <TB2>     INFO: ROC 15 VthrComp = 90
[14:51:43.358] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:51:43.358] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:51:43.376] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:51:43.376] <TB2>     INFO:     run 1 of 1
[14:51:43.376] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:43.719] <TB2>     INFO: Expecting 5025280 events.
[14:52:19.796] <TB2>     INFO: 884400 events read in total (35362ms).
[14:52:55.195] <TB2>     INFO: 1766528 events read in total (70761ms).
[14:53:30.597] <TB2>     INFO: 2647864 events read in total (106163ms).
[14:54:05.701] <TB2>     INFO: 3520664 events read in total (141267ms).
[14:54:41.029] <TB2>     INFO: 4388216 events read in total (176595ms).
[14:55:05.668] <TB2>     INFO: 5025280 events read in total (201234ms).
[14:55:05.749] <TB2>     INFO: Test took 202374ms.
[14:55:05.940] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:06.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:07.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:09.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:11.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:12.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:14.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:15.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:17.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:18.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:20.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:22.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:23.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:25.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:26.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:28.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:30.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:31.704] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301805568
[14:55:31.707] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5714 for pixel 6/17 mean/min/max = 44.5329/32.2921/56.7738
[14:55:31.708] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.6422 for pixel 0/78 mean/min/max = 44.3041/31.8963/56.7118
[14:55:31.708] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0921 for pixel 4/7 mean/min/max = 44.4819/32.7113/56.2525
[14:55:31.709] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.8312 for pixel 5/4 mean/min/max = 43.7088/32.5513/54.8663
[14:55:31.709] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.1865 for pixel 9/12 mean/min/max = 45.5195/33.7835/57.2556
[14:55:31.709] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.7537 for pixel 0/12 mean/min/max = 44.3832/32.8087/55.9576
[14:55:31.710] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.0432 for pixel 15/7 mean/min/max = 43.7622/32.7175/54.807
[14:55:31.710] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.5622 for pixel 6/0 mean/min/max = 44.454/32.1289/56.7791
[14:55:31.710] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 62.6854 for pixel 16/0 mean/min/max = 47.556/32.0204/63.0915
[14:55:31.711] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.6481 for pixel 9/73 mean/min/max = 44.2458/32.7953/55.6962
[14:55:31.711] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 70.6246 for pixel 1/2 mean/min/max = 50.6646/30.3322/70.997
[14:55:31.711] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.4509 for pixel 0/6 mean/min/max = 43.563/32.4248/54.7012
[14:55:31.712] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.4342 for pixel 0/4 mean/min/max = 45.2229/33.9971/56.4488
[14:55:31.712] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.9332 for pixel 0/15 mean/min/max = 44.108/33.0283/55.1877
[14:55:31.712] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.3532 for pixel 3/3 mean/min/max = 43.6872/32.3639/55.0105
[14:55:31.713] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.0234 for pixel 1/13 mean/min/max = 44.797/34.2015/55.3926
[14:55:31.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:31.845] <TB2>     INFO: Expecting 411648 events.
[14:55:39.506] <TB2>     INFO: 411648 events read in total (6941ms).
[14:55:39.515] <TB2>     INFO: Expecting 411648 events.
[14:55:47.049] <TB2>     INFO: 411648 events read in total (6872ms).
[14:55:47.059] <TB2>     INFO: Expecting 411648 events.
[14:55:54.641] <TB2>     INFO: 411648 events read in total (6917ms).
[14:55:54.653] <TB2>     INFO: Expecting 411648 events.
[14:56:02.332] <TB2>     INFO: 411648 events read in total (7020ms).
[14:56:02.346] <TB2>     INFO: Expecting 411648 events.
[14:56:09.911] <TB2>     INFO: 411648 events read in total (6910ms).
[14:56:09.928] <TB2>     INFO: Expecting 411648 events.
[14:56:17.449] <TB2>     INFO: 411648 events read in total (6868ms).
[14:56:17.467] <TB2>     INFO: Expecting 411648 events.
[14:56:25.019] <TB2>     INFO: 411648 events read in total (6888ms).
[14:56:25.040] <TB2>     INFO: Expecting 411648 events.
[14:56:32.509] <TB2>     INFO: 411648 events read in total (6815ms).
[14:56:32.534] <TB2>     INFO: Expecting 411648 events.
[14:56:40.015] <TB2>     INFO: 411648 events read in total (6831ms).
[14:56:40.041] <TB2>     INFO: Expecting 411648 events.
[14:56:47.535] <TB2>     INFO: 411648 events read in total (6842ms).
[14:56:47.565] <TB2>     INFO: Expecting 411648 events.
[14:56:55.120] <TB2>     INFO: 411648 events read in total (6907ms).
[14:56:55.152] <TB2>     INFO: Expecting 411648 events.
[14:57:02.792] <TB2>     INFO: 411648 events read in total (6996ms).
[14:57:02.825] <TB2>     INFO: Expecting 411648 events.
[14:57:10.405] <TB2>     INFO: 411648 events read in total (6940ms).
[14:57:10.440] <TB2>     INFO: Expecting 411648 events.
[14:57:18.005] <TB2>     INFO: 411648 events read in total (6929ms).
[14:57:18.044] <TB2>     INFO: Expecting 411648 events.
[14:57:25.625] <TB2>     INFO: 411648 events read in total (6945ms).
[14:57:25.667] <TB2>     INFO: Expecting 411648 events.
[14:57:33.206] <TB2>     INFO: 411648 events read in total (6911ms).
[14:57:33.251] <TB2>     INFO: Test took 121538ms.
[14:57:33.754] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0351 < 35 for itrim = 107; old thr = 33.7858 ... break
[14:57:33.781] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7003 < 35 for itrim+1 = 92; old thr = 34.9678 ... break
[14:57:33.822] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1348 < 35 for itrim+1 = 110; old thr = 34.9751 ... break
[14:57:33.865] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6041 < 35 for itrim+1 = 102; old thr = 34.4889 ... break
[14:57:33.904] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.347 < 35 for itrim = 108; old thr = 34.4429 ... break
[14:57:33.929] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4448 < 35 for itrim = 86; old thr = 33.6936 ... break
[14:57:33.966] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6298 < 35 for itrim+1 = 93; old thr = 34.4787 ... break
[14:57:34.004] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.872 < 35 for itrim = 104; old thr = 34.0052 ... break
[14:57:34.035] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0875 < 35 for itrim = 108; old thr = 33.7062 ... break
[14:57:34.068] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0937 < 35 for itrim = 88; old thr = 34.8448 ... break
[14:57:34.088] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0289 < 35 for itrim = 128; old thr = 33.443 ... break
[14:57:34.124] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9612 < 35 for itrim = 100; old thr = 33.6091 ... break
[14:57:34.159] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.249 < 35 for itrim+1 = 94; old thr = 34.7879 ... break
[14:57:34.194] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4606 < 35 for itrim+1 = 94; old thr = 34.8511 ... break
[14:57:34.231] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0383 < 35 for itrim = 94; old thr = 34.92 ... break
[14:57:34.277] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4189 < 35 for itrim = 106; old thr = 34.1135 ... break
[14:57:34.355] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:57:34.366] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:57:34.366] <TB2>     INFO:     run 1 of 1
[14:57:34.366] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:34.716] <TB2>     INFO: Expecting 5025280 events.
[14:58:10.225] <TB2>     INFO: 870320 events read in total (34794ms).
[14:58:45.108] <TB2>     INFO: 1738728 events read in total (69677ms).
[14:59:20.496] <TB2>     INFO: 2606464 events read in total (105066ms).
[14:59:55.348] <TB2>     INFO: 3464824 events read in total (139917ms).
[15:00:30.343] <TB2>     INFO: 4318192 events read in total (174912ms).
[15:00:58.148] <TB2>     INFO: 5025280 events read in total (202717ms).
[15:00:58.232] <TB2>     INFO: Test took 203866ms.
[15:00:58.424] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:58.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:00.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:01.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:03.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:04.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:06.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:07.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:09.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:11.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:12.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:14.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:15.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:17.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:18.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:20.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:21.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:23.326] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256917504
[15:01:23.328] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.500000 .. 255.000000
[15:01:23.402] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:01:23.413] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:01:23.413] <TB2>     INFO:     run 1 of 1
[15:01:23.413] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:23.756] <TB2>     INFO: Expecting 8320000 events.
[15:01:58.401] <TB2>     INFO: 816752 events read in total (33930ms).
[15:02:34.006] <TB2>     INFO: 1633424 events read in total (69535ms).
[15:03:07.876] <TB2>     INFO: 2450400 events read in total (103406ms).
[15:03:40.986] <TB2>     INFO: 3267328 events read in total (136515ms).
[15:04:14.795] <TB2>     INFO: 4084472 events read in total (170324ms).
[15:04:48.818] <TB2>     INFO: 4900728 events read in total (204347ms).
[15:05:22.931] <TB2>     INFO: 5715656 events read in total (238461ms).
[15:05:58.348] <TB2>     INFO: 6529744 events read in total (273877ms).
[15:06:32.026] <TB2>     INFO: 7342384 events read in total (307555ms).
[15:07:05.617] <TB2>     INFO: 8155048 events read in total (341146ms).
[15:07:12.755] <TB2>     INFO: 8320000 events read in total (348284ms).
[15:07:12.905] <TB2>     INFO: Test took 349492ms.
[15:07:13.233] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:13.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:15.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:17.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:19.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:21.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:23.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:25.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:27.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:29.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:31.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:33.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:35.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:37.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:38.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:40.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:42.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:44.774] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 480071680
[15:07:44.857] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.421962 .. 45.129552
[15:07:44.933] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:07:44.944] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:44.944] <TB2>     INFO:     run 1 of 1
[15:07:44.944] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:45.287] <TB2>     INFO: Expecting 1630720 events.
[15:08:26.377] <TB2>     INFO: 1149992 events read in total (40376ms).
[15:08:43.360] <TB2>     INFO: 1630720 events read in total (57359ms).
[15:08:43.384] <TB2>     INFO: Test took 58440ms.
[15:08:43.423] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:43.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:44.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:45.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:46.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:47.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:08:48.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:08:49.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:08:50.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:08:51.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:52.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:53.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:54.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:55.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:56.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:57.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:58.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:59.389] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 480071680
[15:08:59.470] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.725584 .. 41.647956
[15:08:59.546] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:08:59.557] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:08:59.557] <TB2>     INFO:     run 1 of 1
[15:08:59.557] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:08:59.900] <TB2>     INFO: Expecting 1364480 events.
[15:09:41.806] <TB2>     INFO: 1167344 events read in total (41191ms).
[15:09:49.598] <TB2>     INFO: 1364480 events read in total (48983ms).
[15:09:49.637] <TB2>     INFO: Test took 50081ms.
[15:09:49.673] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:49.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:51.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:52.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:53.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:53.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:54.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:55.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:56.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:57.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:59.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:59.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:01.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:02.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:03.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:04.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:05.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:06.261] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 480071680
[15:10:06.353] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.999296 .. 41.429776
[15:10:06.434] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:10:06.446] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:10:06.446] <TB2>     INFO:     run 1 of 1
[15:10:06.447] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:06.800] <TB2>     INFO: Expecting 1264640 events.
[15:10:48.381] <TB2>     INFO: 1139456 events read in total (40865ms).
[15:10:53.244] <TB2>     INFO: 1264640 events read in total (45728ms).
[15:10:53.261] <TB2>     INFO: Test took 46815ms.
[15:10:53.293] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:53.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:54.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:55.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:56.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:57.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:58.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:58.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:59.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:11:00.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:11:01.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:02.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:03.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:04.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:05.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:06.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:07.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:08.276] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 480071680
[15:11:08.359] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:11:08.359] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:11:08.370] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:08.370] <TB2>     INFO:     run 1 of 1
[15:11:08.370] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:08.714] <TB2>     INFO: Expecting 1364480 events.
[15:11:49.166] <TB2>     INFO: 1075312 events read in total (39737ms).
[15:12:00.212] <TB2>     INFO: 1364480 events read in total (50783ms).
[15:12:00.225] <TB2>     INFO: Test took 51855ms.
[15:12:00.258] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:00.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:01.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:02.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:03.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:04.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:05.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:06.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:07.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:08.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:09.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:10.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:11.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:12.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:13.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:14.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:15.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:16.584] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 480071680
[15:12:16.635] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[15:12:16.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[15:12:16.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[15:12:16.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[15:12:16.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[15:12:16.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[15:12:16.638] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[15:12:16.639] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C0.dat
[15:12:16.646] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C1.dat
[15:12:16.653] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C2.dat
[15:12:16.660] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C3.dat
[15:12:16.667] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C4.dat
[15:12:16.674] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C5.dat
[15:12:16.682] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C6.dat
[15:12:16.688] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C7.dat
[15:12:16.695] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C8.dat
[15:12:16.703] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C9.dat
[15:12:16.710] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C10.dat
[15:12:16.717] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C11.dat
[15:12:16.724] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C12.dat
[15:12:16.731] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C13.dat
[15:12:16.738] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C14.dat
[15:12:16.745] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//trimParameters35_C15.dat
[15:12:16.752] <TB2>     INFO: PixTestTrim::trimTest() done
[15:12:16.752] <TB2>     INFO: vtrim:     107  92 110 102 108  86  93 104 108  88 128 100  94  94  94 106 
[15:12:16.752] <TB2>     INFO: vthrcomp:  101  96 102  97  91  85  87  85  83  94  87  96  89  82  97  90 
[15:12:16.752] <TB2>     INFO: vcal mean:  34.96  34.97  34.97  35.00  35.00  34.98  34.97  34.96  34.93  34.94  34.99  34.95  35.04  34.98  34.97  35.00 
[15:12:16.752] <TB2>     INFO: vcal RMS:    0.82   0.85   0.84   0.78   0.81   0.80   0.78   0.82   0.85   0.84   1.27   0.79   0.77   0.79   0.83   0.73 
[15:12:16.752] <TB2>     INFO: bits mean:   9.69   9.91   9.81  10.07   9.20   9.88  10.07   9.92   8.93   9.74   8.94   9.95   9.08   9.91  10.06   9.54 
[15:12:16.752] <TB2>     INFO: bits RMS:    2.69   2.63   2.56   2.50   2.61   2.50   2.44   2.57   2.74   2.60   2.74   2.58   2.63   2.49   2.54   2.49 
[15:12:16.763] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:16.763] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:12:16.763] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:16.766] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:12:16.766] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:12:16.776] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:16.776] <TB2>     INFO:     run 1 of 1
[15:12:16.776] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:17.120] <TB2>     INFO: Expecting 4160000 events.
[15:13:05.169] <TB2>     INFO: 1130400 events read in total (47334ms).
[15:13:49.104] <TB2>     INFO: 2247915 events read in total (91269ms).
[15:14:34.380] <TB2>     INFO: 3352635 events read in total (136546ms).
[15:15:07.550] <TB2>     INFO: 4160000 events read in total (169715ms).
[15:15:07.615] <TB2>     INFO: Test took 170839ms.
[15:15:07.746] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:08.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:09.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:11.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:13.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:15.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:17.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:19.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:21.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:23.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:24.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:26.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:28.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:30.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:32.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:34.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:36.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:37.975] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 486014976
[15:15:37.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:15:38.050] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:15:38.050] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[15:15:38.061] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:15:38.061] <TB2>     INFO:     run 1 of 1
[15:15:38.061] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:38.403] <TB2>     INFO: Expecting 3764800 events.
[15:16:25.981] <TB2>     INFO: 1139030 events read in total (46862ms).
[15:17:11.815] <TB2>     INFO: 2264520 events read in total (92696ms).
[15:17:57.424] <TB2>     INFO: 3376365 events read in total (138305ms).
[15:18:13.554] <TB2>     INFO: 3764800 events read in total (154436ms).
[15:18:13.613] <TB2>     INFO: Test took 155552ms.
[15:18:13.730] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:13.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:15.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:17.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:19.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:21.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:22.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:24.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:26.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:28.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:31.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:33.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:36.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:38.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:40.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:43.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:45.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:47.967] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 486375424
[15:18:47.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:18:48.049] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:18:48.049] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[15:18:48.060] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:48.060] <TB2>     INFO:     run 1 of 1
[15:18:48.060] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:48.414] <TB2>     INFO: Expecting 3494400 events.
[15:19:35.951] <TB2>     INFO: 1184865 events read in total (46822ms).
[15:20:22.641] <TB2>     INFO: 2349970 events read in total (93512ms).
[15:21:08.642] <TB2>     INFO: 3494400 events read in total (139513ms).
[15:21:08.694] <TB2>     INFO: Test took 140633ms.
[15:21:08.794] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:08.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:10.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:12.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:14.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:15.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:17.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:19.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:21.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:23.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:25.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:27.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:29.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:31.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:33.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:34.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:36.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:38.233] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 486375424
[15:21:38.234] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:21:38.307] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:21:38.308] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[15:21:38.319] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:38.319] <TB2>     INFO:     run 1 of 1
[15:21:38.319] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:38.664] <TB2>     INFO: Expecting 3515200 events.
[15:22:26.521] <TB2>     INFO: 1180180 events read in total (47141ms).
[15:23:13.488] <TB2>     INFO: 2341355 events read in total (94109ms).
[15:23:59.237] <TB2>     INFO: 3492175 events read in total (139858ms).
[15:24:00.511] <TB2>     INFO: 3515200 events read in total (141131ms).
[15:24:00.560] <TB2>     INFO: Test took 142241ms.
[15:24:00.666] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:00.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:02.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:04.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:05.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:07.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:09.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:11.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:12.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:14.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:16.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:18.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:19.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:21.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:23.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:24.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:26.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:28.482] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 486375424
[15:24:28.483] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:24:28.557] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:24:28.557] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[15:24:28.568] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:24:28.568] <TB2>     INFO:     run 1 of 1
[15:24:28.568] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:28.929] <TB2>     INFO: Expecting 3494400 events.
[15:25:16.983] <TB2>     INFO: 1183330 events read in total (47339ms).
[15:26:04.120] <TB2>     INFO: 2347775 events read in total (94477ms).
[15:26:50.905] <TB2>     INFO: 3494400 events read in total (141261ms).
[15:26:50.957] <TB2>     INFO: Test took 142389ms.
[15:26:51.058] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:51.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:52.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:26:54.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:26:56.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:26:58.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:26:59.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:01.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:03.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:04.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:06.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:08.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:10.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:11.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:13.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:15.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:17.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:18.750] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 487993344
[15:27:18.751] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.04659, thr difference RMS: 1.62064
[15:27:18.751] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.138, thr difference RMS: 1.85074
[15:27:18.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.41426, thr difference RMS: 1.75213
[15:27:18.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.65289, thr difference RMS: 1.51933
[15:27:18.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.47461, thr difference RMS: 1.57677
[15:27:18.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.65792, thr difference RMS: 1.30183
[15:27:18.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.99839, thr difference RMS: 1.31248
[15:27:18.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.14355, thr difference RMS: 1.23466
[15:27:18.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.37859, thr difference RMS: 1.60346
[15:27:18.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.87329, thr difference RMS: 1.67267
[15:27:18.753] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.8519, thr difference RMS: 1.47382
[15:27:18.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.762, thr difference RMS: 1.69636
[15:27:18.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.22782, thr difference RMS: 1.27796
[15:27:18.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.73658, thr difference RMS: 1.26332
[15:27:18.754] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.52106, thr difference RMS: 1.71167
[15:27:18.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.59873, thr difference RMS: 1.45149
[15:27:18.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.01477, thr difference RMS: 1.59797
[15:27:18.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.2212, thr difference RMS: 1.84017
[15:27:18.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.40709, thr difference RMS: 1.71424
[15:27:18.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.61904, thr difference RMS: 1.52303
[15:27:18.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.31081, thr difference RMS: 1.58777
[15:27:18.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.67977, thr difference RMS: 1.26678
[15:27:18.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.01181, thr difference RMS: 1.32472
[15:27:18.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.09782, thr difference RMS: 1.21138
[15:27:18.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.32126, thr difference RMS: 1.59142
[15:27:18.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.968, thr difference RMS: 1.6692
[15:27:18.757] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.7339, thr difference RMS: 1.45223
[15:27:18.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.65783, thr difference RMS: 1.68875
[15:27:18.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.2201, thr difference RMS: 1.28415
[15:27:18.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.72503, thr difference RMS: 1.23155
[15:27:18.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.52119, thr difference RMS: 1.7326
[15:27:18.758] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.60133, thr difference RMS: 1.4518
[15:27:18.759] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.09204, thr difference RMS: 1.60599
[15:27:18.759] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.35188, thr difference RMS: 1.86339
[15:27:18.759] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.49725, thr difference RMS: 1.7533
[15:27:18.759] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.65509, thr difference RMS: 1.50137
[15:27:18.760] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.37944, thr difference RMS: 1.55973
[15:27:18.760] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.85636, thr difference RMS: 1.29884
[15:27:18.760] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.97053, thr difference RMS: 1.30819
[15:27:18.760] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.07247, thr difference RMS: 1.23078
[15:27:18.761] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.4151, thr difference RMS: 1.56441
[15:27:18.761] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.08885, thr difference RMS: 1.64856
[15:27:18.761] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.7828, thr difference RMS: 1.46456
[15:27:18.761] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.69752, thr difference RMS: 1.67437
[15:27:18.761] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.31812, thr difference RMS: 1.26079
[15:27:18.762] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.88797, thr difference RMS: 1.21283
[15:27:18.762] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.66589, thr difference RMS: 1.69953
[15:27:18.762] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.69816, thr difference RMS: 1.42854
[15:27:18.762] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.18807, thr difference RMS: 1.61928
[15:27:18.763] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.36451, thr difference RMS: 1.87372
[15:27:18.763] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.56719, thr difference RMS: 1.75542
[15:27:18.763] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.64375, thr difference RMS: 1.50002
[15:27:18.763] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.33435, thr difference RMS: 1.577
[15:27:18.763] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.93943, thr difference RMS: 1.28564
[15:27:18.764] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.11967, thr difference RMS: 1.31209
[15:27:18.764] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.17322, thr difference RMS: 1.21468
[15:27:18.764] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.41532, thr difference RMS: 1.59529
[15:27:18.764] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.21247, thr difference RMS: 1.63894
[15:27:18.765] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.7835, thr difference RMS: 1.48729
[15:27:18.765] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.69248, thr difference RMS: 1.6828
[15:27:18.765] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.45837, thr difference RMS: 1.22716
[15:27:18.765] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.90023, thr difference RMS: 1.24431
[15:27:18.766] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.78086, thr difference RMS: 1.71271
[15:27:18.766] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.74262, thr difference RMS: 1.42596
[15:27:18.872] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:27:18.878] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2316 seconds
[15:27:18.878] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:27:19.627] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:27:19.627] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:27:19.630] <TB2>     INFO: ######################################################################
[15:27:19.630] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:27:19.630] <TB2>     INFO: ######################################################################
[15:27:19.630] <TB2>     INFO:    ----------------------------------------------------------------------
[15:27:19.630] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:27:19.630] <TB2>     INFO:    ----------------------------------------------------------------------
[15:27:19.630] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:27:19.642] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:27:19.642] <TB2>     INFO:     run 1 of 1
[15:27:19.643] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:19.991] <TB2>     INFO: Expecting 59072000 events.
[15:27:49.530] <TB2>     INFO: 1072800 events read in total (28824ms).
[15:28:18.262] <TB2>     INFO: 2141000 events read in total (57556ms).
[15:28:47.164] <TB2>     INFO: 3211400 events read in total (86458ms).
[15:29:16.097] <TB2>     INFO: 4282400 events read in total (115391ms).
[15:29:44.878] <TB2>     INFO: 5350600 events read in total (144172ms).
[15:30:13.554] <TB2>     INFO: 6418600 events read in total (172848ms).
[15:30:42.300] <TB2>     INFO: 7491000 events read in total (201594ms).
[15:31:10.960] <TB2>     INFO: 8559600 events read in total (230254ms).
[15:31:39.731] <TB2>     INFO: 9627600 events read in total (259025ms).
[15:32:08.533] <TB2>     INFO: 10700200 events read in total (287827ms).
[15:32:37.347] <TB2>     INFO: 11768400 events read in total (316641ms).
[15:33:06.100] <TB2>     INFO: 12837200 events read in total (345394ms).
[15:33:34.951] <TB2>     INFO: 13909800 events read in total (374245ms).
[15:34:03.679] <TB2>     INFO: 14978200 events read in total (402973ms).
[15:34:32.286] <TB2>     INFO: 16047000 events read in total (431580ms).
[15:35:01.019] <TB2>     INFO: 17118600 events read in total (460313ms).
[15:35:29.868] <TB2>     INFO: 18186800 events read in total (489162ms).
[15:35:58.685] <TB2>     INFO: 19255400 events read in total (517979ms).
[15:36:27.529] <TB2>     INFO: 20327200 events read in total (546823ms).
[15:36:56.161] <TB2>     INFO: 21395400 events read in total (575455ms).
[15:37:24.912] <TB2>     INFO: 22463600 events read in total (604206ms).
[15:37:53.627] <TB2>     INFO: 23535600 events read in total (632921ms).
[15:38:22.329] <TB2>     INFO: 24604600 events read in total (661623ms).
[15:38:51.006] <TB2>     INFO: 25673200 events read in total (690300ms).
[15:39:19.761] <TB2>     INFO: 26744600 events read in total (719055ms).
[15:39:48.491] <TB2>     INFO: 27813800 events read in total (747785ms).
[15:40:17.332] <TB2>     INFO: 28882800 events read in total (776626ms).
[15:40:46.162] <TB2>     INFO: 29955600 events read in total (805456ms).
[15:41:14.910] <TB2>     INFO: 31024200 events read in total (834204ms).
[15:41:43.692] <TB2>     INFO: 32093400 events read in total (862986ms).
[15:42:12.499] <TB2>     INFO: 33165400 events read in total (891793ms).
[15:42:41.331] <TB2>     INFO: 34233800 events read in total (920625ms).
[15:43:10.112] <TB2>     INFO: 35303000 events read in total (949406ms).
[15:43:38.867] <TB2>     INFO: 36374400 events read in total (978161ms).
[15:44:07.590] <TB2>     INFO: 37442800 events read in total (1006884ms).
[15:44:36.322] <TB2>     INFO: 38511600 events read in total (1035616ms).
[15:45:04.995] <TB2>     INFO: 39583800 events read in total (1064289ms).
[15:45:33.859] <TB2>     INFO: 40651800 events read in total (1093153ms).
[15:46:02.739] <TB2>     INFO: 41720600 events read in total (1122033ms).
[15:46:31.547] <TB2>     INFO: 42792200 events read in total (1150841ms).
[15:47:00.138] <TB2>     INFO: 43860400 events read in total (1179432ms).
[15:47:28.900] <TB2>     INFO: 44928600 events read in total (1208194ms).
[15:47:57.605] <TB2>     INFO: 46000400 events read in total (1236899ms).
[15:48:26.204] <TB2>     INFO: 47068800 events read in total (1265498ms).
[15:48:54.465] <TB2>     INFO: 48136200 events read in total (1293759ms).
[15:49:22.886] <TB2>     INFO: 49206200 events read in total (1322180ms).
[15:49:51.333] <TB2>     INFO: 50276000 events read in total (1350627ms).
[15:50:19.794] <TB2>     INFO: 51344000 events read in total (1379088ms).
[15:50:48.034] <TB2>     INFO: 52412000 events read in total (1407329ms).
[15:51:16.358] <TB2>     INFO: 53483200 events read in total (1435652ms).
[15:51:43.245] <TB2>     INFO: 54551800 events read in total (1462539ms).
[15:52:11.566] <TB2>     INFO: 55619400 events read in total (1490860ms).
[15:52:39.975] <TB2>     INFO: 56687800 events read in total (1519269ms).
[15:53:08.230] <TB2>     INFO: 57758800 events read in total (1547524ms).
[15:53:36.553] <TB2>     INFO: 58826800 events read in total (1575847ms).
[15:53:43.370] <TB2>     INFO: 59072000 events read in total (1582664ms).
[15:53:43.390] <TB2>     INFO: Test took 1583747ms.
[15:53:43.448] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:43.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:43.583] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:44.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:44.816] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:46.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:46.006] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:47.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:47.203] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:48.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:48.363] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:49.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:49.528] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:50.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:50.696] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:51.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:53:51.859] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:53.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:53:53.046] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:54.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:53:54.236] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:55.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:53:55.440] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:56.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:53:56.643] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:57.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:53:57.837] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:53:59.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:53:59.018] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:54:00.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:54:00.198] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:54:01.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:54:01.378] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:54:02.560] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 505495552
[15:54:02.595] <TB2>     INFO: PixTestScurves::scurves() done 
[15:54:02.595] <TB2>     INFO: Vcal mean:  35.10  35.06  34.99  35.08  35.15  35.08  35.06  35.08  35.11  35.04  35.09  35.07  35.06  35.07  35.10  35.10 
[15:54:02.595] <TB2>     INFO: Vcal RMS:    0.69   0.73   0.73   0.64   0.68   0.67   0.65   0.70   0.74   0.71   1.03   0.68   0.63   0.68   0.69   0.63 
[15:54:02.595] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:54:02.672] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:54:02.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:54:02.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:54:02.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:54:02.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:54:02.673] <TB2>     INFO: ######################################################################
[15:54:02.673] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:54:02.673] <TB2>     INFO: ######################################################################
[15:54:02.679] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:54:03.022] <TB2>     INFO: Expecting 41600 events.
[15:54:07.110] <TB2>     INFO: 41600 events read in total (3367ms).
[15:54:07.110] <TB2>     INFO: Test took 4431ms.
[15:54:07.118] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:54:07.118] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:54:07.118] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:54:07.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 46, 66] has eff 0/10
[15:54:07.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 46, 66]
[15:54:07.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 40, 69] has eff 0/10
[15:54:07.124] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 40, 69]
[15:54:07.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:54:07.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:54:07.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:54:07.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:54:07.466] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:54:07.810] <TB2>     INFO: Expecting 41600 events.
[15:54:11.930] <TB2>     INFO: 41600 events read in total (3405ms).
[15:54:11.930] <TB2>     INFO: Test took 4464ms.
[15:54:11.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:54:11.938] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:54:11.938] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.06
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 188
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.827
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.654
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.229
[15:54:11.943] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 177
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.33
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.885
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 175
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.499
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.108
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.451
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 183
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.717
[15:54:11.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.874
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.21
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 183
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.134
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.004
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.483
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 170
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.885
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 176
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:54:11.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:54:11.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:54:12.034] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:54:12.377] <TB2>     INFO: Expecting 41600 events.
[15:54:16.516] <TB2>     INFO: 41600 events read in total (3424ms).
[15:54:16.517] <TB2>     INFO: Test took 4483ms.
[15:54:16.525] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:54:16.525] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:54:16.525] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:54:16.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 1
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6505
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 83
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.65
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 64
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8305
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1125
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 79
[15:54:16.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4901
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 75
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5686
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 73
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3577
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 77
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5275
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 62
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9393
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 87
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.612
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,42] phvalue 69
[15:54:16.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0959
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7826
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 75
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.34
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 70
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2812
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 80
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0505
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 70
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4625
[15:54:16.532] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 73
[15:54:16.534] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 0 0
[15:54:16.940] <TB2>     INFO: Expecting 2560 events.
[15:54:17.897] <TB2>     INFO: 2560 events read in total (242ms).
[15:54:17.897] <TB2>     INFO: Test took 1362ms.
[15:54:17.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:17.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 1 1
[15:54:18.405] <TB2>     INFO: Expecting 2560 events.
[15:54:19.363] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:19.364] <TB2>     INFO: Test took 1466ms.
[15:54:19.364] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:19.364] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:54:19.872] <TB2>     INFO: Expecting 2560 events.
[15:54:20.829] <TB2>     INFO: 2560 events read in total (242ms).
[15:54:20.830] <TB2>     INFO: Test took 1466ms.
[15:54:20.830] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:20.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 3 3
[15:54:21.337] <TB2>     INFO: Expecting 2560 events.
[15:54:22.295] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:22.296] <TB2>     INFO: Test took 1465ms.
[15:54:22.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:22.297] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 4 4
[15:54:22.805] <TB2>     INFO: Expecting 2560 events.
[15:54:23.762] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:23.763] <TB2>     INFO: Test took 1466ms.
[15:54:23.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:23.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 5 5
[15:54:24.271] <TB2>     INFO: Expecting 2560 events.
[15:54:25.228] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:25.228] <TB2>     INFO: Test took 1465ms.
[15:54:25.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:25.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 6 6
[15:54:25.736] <TB2>     INFO: Expecting 2560 events.
[15:54:26.693] <TB2>     INFO: 2560 events read in total (242ms).
[15:54:26.693] <TB2>     INFO: Test took 1464ms.
[15:54:26.693] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:26.694] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 7 7
[15:54:27.201] <TB2>     INFO: Expecting 2560 events.
[15:54:28.160] <TB2>     INFO: 2560 events read in total (244ms).
[15:54:28.161] <TB2>     INFO: Test took 1467ms.
[15:54:28.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:28.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 8 8
[15:54:28.668] <TB2>     INFO: Expecting 2560 events.
[15:54:29.626] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:29.627] <TB2>     INFO: Test took 1466ms.
[15:54:29.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:29.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 42, 9 9
[15:54:30.135] <TB2>     INFO: Expecting 2560 events.
[15:54:31.095] <TB2>     INFO: 2560 events read in total (245ms).
[15:54:31.095] <TB2>     INFO: Test took 1467ms.
[15:54:31.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:31.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:54:31.603] <TB2>     INFO: Expecting 2560 events.
[15:54:32.561] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:32.562] <TB2>     INFO: Test took 1465ms.
[15:54:32.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:32.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[15:54:33.071] <TB2>     INFO: Expecting 2560 events.
[15:54:34.027] <TB2>     INFO: 2560 events read in total (242ms).
[15:54:34.027] <TB2>     INFO: Test took 1465ms.
[15:54:34.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:34.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 12 12
[15:54:34.535] <TB2>     INFO: Expecting 2560 events.
[15:54:35.494] <TB2>     INFO: 2560 events read in total (244ms).
[15:54:35.494] <TB2>     INFO: Test took 1466ms.
[15:54:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 13 13
[15:54:35.002] <TB2>     INFO: Expecting 2560 events.
[15:54:36.959] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:36.960] <TB2>     INFO: Test took 1466ms.
[15:54:36.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:36.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 14 14
[15:54:37.467] <TB2>     INFO: Expecting 2560 events.
[15:54:38.425] <TB2>     INFO: 2560 events read in total (243ms).
[15:54:38.426] <TB2>     INFO: Test took 1464ms.
[15:54:38.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:38.426] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 15 15
[15:54:38.934] <TB2>     INFO: Expecting 2560 events.
[15:54:39.893] <TB2>     INFO: 2560 events read in total (245ms).
[15:54:39.893] <TB2>     INFO: Test took 1467ms.
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:54:39.894] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:54:39.897] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:54:40.402] <TB2>     INFO: Expecting 655360 events.
[15:54:52.100] <TB2>     INFO: 655360 events read in total (10983ms).
[15:54:52.111] <TB2>     INFO: Expecting 655360 events.
[15:55:03.655] <TB2>     INFO: 655360 events read in total (10979ms).
[15:55:03.670] <TB2>     INFO: Expecting 655360 events.
[15:55:15.218] <TB2>     INFO: 655360 events read in total (10983ms).
[15:55:15.237] <TB2>     INFO: Expecting 655360 events.
[15:55:26.795] <TB2>     INFO: 655360 events read in total (10998ms).
[15:55:26.818] <TB2>     INFO: Expecting 655360 events.
[15:55:38.378] <TB2>     INFO: 655360 events read in total (10999ms).
[15:55:38.407] <TB2>     INFO: Expecting 655360 events.
[15:55:49.937] <TB2>     INFO: 655360 events read in total (10984ms).
[15:55:49.969] <TB2>     INFO: Expecting 655360 events.
[15:56:01.538] <TB2>     INFO: 655360 events read in total (11022ms).
[15:56:01.574] <TB2>     INFO: Expecting 655360 events.
[15:56:13.123] <TB2>     INFO: 655360 events read in total (11009ms).
[15:56:13.164] <TB2>     INFO: Expecting 655360 events.
[15:56:24.779] <TB2>     INFO: 655360 events read in total (11078ms).
[15:56:24.823] <TB2>     INFO: Expecting 655360 events.
[15:56:36.450] <TB2>     INFO: 655360 events read in total (11089ms).
[15:56:36.500] <TB2>     INFO: Expecting 655360 events.
[15:56:48.104] <TB2>     INFO: 655360 events read in total (11075ms).
[15:56:48.157] <TB2>     INFO: Expecting 655360 events.
[15:56:59.758] <TB2>     INFO: 655360 events read in total (11073ms).
[15:56:59.818] <TB2>     INFO: Expecting 655360 events.
[15:57:11.426] <TB2>     INFO: 655360 events read in total (11081ms).
[15:57:11.488] <TB2>     INFO: Expecting 655360 events.
[15:57:23.107] <TB2>     INFO: 655360 events read in total (11093ms).
[15:57:23.174] <TB2>     INFO: Expecting 655360 events.
[15:57:34.782] <TB2>     INFO: 655360 events read in total (11082ms).
[15:57:34.852] <TB2>     INFO: Expecting 655360 events.
[15:57:46.416] <TB2>     INFO: 655360 events read in total (11038ms).
[15:57:46.490] <TB2>     INFO: Test took 186594ms.
[15:57:46.584] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:57:46.891] <TB2>     INFO: Expecting 655360 events.
[15:57:58.681] <TB2>     INFO: 655360 events read in total (11075ms).
[15:57:58.691] <TB2>     INFO: Expecting 655360 events.
[15:58:10.356] <TB2>     INFO: 655360 events read in total (11097ms).
[15:58:10.372] <TB2>     INFO: Expecting 655360 events.
[15:58:21.979] <TB2>     INFO: 655360 events read in total (11044ms).
[15:58:21.998] <TB2>     INFO: Expecting 655360 events.
[15:58:33.597] <TB2>     INFO: 655360 events read in total (11035ms).
[15:58:33.621] <TB2>     INFO: Expecting 655360 events.
[15:58:44.933] <TB2>     INFO: 655360 events read in total (10762ms).
[15:58:44.960] <TB2>     INFO: Expecting 655360 events.
[15:58:56.257] <TB2>     INFO: 655360 events read in total (10741ms).
[15:58:56.289] <TB2>     INFO: Expecting 655360 events.
[15:59:07.594] <TB2>     INFO: 655360 events read in total (10753ms).
[15:59:07.630] <TB2>     INFO: Expecting 655360 events.
[15:59:19.017] <TB2>     INFO: 655360 events read in total (10839ms).
[15:59:19.057] <TB2>     INFO: Expecting 655360 events.
[15:59:30.787] <TB2>     INFO: 655360 events read in total (11189ms).
[15:59:30.832] <TB2>     INFO: Expecting 655360 events.
[15:59:42.524] <TB2>     INFO: 655360 events read in total (11152ms).
[15:59:42.575] <TB2>     INFO: Expecting 655360 events.
[15:59:54.160] <TB2>     INFO: 655360 events read in total (11059ms).
[15:59:54.214] <TB2>     INFO: Expecting 655360 events.
[16:00:05.799] <TB2>     INFO: 655360 events read in total (11056ms).
[16:00:05.856] <TB2>     INFO: Expecting 655360 events.
[16:00:17.637] <TB2>     INFO: 655360 events read in total (11254ms).
[16:00:17.701] <TB2>     INFO: Expecting 655360 events.
[16:00:29.445] <TB2>     INFO: 655360 events read in total (11218ms).
[16:00:29.510] <TB2>     INFO: Expecting 655360 events.
[16:00:41.224] <TB2>     INFO: 655360 events read in total (11188ms).
[16:00:41.298] <TB2>     INFO: Expecting 655360 events.
[16:00:52.929] <TB2>     INFO: 655360 events read in total (11103ms).
[16:00:52.004] <TB2>     INFO: Test took 186420ms.
[16:00:53.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:00:53.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:00:53.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.181] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:00:53.181] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.181] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:00:53.181] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:00:53.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:00:53.182] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.183] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:00:53.183] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.183] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:00:53.183] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:00:53.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:00:53.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:00:53.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:00:53.185] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:00:53.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:00:53.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:00:53.186] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:00:53.187] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:00:53.187] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.196] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.204] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.212] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.219] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:00:53.227] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:00:53.234] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:00:53.241] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.249] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.256] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.263] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.271] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.278] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.286] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.293] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:00:53.301] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.308] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.315] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.323] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.331] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:00:53.339] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:00:53.367] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C0.dat
[16:00:53.367] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C1.dat
[16:00:53.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C2.dat
[16:00:53.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C3.dat
[16:00:53.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C4.dat
[16:00:53.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C5.dat
[16:00:53.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C6.dat
[16:00:53.368] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C7.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C8.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C9.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C10.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C11.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C12.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C13.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C14.dat
[16:00:53.369] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//dacParameters35_C15.dat
[16:00:53.717] <TB2>     INFO: Expecting 41600 events.
[16:00:57.546] <TB2>     INFO: 41600 events read in total (3114ms).
[16:00:57.547] <TB2>     INFO: Test took 4174ms.
[16:00:58.199] <TB2>     INFO: Expecting 41600 events.
[16:01:02.041] <TB2>     INFO: 41600 events read in total (3127ms).
[16:01:02.041] <TB2>     INFO: Test took 4186ms.
[16:01:02.693] <TB2>     INFO: Expecting 41600 events.
[16:01:06.515] <TB2>     INFO: 41600 events read in total (3107ms).
[16:01:06.515] <TB2>     INFO: Test took 4168ms.
[16:01:06.820] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:06.953] <TB2>     INFO: Expecting 2560 events.
[16:01:07.909] <TB2>     INFO: 2560 events read in total (241ms).
[16:01:07.909] <TB2>     INFO: Test took 1089ms.
[16:01:07.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:08.418] <TB2>     INFO: Expecting 2560 events.
[16:01:09.373] <TB2>     INFO: 2560 events read in total (240ms).
[16:01:09.374] <TB2>     INFO: Test took 1463ms.
[16:01:09.376] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:09.882] <TB2>     INFO: Expecting 2560 events.
[16:01:10.839] <TB2>     INFO: 2560 events read in total (241ms).
[16:01:10.840] <TB2>     INFO: Test took 1464ms.
[16:01:10.842] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:11.348] <TB2>     INFO: Expecting 2560 events.
[16:01:12.304] <TB2>     INFO: 2560 events read in total (241ms).
[16:01:12.305] <TB2>     INFO: Test took 1463ms.
[16:01:12.307] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:12.814] <TB2>     INFO: Expecting 2560 events.
[16:01:13.770] <TB2>     INFO: 2560 events read in total (241ms).
[16:01:13.771] <TB2>     INFO: Test took 1464ms.
[16:01:13.772] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:14.279] <TB2>     INFO: Expecting 2560 events.
[16:01:15.242] <TB2>     INFO: 2560 events read in total (248ms).
[16:01:15.242] <TB2>     INFO: Test took 1470ms.
[16:01:15.244] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:15.750] <TB2>     INFO: Expecting 2560 events.
[16:01:16.707] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:16.707] <TB2>     INFO: Test took 1463ms.
[16:01:16.710] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:17.215] <TB2>     INFO: Expecting 2560 events.
[16:01:18.171] <TB2>     INFO: 2560 events read in total (241ms).
[16:01:18.172] <TB2>     INFO: Test took 1462ms.
[16:01:18.174] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:18.681] <TB2>     INFO: Expecting 2560 events.
[16:01:19.639] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:19.640] <TB2>     INFO: Test took 1467ms.
[16:01:19.641] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:20.148] <TB2>     INFO: Expecting 2560 events.
[16:01:21.105] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:21.106] <TB2>     INFO: Test took 1465ms.
[16:01:21.109] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:21.613] <TB2>     INFO: Expecting 2560 events.
[16:01:22.570] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:22.571] <TB2>     INFO: Test took 1462ms.
[16:01:22.574] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:23.081] <TB2>     INFO: Expecting 2560 events.
[16:01:24.039] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:24.040] <TB2>     INFO: Test took 1466ms.
[16:01:24.044] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:24.548] <TB2>     INFO: Expecting 2560 events.
[16:01:25.505] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:25.506] <TB2>     INFO: Test took 1462ms.
[16:01:25.508] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:26.014] <TB2>     INFO: Expecting 2560 events.
[16:01:26.971] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:26.972] <TB2>     INFO: Test took 1464ms.
[16:01:26.975] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:27.480] <TB2>     INFO: Expecting 2560 events.
[16:01:28.439] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:28.440] <TB2>     INFO: Test took 1465ms.
[16:01:28.443] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:28.949] <TB2>     INFO: Expecting 2560 events.
[16:01:29.907] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:29.908] <TB2>     INFO: Test took 1465ms.
[16:01:29.910] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:30.416] <TB2>     INFO: Expecting 2560 events.
[16:01:31.374] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:31.375] <TB2>     INFO: Test took 1465ms.
[16:01:31.377] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:31.883] <TB2>     INFO: Expecting 2560 events.
[16:01:32.843] <TB2>     INFO: 2560 events read in total (244ms).
[16:01:32.843] <TB2>     INFO: Test took 1466ms.
[16:01:32.846] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:33.351] <TB2>     INFO: Expecting 2560 events.
[16:01:34.313] <TB2>     INFO: 2560 events read in total (246ms).
[16:01:34.314] <TB2>     INFO: Test took 1468ms.
[16:01:34.317] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:34.822] <TB2>     INFO: Expecting 2560 events.
[16:01:35.780] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:35.781] <TB2>     INFO: Test took 1464ms.
[16:01:35.784] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:36.289] <TB2>     INFO: Expecting 2560 events.
[16:01:37.247] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:37.248] <TB2>     INFO: Test took 1464ms.
[16:01:37.250] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:37.757] <TB2>     INFO: Expecting 2560 events.
[16:01:38.715] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:38.715] <TB2>     INFO: Test took 1465ms.
[16:01:38.717] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:39.223] <TB2>     INFO: Expecting 2560 events.
[16:01:40.182] <TB2>     INFO: 2560 events read in total (244ms).
[16:01:40.183] <TB2>     INFO: Test took 1466ms.
[16:01:40.186] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:40.693] <TB2>     INFO: Expecting 2560 events.
[16:01:41.650] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:41.650] <TB2>     INFO: Test took 1464ms.
[16:01:41.652] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:42.158] <TB2>     INFO: Expecting 2560 events.
[16:01:43.116] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:43.117] <TB2>     INFO: Test took 1465ms.
[16:01:43.119] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:43.625] <TB2>     INFO: Expecting 2560 events.
[16:01:44.581] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:44.582] <TB2>     INFO: Test took 1463ms.
[16:01:44.583] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:45.090] <TB2>     INFO: Expecting 2560 events.
[16:01:46.050] <TB2>     INFO: 2560 events read in total (245ms).
[16:01:46.051] <TB2>     INFO: Test took 1468ms.
[16:01:46.053] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:46.560] <TB2>     INFO: Expecting 2560 events.
[16:01:47.518] <TB2>     INFO: 2560 events read in total (244ms).
[16:01:47.518] <TB2>     INFO: Test took 1465ms.
[16:01:47.521] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:48.027] <TB2>     INFO: Expecting 2560 events.
[16:01:48.986] <TB2>     INFO: 2560 events read in total (244ms).
[16:01:48.986] <TB2>     INFO: Test took 1465ms.
[16:01:48.989] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:49.496] <TB2>     INFO: Expecting 2560 events.
[16:01:50.456] <TB2>     INFO: 2560 events read in total (244ms).
[16:01:50.456] <TB2>     INFO: Test took 1468ms.
[16:01:50.458] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:50.966] <TB2>     INFO: Expecting 2560 events.
[16:01:51.924] <TB2>     INFO: 2560 events read in total (243ms).
[16:01:51.924] <TB2>     INFO: Test took 1466ms.
[16:01:51.926] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:01:52.432] <TB2>     INFO: Expecting 2560 events.
[16:01:53.389] <TB2>     INFO: 2560 events read in total (242ms).
[16:01:53.389] <TB2>     INFO: Test took 1463ms.
[16:01:54.396] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[16:01:54.397] <TB2>     INFO: PH scale (per ROC):    80  78  81  80  71  79  82  80  67  79  62  82  83  79  78  80
[16:01:54.397] <TB2>     INFO: PH offset (per ROC):  165 181 167 172 176 175 170 182 171 178 182 171 174 171 176 175
[16:01:54.568] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:01:54.571] <TB2>     INFO: ######################################################################
[16:01:54.571] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:01:54.571] <TB2>     INFO: ######################################################################
[16:01:54.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:01:54.584] <TB2>     INFO: scanning low vcal = 10
[16:01:54.929] <TB2>     INFO: Expecting 41600 events.
[16:01:58.631] <TB2>     INFO: 41600 events read in total (2987ms).
[16:01:58.631] <TB2>     INFO: Test took 4047ms.
[16:01:58.633] <TB2>     INFO: scanning low vcal = 20
[16:01:59.139] <TB2>     INFO: Expecting 41600 events.
[16:02:02.840] <TB2>     INFO: 41600 events read in total (2986ms).
[16:02:02.840] <TB2>     INFO: Test took 4208ms.
[16:02:02.842] <TB2>     INFO: scanning low vcal = 30
[16:02:03.349] <TB2>     INFO: Expecting 41600 events.
[16:02:07.060] <TB2>     INFO: 41600 events read in total (2996ms).
[16:02:07.061] <TB2>     INFO: Test took 4218ms.
[16:02:07.063] <TB2>     INFO: scanning low vcal = 40
[16:02:07.566] <TB2>     INFO: Expecting 41600 events.
[16:02:11.762] <TB2>     INFO: 41600 events read in total (3482ms).
[16:02:11.763] <TB2>     INFO: Test took 4700ms.
[16:02:11.766] <TB2>     INFO: scanning low vcal = 50
[16:02:12.190] <TB2>     INFO: Expecting 41600 events.
[16:02:16.408] <TB2>     INFO: 41600 events read in total (3503ms).
[16:02:16.409] <TB2>     INFO: Test took 4643ms.
[16:02:16.412] <TB2>     INFO: scanning low vcal = 60
[16:02:16.834] <TB2>     INFO: Expecting 41600 events.
[16:02:21.047] <TB2>     INFO: 41600 events read in total (3498ms).
[16:02:21.048] <TB2>     INFO: Test took 4636ms.
[16:02:21.051] <TB2>     INFO: scanning low vcal = 70
[16:02:21.474] <TB2>     INFO: Expecting 41600 events.
[16:02:25.683] <TB2>     INFO: 41600 events read in total (3494ms).
[16:02:25.683] <TB2>     INFO: Test took 4632ms.
[16:02:25.686] <TB2>     INFO: scanning low vcal = 80
[16:02:26.111] <TB2>     INFO: Expecting 41600 events.
[16:02:30.342] <TB2>     INFO: 41600 events read in total (3515ms).
[16:02:30.343] <TB2>     INFO: Test took 4656ms.
[16:02:30.346] <TB2>     INFO: scanning low vcal = 90
[16:02:30.766] <TB2>     INFO: Expecting 41600 events.
[16:02:35.023] <TB2>     INFO: 41600 events read in total (3542ms).
[16:02:35.024] <TB2>     INFO: Test took 4678ms.
[16:02:35.027] <TB2>     INFO: scanning low vcal = 100
[16:02:35.448] <TB2>     INFO: Expecting 41600 events.
[16:02:39.861] <TB2>     INFO: 41600 events read in total (3698ms).
[16:02:39.861] <TB2>     INFO: Test took 4834ms.
[16:02:39.864] <TB2>     INFO: scanning low vcal = 110
[16:02:40.288] <TB2>     INFO: Expecting 41600 events.
[16:02:44.573] <TB2>     INFO: 41600 events read in total (3570ms).
[16:02:44.574] <TB2>     INFO: Test took 4710ms.
[16:02:44.577] <TB2>     INFO: scanning low vcal = 120
[16:02:44.996] <TB2>     INFO: Expecting 41600 events.
[16:02:49.279] <TB2>     INFO: 41600 events read in total (3568ms).
[16:02:49.279] <TB2>     INFO: Test took 4702ms.
[16:02:49.283] <TB2>     INFO: scanning low vcal = 130
[16:02:49.702] <TB2>     INFO: Expecting 41600 events.
[16:02:53.981] <TB2>     INFO: 41600 events read in total (3564ms).
[16:02:53.982] <TB2>     INFO: Test took 4699ms.
[16:02:53.985] <TB2>     INFO: scanning low vcal = 140
[16:02:54.405] <TB2>     INFO: Expecting 41600 events.
[16:02:58.686] <TB2>     INFO: 41600 events read in total (3566ms).
[16:02:58.687] <TB2>     INFO: Test took 4702ms.
[16:02:58.690] <TB2>     INFO: scanning low vcal = 150
[16:02:59.110] <TB2>     INFO: Expecting 41600 events.
[16:03:03.376] <TB2>     INFO: 41600 events read in total (3551ms).
[16:03:03.377] <TB2>     INFO: Test took 4687ms.
[16:03:03.380] <TB2>     INFO: scanning low vcal = 160
[16:03:03.802] <TB2>     INFO: Expecting 41600 events.
[16:03:08.041] <TB2>     INFO: 41600 events read in total (3524ms).
[16:03:08.042] <TB2>     INFO: Test took 4662ms.
[16:03:08.045] <TB2>     INFO: scanning low vcal = 170
[16:03:08.466] <TB2>     INFO: Expecting 41600 events.
[16:03:12.713] <TB2>     INFO: 41600 events read in total (3532ms).
[16:03:12.714] <TB2>     INFO: Test took 4669ms.
[16:03:12.718] <TB2>     INFO: scanning low vcal = 180
[16:03:13.137] <TB2>     INFO: Expecting 41600 events.
[16:03:17.388] <TB2>     INFO: 41600 events read in total (3536ms).
[16:03:17.389] <TB2>     INFO: Test took 4670ms.
[16:03:17.392] <TB2>     INFO: scanning low vcal = 190
[16:03:17.810] <TB2>     INFO: Expecting 41600 events.
[16:03:22.061] <TB2>     INFO: 41600 events read in total (3535ms).
[16:03:22.062] <TB2>     INFO: Test took 4670ms.
[16:03:22.065] <TB2>     INFO: scanning low vcal = 200
[16:03:22.487] <TB2>     INFO: Expecting 41600 events.
[16:03:26.768] <TB2>     INFO: 41600 events read in total (3566ms).
[16:03:26.768] <TB2>     INFO: Test took 4703ms.
[16:03:26.771] <TB2>     INFO: scanning low vcal = 210
[16:03:27.195] <TB2>     INFO: Expecting 41600 events.
[16:03:31.467] <TB2>     INFO: 41600 events read in total (3557ms).
[16:03:31.467] <TB2>     INFO: Test took 4696ms.
[16:03:31.470] <TB2>     INFO: scanning low vcal = 220
[16:03:31.892] <TB2>     INFO: Expecting 41600 events.
[16:03:36.173] <TB2>     INFO: 41600 events read in total (3567ms).
[16:03:36.174] <TB2>     INFO: Test took 4704ms.
[16:03:36.177] <TB2>     INFO: scanning low vcal = 230
[16:03:36.598] <TB2>     INFO: Expecting 41600 events.
[16:03:40.851] <TB2>     INFO: 41600 events read in total (3538ms).
[16:03:40.852] <TB2>     INFO: Test took 4675ms.
[16:03:40.855] <TB2>     INFO: scanning low vcal = 240
[16:03:41.276] <TB2>     INFO: Expecting 41600 events.
[16:03:45.516] <TB2>     INFO: 41600 events read in total (3525ms).
[16:03:45.517] <TB2>     INFO: Test took 4662ms.
[16:03:45.520] <TB2>     INFO: scanning low vcal = 250
[16:03:45.943] <TB2>     INFO: Expecting 41600 events.
[16:03:50.159] <TB2>     INFO: 41600 events read in total (3501ms).
[16:03:50.160] <TB2>     INFO: Test took 4640ms.
[16:03:50.164] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:03:50.588] <TB2>     INFO: Expecting 41600 events.
[16:03:54.801] <TB2>     INFO: 41600 events read in total (3498ms).
[16:03:54.803] <TB2>     INFO: Test took 4639ms.
[16:03:54.806] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:03:55.229] <TB2>     INFO: Expecting 41600 events.
[16:03:59.442] <TB2>     INFO: 41600 events read in total (3498ms).
[16:03:59.443] <TB2>     INFO: Test took 4637ms.
[16:03:59.446] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:03:59.871] <TB2>     INFO: Expecting 41600 events.
[16:04:04.081] <TB2>     INFO: 41600 events read in total (3495ms).
[16:04:04.082] <TB2>     INFO: Test took 4635ms.
[16:04:04.086] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:04:04.509] <TB2>     INFO: Expecting 41600 events.
[16:04:08.745] <TB2>     INFO: 41600 events read in total (3521ms).
[16:04:08.745] <TB2>     INFO: Test took 4658ms.
[16:04:08.750] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:04:09.173] <TB2>     INFO: Expecting 41600 events.
[16:04:13.435] <TB2>     INFO: 41600 events read in total (3547ms).
[16:04:13.436] <TB2>     INFO: Test took 4686ms.
[16:04:13.995] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:04:13.998] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:04:13.998] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:04:13.998] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:04:13.998] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:04:13.999] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:04:13.999] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:04:13.999] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:04:13.999] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:04:13.999] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:04:13.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:04:13.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:04:13.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:04:13.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:04:13.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:04:13.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:04:13.000] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:04:52.873] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:04:52.873] <TB2>     INFO: non-linearity mean:  0.959 0.958 0.962 0.958 0.954 0.961 0.964 0.956 0.957 0.958 0.955 0.961 0.961 0.960 0.960 0.952
[16:04:52.873] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.004 0.005 0.005 0.005 0.006 0.006 0.007 0.006 0.007 0.005 0.006 0.005 0.005 0.006
[16:04:52.874] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:04:52.896] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:04:52.919] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:04:52.941] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:04:52.964] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:04:52.987] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:04:53.009] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:04:53.032] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:04:53.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:04:53.076] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:04:53.098] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:04:53.121] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:04:53.143] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:04:53.165] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:04:53.188] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:04:53.210] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-42_FPIXTest-17C-Nebraska-160412-1432_2016-04-12_14h33m_1460489582//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:04:53.232] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:04:53.232] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:04:53.239] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:04:53.240] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:04:53.242] <TB2>     INFO: ######################################################################
[16:04:53.242] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:04:53.243] <TB2>     INFO: ######################################################################
[16:04:53.245] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:04:53.255] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:04:53.255] <TB2>     INFO:     run 1 of 1
[16:04:53.255] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:04:53.598] <TB2>     INFO: Expecting 3120000 events.
[16:05:41.748] <TB2>     INFO: 1273605 events read in total (47435ms).
[16:06:29.260] <TB2>     INFO: 2546700 events read in total (94947ms).
[16:06:50.794] <TB2>     INFO: 3120000 events read in total (116482ms).
[16:06:50.837] <TB2>     INFO: Test took 117583ms.
[16:06:50.911] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:51.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:52.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:53.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:55.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:56.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:58.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:59.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:07:01.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:07:02.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:07:03.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:07:05.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:07:06.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:07:08.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:07:09.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:07:10.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:07:12.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:07:13.772] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 455946240
[16:07:13.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:07:13.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0023, RMS = 1.79847
[16:07:13.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:07:13.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:07:13.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3512, RMS = 1.81244
[16:07:13.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:07:13.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:07:13.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0389, RMS = 1.14595
[16:07:13.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:07:13.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:07:13.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.526, RMS = 1.10534
[16:07:13.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:07:13.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:07:13.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7634, RMS = 2.05422
[16:07:13.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:07:13.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:07:13.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.4611, RMS = 2.16619
[16:07:13.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:07:13.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:07:13.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5704, RMS = 1.56183
[16:07:13.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:07:13.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:07:13.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6118, RMS = 1.67716
[16:07:13.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:07:13.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:07:13.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7856, RMS = 1.35499
[16:07:13.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:07:13.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:07:13.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0747, RMS = 1.56411
[16:07:13.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:07:13.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:07:13.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7112, RMS = 1.56715
[16:07:13.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:07:13.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:07:13.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5437, RMS = 1.79113
[16:07:13.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[16:07:13.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:07:13.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7012, RMS = 1.07652
[16:07:13.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:07:13.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:07:13.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1001, RMS = 1.24811
[16:07:13.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:07:13.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:07:13.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4221, RMS = 1.71757
[16:07:13.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:07:13.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:07:13.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7951, RMS = 1.87816
[16:07:13.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:07:13.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:07:13.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.9501, RMS = 1.95866
[16:07:13.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[16:07:13.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:07:13.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.9781, RMS = 1.96704
[16:07:13.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:07:13.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:07:13.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0919, RMS = 0.87935
[16:07:13.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:07:13.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:07:13.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5199, RMS = 0.978179
[16:07:13.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:07:13.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:07:13.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.2666, RMS = 2.83205
[16:07:13.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:07:13.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:07:13.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.2879, RMS = 2.85877
[16:07:13.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:07:13.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:07:13.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3295, RMS = 1.07313
[16:07:13.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:07:13.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:07:13.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3308, RMS = 1.15455
[16:07:13.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:07:13.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:07:13.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6121, RMS = 1.08817
[16:07:13.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:07:13.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:07:13.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9093, RMS = 1.11105
[16:07:13.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:07:13.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:07:13.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2424, RMS = 1.81782
[16:07:13.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:07:13.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:07:13.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1478, RMS = 1.81069
[16:07:13.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:07:13.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:07:13.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2882, RMS = 1.49329
[16:07:13.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:07:13.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:07:13.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5337, RMS = 1.75906
[16:07:13.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:07:13.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:07:13.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4039, RMS = 1.36162
[16:07:13.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:07:13.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:07:13.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2885, RMS = 1.36824
[16:07:13.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:07:13.825] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[16:07:13.825] <TB2>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    0    0    0    0    2    0    1    0    0    0    0
[16:07:13.825] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:07:13.921] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:07:13.921] <TB2>     INFO: enter test to run
[16:07:13.921] <TB2>     INFO:   test:  no parameter change
[16:07:13.922] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[16:07:13.922] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[16:07:13.923] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[16:07:13.923] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:07:14.423] <TB2>    QUIET: Connection to board 141 closed.
[16:07:14.424] <TB2>     INFO: pXar: this is the end, my friend
[16:07:14.424] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
