Info: constrained 'hwclk' to bel 'X24/Y0/io1'
Info: constrained 'dht11_data' to bel 'X0/Y11/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       38 LCs used as LUT4 only
Info:       25 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        2 LCs used as DFF only
Info: Packing carries..
Info:        2 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk (fanout 22)
Info: promoting startModule.counter_SB_DFFESR_Q_R[2] [reset] (fanout 19)
Info: promoting startModule.counter_SB_DFFESR_Q_E [cen] (fanout 19)
Info: promoting hwclk$SB_IO_IN (fanout 5)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x7df54f74

Info: Device utilisation:
Info: 	         ICESTORM_LC:    71/ 7680     0%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     2/  256     0%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial analytic placement for 54 cells, random placement wirelen = 2442.
Info:     at initial placer iter 0, wirelen = 21
Info:     at initial placer iter 1, wirelen = 22
Info:     at initial placer iter 2, wirelen = 23
Info:     at initial placer iter 3, wirelen = 24
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 22, spread = 235, legal = 252; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 246, spread = 268, legal = 271; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 21, spread = 247, legal = 260; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 38, spread = 246, legal = 255; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 246, spread = 246, legal = 255; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 31, spread = 195, legal = 197; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 41, spread = 214, legal = 232; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 223, spread = 223, legal = 232; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 23, spread = 162, legal = 212; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 40, spread = 152, legal = 183; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 172, spread = 182, legal = 183; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 24, spread = 160, legal = 187; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 42, spread = 162, legal = 189; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 182, spread = 188, legal = 189; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 28, spread = 155, legal = 181; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 47, spread = 179, legal = 210; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 198, spread = 201, legal = 208; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 27, spread = 159, legal = 193; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 48, spread = 171, legal = 205; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 192, spread = 195, legal = 205; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 31, spread = 177, legal = 198; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 48, spread = 201, legal = 218; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 209, spread = 210, legal = 218; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 33, spread = 141, legal = 181; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 50, spread = 173, legal = 184; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 175, spread = 175, legal = 184; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 33, spread = 163, legal = 192; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 50, spread = 167, legal = 169; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 164, spread = 168, legal = 169; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 35, spread = 167, legal = 179; time = 0.00s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 47, spread = 189, legal = 198; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 195, spread = 195, legal = 198; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 36, spread = 164, legal = 171; time = 0.00s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 50, spread = 195, legal = 219; time = 0.00s
Info:     at iteration #12, type SB_GB: wirelen solved = 214, spread = 215, legal = 219; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 35, spread = 206, legal = 222; time = 0.00s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 51, spread = 170, legal = 185; time = 0.00s
Info:     at iteration #13, type SB_GB: wirelen solved = 182, spread = 182, legal = 185; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 34, spread = 169, legal = 191; time = 0.00s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 53, spread = 159, legal = 162; time = 0.00s
Info:     at iteration #14, type SB_GB: wirelen solved = 158, spread = 158, legal = 162; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 35, spread = 172, legal = 194; time = 0.00s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 51, spread = 228, legal = 247; time = 0.00s
Info:     at iteration #15, type SB_GB: wirelen solved = 236, spread = 241, legal = 247; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 34, spread = 172, legal = 194; time = 0.00s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 51, spread = 164, legal = 172; time = 0.00s
Info:     at iteration #16, type SB_GB: wirelen solved = 160, spread = 163, legal = 172; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 34, spread = 161, legal = 173; time = 0.00s
Info: HeAP Placer Time: 0.08s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 45, wirelen = 171
Info:   at iteration #5: temp = 0.000000, timing cost = 33, wirelen = 120
Info:   at iteration #6: temp = 0.000000, timing cost = 34, wirelen = 117 
Info: SA placement time 0.01s

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 441.70 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 157.18 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 1.75 ns

Info: Checksum: 0xf96a90ff

Info: Routing..
Info: Setting up routing queue.
Info: Routing 243 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        292 |       41        234 |   41   234 |         0|       0.07       0.07|
Info: Routing complete.
Info: Router1 time 0.07s
Info: Checksum: 0xd4264dcf

Info: Critical path report for clock 'hwclk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source frequencyDivider.count_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  0.6  1.1    Net frequencyDivider.count[2] (12,1) -> (12,1)
Info:                Sink frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  top.v:27.5-30.2
Info:                  ./freqDiv.v:25.16-25.25
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.4  1.6  Source frequencyDivider.count_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  1.6  3.2    Net frequencyDivider.count_SB_DFFSR_Q_R (12,1) -> (13,1)
Info:                Sink frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  3.3  Setup frequencyDivider.CLK_OUT_SB_DFFE_Q_D_SB_LUT4_O_LC.CEN
Info: 1.1 ns logic, 2.2 ns routing

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_18_LC.O
Info:  0.6  1.1    Net startModule.counter[18] (2,10) -> (1,10)
Info:                Sink startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  top.v:32.13-37.2
Info:                  ./StartModule.v:20.11-20.18
Info:  0.4  1.5  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  1.0  2.5    Net startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_I1_SB_LUT4_O_I0[2] (1,10) -> (1,8)
Info:                Sink startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.9  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_I1_SB_LUT4_O_LC.O
Info:  0.6  3.5    Net startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_I1[0] (1,8) -> (1,9)
Info:                Sink startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.9  Source startModule.states_SB_DFFESS_Q_D_SB_LUT4_I3_LC.O
Info:  0.6  4.4    Net startModule.counter_SB_DFFESR_Q_R[0] (1,9) -> (1,10)
Info:                Sink startModule.states_SB_DFFESS_Q_E_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/brandon/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.9  Source startModule.states_SB_DFFESS_Q_E_SB_LUT4_O_LC.O
Info:  1.6  6.5    Net startModule.states_SB_DFFESS_Q_E (1,10) -> (1,10)
Info:                Sink startModule.states_SB_DFFESS_Q_DFFLC.CEN
Info:  0.1  6.6  Setup startModule.states_SB_DFFESS_Q_DFFLC.CEN
Info: 2.3 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source startModule.selector_SB_DFFE_Q_DFFLC.O
Info:  1.5  2.0    Net startModule.selector[0] (1,9) -> (0,11)
Info:                Sink dht11_data$sb_io.OUTPUT_ENABLE
Info:                Defined in:
Info:                  top.v:32.13-37.2
Info:                  ./StartModule.v:10.10-10.18
Info: 0.5 ns logic, 1.5 ns routing

Info: Max frequency for clock 'hwclk$SB_IO_IN_$glb_clk': 303.58 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            'clk_$glb_clk': 151.40 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk_$glb_clk -> <async>: 2.03 ns

Info: Program finished normally.
