Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Feb 12 20:58:52 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------+-----------------------------------------------+------------------+----------------+
|            Clock Signal            |     Enable Signal    |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------+-----------------------------------------------+------------------+----------------+
| ~TFT_SPI/spiWorkClock/TFT_CLK_OBUF | TFT_SPI/spi/dataClk0 | TFT_SPI/spi/reset_i_1_n_0                     |                1 |              2 |
|  clk100_IBUF_BUFG                  |                      | TFT_SPI/counter/CS_reg                        |                1 |              2 |
|  count_reg[24]_i_3_n_0             |                      |                                               |                2 |             10 |
| ~TFT_SPI/spiWorkClock/TFT_CLK_OBUF |                      |                                               |                1 |             12 |
|  clk100_IBUF_BUFG                  |                      |                                               |                5 |             18 |
|  clk100_IBUF_BUFG                  |                      | TFT_SPI/spiInitRegClock/counter[0]_i_1__0_n_0 |                4 |             28 |
|  count_reg[24]_i_3_n_0             |                      | TFT_SPI/data1[15]_i_1_n_0                     |                8 |             32 |
|  clk100_IBUF_BUFG                  |                      | TFT_SPI/spiWorkClock/clear                    |                5 |             36 |
|  count_reg[24]_i_3_n_0             |                      | TFT_SPI/counter/count[24]_i_1_n_0             |                6 |             50 |
+------------------------------------+----------------------+-----------------------------------------------+------------------+----------------+


