{
  "creator": "Yosys 0.43 (git sha1 ead4718e5, g++ 14.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "rv32i": {
      "attributes": {
        "hdlname": "rv32i",
        "top": "00000000000000000000000000000001",
        "src": "rtl/rv32i.sv:3.1-13.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "rtl/rv32i.sv:4.11-4.14"
          }
        },
        "clk_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "rtl/rv32i.sv:5.11-5.17"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "rtl/rv32i.sv:6.11-6.14"
          }
        }
      }
    }
  }
}
