# ARRAY DECLARATION â€“ LEVEL 4 MASTERCLASS  
TwinCAT 3 â€“ Advanced Memory, Performance & Engineering Guide

## 1. Introduction  
This Levelâ€‘4 Masterclass explains **advanced TwinCAT array declaration**, including memory layout, compiler evaluation rules, initialization behavior, variableâ€‘length array constraints, and Autoâ€‘Declare Wizard internals.

---

## 2. Array Declaration Syntax  
### **Static Array**
```iecst
arrData : ARRAY[1..3, 1..4, 1..2] OF DINT;
```
Equivalent to:
- Total elements: `3 Ã— 4 Ã— 2 = 24`
- Memory: `24 Ã— 4 bytes = 96 bytes`

---

### **Variable Length Array (VL-Array)**  
Only valid in:
- `VAR_IN_OUT`  
- Method/Function inputs

```iecst
aVarLen : ARRAY[*, *] OF INT;
```

VLâ€‘arrays behave like **opaque references**, runtime-sized by caller.

---

## 3. Auto Declare Wizard â€“ Internal Workflow  
When creating arrays via the Wizard:

1. Scope selection (VAR, VAR_GLOBAL, VAR_IN_OUT, etc.)
2. Symbol name assignment  
3. `Array Wizard` â†’ dimension bounds  
4. Base type resolution  
5. Optional initialization vector creation  

Wizard then generates the final declaration inside POU.

---

## 4. Detailed Steps (from TwinCAT UI)

### Step 1 â€” Open Auto Declare  
`Edit â†’ Auto Declare`

### Step 2 â€” Choose Scope  
- GLOBAL  
- LOCAL  
- VAR_INPUT / VAR_OUTPUT  
- VAR_IN_OUT (required for VL arrays)

### Step 3 â€” Enter Name  
e.g. `arrMatrix`

### Step 4 â€” Select Array Wizard  
Choose **Array Wizard** and set:

| Dimension | Lower | Upper | Count |
|----------|--------|--------|--------|
| 1 | 1 | 3 | 3 |
| 2 | 1 | 4 | 4 |
| 3 | 1 | 2 | 2 |

Result:  
```iecst
ARRAY[1..3, 1..4, 1..2] OF DINT
```

---

## 5. Initialization Model  
Wizard shows initialization values like:

```iecst
arrMatrix := [4, 23(0)];
```

Meaning:
- First element = 4  
- Remaining 23 elements = 0

TwinCAT flattens Nâ€‘dimensional arrays into **row-major linear memory**.

---

## 6. Memory Layout (Advanced â€“ Level 4)  
TwinCAT arrays are stored in **contiguous RAM**, similar to C.

### Example  
`ARRAY[1..3, 1..4, 1..2] OF DINT`

Index mapping formula:

```
offset = 
   ((i1 - L1) * Dim2 * Dim3 +
    (i2 - L2) * Dim3 +
    (i3 - L3)) * sizeof(DINT)
```

TwinCAT always stores arrays **row-major**, even if upper bounds are reversed.

Changing bounds only modifies index math, not memory layout.

---

## 7. Bounds Behavior  
### Valid
```iecst
ARRAY[0..9] OF INT;
ARRAY[-5..5] OF REAL;
ARRAY[1..1] OF BOOL;   // Single element
```

### Invalid
```iecst
ARRAY[5..1] OF INT;    // descending bounds not allowed
ARRAY[*] OF DINT;      // VL require VAR_IN_OUT
```

---

## 8. Variable Length Arrays (Deep Dive)  
These are *not allocated* by the callee POU.

Caller defines:
- Dimensions  
- Memory block  
- Lifetime  

Callee receives:
- Reference pointer + dimension sizes

VL array declaration example:

```iecst
FUNCTION_BLOCK FB_Processor
VAR_IN_OUT
    buf : ARRAY[*] OF BYTE;
END_VAR
```

Caller:
```iecst
data : ARRAY[0..255] OF BYTE;
fbProcessor(buf := data);
```

---

## 9. Common Mistakes & Compiler Errors  
| Error | Meaning | Fix |
|------|---------|------|
| *DUT has variable size* | VL-array outside VAR_IN_OUT | Move to VAR_IN_OUT |
| *Constant required* | Bounds require literal numbers | Use numeric bounds |
| *Type mismatch* | Base types differ | Verify with Input Assistant |

---

## 10. Levelâ€‘4 Best Practices  
### âœ” Prefer static arrays inside FBs  
They are predictable and efficient.

### âœ” Use VL arrays only when needed  
I/O buffers, communication frames, serialization.

### âœ” Always document bounds  
Arrays without comments are a debugging nightmare.

### âœ” Avoid huge arrays in PLC_PRG  
Better allocate inside FB instances.

---

## 11. Example â€“ Fully Documented Levelâ€‘4 Array  
```iecst
(*
  arrSensorData  
  3D array containing calibrated sensor frame
  Dim1 = sensor groups (1..3)
  Dim2 = channels (1..4)
  Dim3 = samples per cycle (1..2)
*)
arrSensorData : ARRAY[1..3, 1..4, 1..2] OF LREAL := [
    1.23, 23(0.0)
];
```

---

## 12. Summary  
This Levelâ€‘4 Masterclass covered:

- Array syntax & multidimensional structures  
- Variable-length arrays  
- Memory layout & index calculation  
- Auto Declare Wizard internals  
- Compiler restrictions & best practices  

---

## 13. Next Levels Available  


### â­ Levelâ€‘5  
**Heap allocation, advanced memory segmentation, performance optimizations**

### â­ Levelâ€‘6  
**Compiler IR, array-flattening visualization, symbol table generation**

### â­ Levelâ€‘7  
**Reverseâ€‘engineered runtime behavior, ADS memory traces, pointer-level mapping**

---

# TwinCAT Levelâ€‘5 Masterclass  
## Heap Allocation, Advanced Memory Segmentation & Performance Optimizations

---

# ðŸš€ Levelâ€‘5: Highâ€‘End TwinCAT Memory & Performance Engineering

Bu seviye, TwinCAT mÃ¼hendisliÄŸinde en ileri dÃ¼zey olan **heap yÃ¶netimi**, **dinamik bellek segmentasyonu**, **runtime optimizasyon yollarÄ±**, **ara bellek / pointer mimarisi**, **taskâ€‘temelli performans tuning** ve **lowâ€‘level memory access** tekniklerini anlatÄ±r.

---

# 1. ðŸ”¥ Heap Allocation (Dinamik Bellek YÃ¶netimi)

TwinCAT 3, C/C++ benzeri tam heap yÃ¶netimine sahip deÄŸildir; ancak **REF**, **POINTER**, **FB instancing**, **dynamic array bounds (VAR_IN_OUT only)** ve **runtime allocation patterns** Ã¼zerinden dinamik yaklaÅŸÄ±m uygulanabilir.

## ðŸ“Œ 1.1 TwinCATâ€™te â€œHeapâ€ Nedir?
PLC memory model:

| Segment | AÃ§Ä±klama | Not |
|--------|----------|------|
| **Code** | POU derlenmiÅŸ kod | Salt okunur |
| **Static Data** | Global + persistent deÄŸiÅŸkenler | Boot-time allotment |
| **Stack** | FB & function temporary vars | Her task Ã§aÄŸrÄ±sÄ±nda reset |
| **Heap-like Area** | REF/POINTER ile eriÅŸilen serbest alan | TwinCAT'te programcÄ± tarafÄ±ndan yÃ¶netilir |

Bir REF veya POINTER, heap-benzeri bir alanda dinamik veri taÅŸÄ±mak iÃ§in kullanÄ±labilir.

---

# 2. ðŸŒ Advanced Memory Segmentation

## ðŸ“Œ 2.1 Memory Class Separation
TwinCAT segmentleri:

| Memory Zone | KullanÄ±m |
|-------------|----------|
| **Runtime Heap** | REF, POINTER hedefleri |
| **I/O Image Memory** | %I, %Q adresli alanlar |
| **ADS Shared Memory** | ADSâ€‘tabanlÄ± veri paylaÅŸÄ±mÄ± |
| **Retain & Persistent** | PLC restart sonrasÄ± korunan alan |
| **Taskâ€‘local Stack** | Zaman dilimlerinde geÃ§ici alan |

---

# 3. ðŸŽ¯ Performance Optimization Techniques

## ðŸ”§ 3.1 Task Cycle Optimization
YÃ¼ksek performans iÃ§in:

âœ” AÄŸÄ±r FBâ€™leri dÃ¼ÅŸÃ¼k frekanslÄ± taskâ€™a taÅŸÄ±  
âœ” Task jitter'Ä± azaltmak iÃ§in **highest priority** task sayÄ±sÄ±nÄ± azalt  
âœ” Realtime latency iÃ§in **2â€“5 ms cycle** Ã¶nerilir

## ðŸ”§ 3.2 Memory Tuning

### ðŸŸ¦ 3.2.1 Avoid Large Copies  
- Big arrays or structures passed *by value* â†’ BAD  
- Use `VAR_IN_OUT` or `REF=` â†’ FAST

### ðŸŸ¦ 3.2.2 Zeroâ€‘copy Architecture
```
pRef := REF(varData);
(* Data is not copied â€” only reference passed *)
```

---

# 4. ðŸ§© Pointer & Reference Engineering

## ðŸ“Œ 4.1 POINTER vs REF

| Ã–zellik | POINTER | REF |
|--------|---------|-----|
| GÃ¼venlik | DÃ¼ÅŸÃ¼k | YÃ¼ksek |
| Null kontrolÃ¼ | ProgramcÄ±ya baÄŸlÄ± | `__ISVALIDREF` |
| Type safety | ZayÄ±f | GÃ¼Ã§lÃ¼ |
| Performans | En hÄ±zlÄ± | Ã‡ok hÄ±zlÄ± |

## POINTER Ã¶rneÄŸi

```iecst
VAR
    pByte : POINTER TO BYTE;
END_VAR

pByte := ADR(myByteVar);
pByte^ := 16#FF;
```

---

# 5. âš™ï¸ Dynamic Arrays & Runtime Size Selection

Sadece `VAR_IN_OUT` iÃ§inde desteklenir:

```iecst
foo(arr := myArr);   // arr: ARRAY[*] OF INT
```

Bu sayede runtime sÄ±rasÄ±nda farklÄ± boyutta arrayâ€™leri tek bir FB ile iÅŸleyebilirsin.

---

# 6. ðŸ” Profiling & Execution Time Measurement

TwinCAT Ã¶lÃ§Ã¼m teknikleri:

### âœ” `Tc2_Utilities.TON_TIME()`
### âœ” ADSâ€‘Scope gerÃ§ek zamanlÄ± analiz
### âœ” Task Execution Time izleme
### âœ” Online Watch â€“ Execution Profiler

---

# 7. ðŸ›¡ Advanced Safety: Race Conditions & Lockâ€‘Free Design

## ðŸ’¥ PLCâ€™de Race Condition NasÄ±l Olur?
- AynÄ± deÄŸiÅŸkeni iki task aynÄ± anda yazmaya Ã§alÄ±ÅŸtÄ±ÄŸÄ±nda  
- I/O update ile application task Ã§akÄ±ÅŸtÄ±ÄŸÄ±nda

## ðŸ’¡ Ã‡Ã¶zÃ¼m
âœ” Single writer design  
âœ” Double buffering  
âœ” Ring buffer mimarisi  
âœ” Atomic operations (`Interlocked_...`) kullanÄ±mÄ±

---

# 8. ðŸ§  Memory Pool Patterns

TwinCATâ€™te gerÃ§ek zamanlÄ± uygulamalar iÃ§in en hÄ±zlÄ± Ã§Ã¶zÃ¼m:

## ðŸ“Œ Preâ€‘Allocated Object Pool
```iecst
VAR
    Pool : ARRAY[1..50] OF ST_Buffer;
    pFree : POINTER TO ST_Buffer;
END_VAR
```

AmaÃ§:
- Runtime'da allocation yok  
- Deterministic latency  
- Zero jitter  

---

# 9. ðŸ§¬ Polymorphic Memory Handling (Interface + REF + ANY)

GeliÅŸmiÅŸ tasarÄ±m:

```
iLogger : I_Logger;     // interface
pData   : REF_TO ANY;   // generic ref
```

Bu sayede:
- FarklÄ± FB tipleri tek API ile yÃ¶netilir  
- Generic veri iÅŸleme yapÄ±lÄ±r  
- Runtime esnekliÄŸi artar

---

# 10. ðŸ“ˆ Highâ€‘Performance Coding Patterns

### ðŸš€ Use Lookâ€‘up Tables  
HesaplamayÄ± RAMâ€™e kaydÄ±rÄ±r â†’ 20â€“100x hÄ±zlanma

### ðŸš€ Avoid nested IF / CASE trees  
Yerine:
- Jump table
- Function pointer pattern (interface)

### ðŸš€ Chunk Processing  
BÃ¼yÃ¼k array â†’ kÃ¼Ã§Ã¼k parÃ§alara bÃ¶lerek task overrun engellenir.

---

# 11. ðŸ›‘ Worst Practices (KaÃ§Ä±nÄ±lmasÄ± Gerekenler)

âŒ BÃ¼yÃ¼k yapÄ±larÄ±n fonksiyonlara **kopyalanmasÄ±**  
âŒ Gereksiz `VAR_TEMP` allocation  
âŒ AynÄ± FBâ€™nin tek task iÃ§inde 100+ instance kullanÄ±lmasÄ±  
âŒ Synchronous I/O blocking  
âŒ WATCH penceresinde 500+ deÄŸiÅŸken aÃ§mak (tareti yorar)

---

# 12. ðŸ SonuÃ§

Bu Levelâ€‘5 Masterclass dokÃ¼manÄ± ile artÄ±k:

- TwinCAT memory mimarisini dÃ¼ÅŸÃ¼k seviyede okuyabilir,
- Heapâ€‘vari referans teknikleri kullanabilir,
- YÃ¼ksek performanslÄ±, dÃ¼ÅŸÃ¼k jitterâ€™lÄ± tasarÄ±mlar oluÅŸturabilir,
- Polymorphic memory patternleri uygulayabilir,
- Profesyonel gerÃ§ek zamanlÄ± PLC sistemleri optimize edebilirsin.

# TwinCAT Array Declaration â€” Levelâ€‘6 Masterclass  
### **Compiler Internals + Code Generation + Memory Model Microâ€‘Architecture**

## 1. Overview  
Levelâ€‘6 odak noktasÄ± TwinCAT ST/IL/FBD kodunun **compiler pipeline**, **intermediate representation (IR)**, **optimization passes**, **instruction selection**, **memory layout decisions** ve **runtime scheduling** Ã¼zerindeki etkilerini anlamaktÄ±r.  
Bu dÃ¶kÃ¼man yalnÄ±zca *ileri seviye PLC derleyici davranÄ±ÅŸÄ±* ile ilgilidir.

---

## 2. TwinCAT Compiler Pipeline (Abstracted)

```text
  ST / IL / FBD / SFC
          â”‚
          â–¼
   Parsing + AST Build
          â”‚
          â–¼
   Semantic Analysis
 - Type inference
 - Constant folding
 - Array bound resolution
 - Static memory assignment
 - Any/Generic specialization
          â”‚
          â–¼
   IR Generation
 (TwinCAT Lowâ€‘Level IR)
          â”‚
          â–¼
   Optimization Passes
 - Deadâ€‘store elimination
 - Block coalescing
 - Memory access folding
 - Bounds check removal
 - Static scheduling (nonâ€‘preemptive)
          â”‚
          â–¼
   Codegen for Target
 (x86/x64/JITâ€‘like microcode)
          â”‚
          â–¼
    ADS/Runtime Linkage
```

---

## 3. IR Representation of Arrays  
TwinCAT, array operasyonlarÄ±nÄ± *flattened linear memory region* Ã¼zerine indirger.

### Example  
ST:
```pascal
aData[3,2] := 42;
```

IR (soyut):
```text
r0 = baseptr(aData)
offset = (3 - LB1) * dim2 + (2 - LB2)
store r0[offset], 42
```

**Derleyici optimizasyonlarÄ±:**
- Sabit indeksler compileâ€‘timeâ€™da Ã§Ã¶zÃ¼lÃ¼r.  
- Offset hesaplamasÄ± sabitse *strength reduction* uygulanÄ±r.  
- Ã‡ok boyutlu array â†’ tek boyutlu RAM dizisi.

---

## 4. Compiler Memory Layout Decisions  

### 4.1 Static vs. Dynamic Bounds
| Array Type | Layout | Bound Check | Allocation |
|-----------|--------|-------------|------------|
| `ARRAY[1..10]` | Fixed | Optional removal | Compileâ€‘time |
| `ARRAY[*]` VAR_IN_OUT | Runtime parametric | Always | Caller frame |

---

## 5. Code Generation Patterns

### 5.1 Fast Path Load/Store
TwinCAT x86â€‘64 JIT benzeri mikroâ€‘kod Ã¼retir:

```
mov rax, [rbp - offset_base]
mov rcx, index
lea rdx, [rax + rcx*4]
mov [rdx], value
```

### 5.2 Bounds Check Elimination  
Derleyici, *provably safe* indekslerde kontrolÃ¼ kaldÄ±rÄ±r:

Criteria:
- Loop limits proven safe  
- Constant index  
- Unaliased access  

---

## 6. Heapâ€‘Based Array Generation (Advanced FB Designs)

TwinCAT native heap yoktur, ancak:

- TON/TP/CTU instancing  
- VAR_IN_OUT via REFERENCE  
- POINTER TO + __NEW / __DELETE  
- FB-local dynamic buffers  

kullanÄ±larak **heapâ€‘benzeri yapÄ±lar** oluÅŸturulur.

---

## 7. Register Allocation Impact  
TwinCAT compiler:

- TÃ¼m FB Ã§aÄŸrÄ±larÄ±nÄ± *non-preemptive frame model* ile yÃ¶netir  
- Yerel deÄŸiÅŸkenleri mÃ¼mkÃ¼n olduÄŸunda *register promotion* yapar  
- BÃ¼yÃ¼k array iÅŸlemlerini RAMâ€™dedir bÄ±rakÄ±r  

Register pressure â†’ array operations â†’ memory spill.

---

## 8. Performance Antiâ€‘Patterns  

| Antiâ€‘Pattern | Neden YavaÅŸ | Ã‡Ã¶zÃ¼m |
|--------------|-------------|--------|
| Ã‡ok boyutlu iÃ§ iÃ§e dÃ¶ngÃ¼ | Bounds check + offset calc | Ã–nceden flattened index kullan |
| ANY/GENERIC aÅŸÄ±rÄ± kullanÄ±mÄ± | Boxing + metadata parse | Templateâ€‘like FB instancing |
| VAR_IN_OUT yanlÄ±ÅŸ kullanÄ±mÄ± | Hidden pointer indirection | LOCAL + REF kullan |
| Property iÃ§erisine aÄŸÄ±r kod | Autoâ€‘invoke overhead | Methodâ€™a taÅŸÄ± |

---

## 9. Advanced Optimizations You **Can** Influence  

### âœ” Loopâ€‘Invariant Code Motion (Handâ€‘Applied)  
```pascal
offset := dim2 * i;
FOR j:=1 TO dim2 DO
    a[offset + j] := ...
END_FOR
```

### âœ” Compileâ€‘Time Constant Folding  
Literal array dimensions â†’ daha hÄ±zlÄ± kod.

### âœ” Static Scheduling  
FB Ã§aÄŸrÄ± zincirlerini minimize et â†’ pipeline flush azalÄ±r.

---

## 10. Generated Code Size Considerations

TwinCAT:
- Her FB instance â†’ kendi statik frame  
- Her method Ã§aÄŸrÄ±sÄ± â†’ lightweight call frame  
- Inline candidate: kÃ¼Ã§Ã¼k fonksiyonlar  
- Non-inline: ANY/GENERIC + complex FBs  

---

## 11. Realâ€‘Time Jitter Effects  

Array eriÅŸimi ÅŸu durumlarda **jitter artÄ±rÄ±r**:

1. BÃ¼yÃ¼k blok kopyalama (memcpyâ€‘like ops)  
2. Ã‡ok boyutlu offset hesaplama  
3. SÄ±nÄ±r kontrolÃ¼  
4. Cache line thrash (Ã¶zellikle 64â€‘byte boundaries)

---

## 12. UMLâ€‘like Compiler Architecture Overview

```mermaid
flowchart TD
    A[Source Code] --> B[AST Builder]
    B --> C[Semantic Analyzer]
    C --> D[IR Generator]
    D --> E[Optimizer]
    E --> F[Code Generator]
    F --> G[Runtime / ADS Linker]
```

---

## 13. Levelâ€‘6 Summary  
Bu seviye artÄ±k tamamen *derleyicinin nasÄ±l dÃ¼ÅŸÃ¼ndÃ¼ÄŸÃ¼nÃ¼ anlamak*,  
TwinCAT PLC kodunu **IR dÃ¼zeyinde optimize etmek** ve  
belirli array/memory patternlarÄ±nÄ±n **nasÄ±l makine koduna indirgendigini** Ã¶ÄŸrenmek iÃ§indir.

Bir sonraki seviye (Levelâ€‘7) â†’  
**Highâ€‘End Runtime Engineering: ADS Fastlane, Zeroâ€‘Copy Buffering, Lockâ€‘Free Structures, Realâ€‘Time Cache Optimization**

# TwinCAT Runtime Reverse Engineering â€” Levelâ€‘7 Full Masterclass

## 1. TwinCAT Runtime Architecture Dissection
- TcRTime real-time core scheduling pipeline
- Task â†’ TcCom â†’ ADS â†’ Device routing chain
- Undocumented service-call behavior (legal observational analysis only)

## 2. PLC Task Binary Structure
### 2.1 `.tclrs` Internal Layout
- Header
- Symbol Table
- Code Region
- Static Data
- Relocation Table

### 2.2 IR Pattern Recognition
- AST â†’ IR lowering signatures
- Known instruction motifs

## 3. ADS Reverse Engineering
- ADS ports and routing table discovery
- ADS packet framing internals
- Cycleâ€‘accurate measurement via ADS Spy

## 4. Real-Time Scheduler Internals
- Task activation vector
- Cooperative vs preemptive segment timing
- Cycle overrun detection state machine

## 5. EtherCAT Runtime Flow
- PLC â†’ EtherCAT mapping timeline
- PDO window sequencing
- Distributed Clocks reverse timing analysis

## 6. Safety Hooks & Watchdogs
- WDT activation timeline
- Self-check routines
- RETAIN/PERSISTENT runtime integrity scanning

## 7. Memory Forensics
- Heap snapshot extraction techniques
- ADSâ€‘protected zones mapping
- Symbol reconstruction from memory

## 8. Reverse Engineering Tooling
- ADS extended logger
- Task freeze inspection
- Realtime memory map generators


# LEVEL-7.5 â€” Deep System Introspection Masterclass (PART-1)

## 1. TwinCAT Runtime Architecture (Documented Layers)
```mermaid
flowchart TD
    A[TwinCAT System Service] --> B[TCAT PLC Runtime]
    B --> C[Task Scheduler]
    B --> D[Memory Manager]
    B --> E[ADS Server Layer]
    A --> F[ADS Router]
    F --> E
    F --> G[TwinCAT Modules]
    C --> H[PLC Tasks]
    H --> I[POUs / FB Instances]
```

## 2. Task Scheduler â€” Observable Behavior
```mermaid
stateDiagram-v2
    [*] --> READY
    READY --> RUNNING: Cycle Start
    RUNNING --> WAIT_IO: IO Sync Boundary
    WAIT_IO --> RUNNING: IO Completed
    RUNNING --> SUSPENDED: Manually Suspended
    RUNNING --> ERROR: Exception / Watchdog
    ERROR --> READY: Restart or Reset
```

## 3. PLC Memory Model (Documented Segments)
```mermaid
flowchart LR
    A[CODE SEGMENT] --- B[DATA SEGMENT]
    B --- C[HEAP]
    B --- D[RETAIN]
    B --- E[PERSISTENT]
```

## 4. ADS Router â€” Structural Overview
```mermaid
flowchart TD
    A[ADS Client] --> R[ADS Router]
    B[PLC Runtime] --> R
    C[NC/EtherCAT] --> R
    R --> A
    R --> B
    R --> C
```

## 5. ADS Packet Lifecycle
```mermaid
sequenceDiagram
    participant C as Client
    participant R as ADS Router
    participant P as PLC Runtime

    C->>R: ADS Request
    R->>P: Forward
    P-->>R: Response
    R-->>C: Deliver
```

## 6. Runtime Component Interaction
```mermaid
flowchart TB
    subgraph R[TwinCAT Runtime]
        T[Scheduler] --> P[PLC Engine]
        P --> M[Memory Manager]
        T --> IO[Fieldbus Sync]
    end
    subgraph U[User Layer]
        ADS1[ADS Client] --> AR[ADS Router]
        ADS2[HMI/SCADA] --> AR
    end
    AR --> R
```
# LEVEL 7.5 â€” DEEP SYSTEM INTROSPECTION  
## PARTâ€‘2 â€” ADS Deep Introspection & Sniffing Masterclass

## 1. ADS Paket FormatÄ±

### 1.1 ADS Header YapÄ±sÄ±


| Offset | Size | Field            |
|-------|------|------------------|
| 0     | 6    | Target NetId     |
| 6     | 2    | Target Port      |
| 8     | 6    | Source NetId     |
| 14    | 2    | Source Port      |
| 16    | 2    | CommandId        |
| 18    | 2    | StateFlags       |
| 20    | 4    | DataLength       |
| 24    | 4    | ErrorCode        |
| 28    | 4    | InvokeId         |



---

## 2. ADS Requestâ€“Response YaÅŸam DÃ¶ngÃ¼sÃ¼

```
Client â†’ Router â†’ Runtime â†’ Router â†’ Client
```

InvokeId eÅŸleÅŸmesi ile paket takibi yapÄ±lÄ±r.

---

## 3. ADS Router GÃ¶zlemlenebilir DavranÄ±ÅŸlarÄ±

### 3.1 Port Mapping
| Port | AÃ§Ä±klama |
|------|----------|
| 851  | TwinCAT Runtime |
| 48898 | ADS TCP Router |
| 10000â€“10099 | Custom ADS services |

---

## 4. ADS Sniffing â€” Python CanlÄ± Yakalama Scripti

```python
import socket

PORT = 48898
BUFFER = 4096

sock = socket.socket(socket.AF_INET, socket.SOCK_STREAM)
sock.bind(("0.0.0.0", PORT))
sock.listen(1)

print("[*] ADS Sniffer listening on port", PORT)

conn, addr = sock.accept()
print("[+] Connection:", addr)

while True:
    data = conn.recv(BUFFER)
    if not data:
        break

    print("
--- ADS PACKET ---")
    print("Length:", len(data))
    print("Raw Hex:", data.hex(" "))
```

---

## 5. ADS Komut ID Tablosu

| CommandID | AÃ§Ä±klama |
|-----------|----------|
| 0x0002 | Read |
| 0x0003 | Write |
| 0x0004 | ReadWrite |
| 0x0005 | AddDeviceNotification |
| 0x0006 | DeleteDeviceNotification |
| 0x0007 | DeviceNotification |
| 0x0008 | ReadState |
| 0x0009 | WriteControl |

---

## 6. ADS Symbol Introspection

Symbol Table iÃ§erikleri:
- Name  
- Size  
- Type  
- IndexGroup  
- IndexOffset  

---

## 7. Highâ€‘Resolution Timestamping Teknikleri
- Windows QPC  
- ADS paketlerinde timestamp olmadÄ±ÄŸÄ± iÃ§in kullanÄ±cÄ± ekler  
- Jitter kaynaklarÄ±:
  - Nagle  
  - Router scheduling  
  - Runtime cycle alignment  

---

## 8. ADS Latency Profiling Modeli

```
Total ADS Latency =
  ClientStack +
  RouterDispatch +
  RuntimeExecution +
  RouterReturnPath
```

---


