Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto c7f9722c81fc41f1bd38772488ad5eaa --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project_screentest_behav xil_defaultlib.project_screentest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port invert [/home/vir/LabProject/LabProject.srcs/sources_1/imports/sources_1/new/top.sv:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.hexto7seg
Compiling module xil_defaultlib.display8digit
Compiling module xil_defaultlib.smem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.memIO
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.bitmapmem
Compiling module xil_defaultlib.vgadisplaydriver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.project_screentest
Compiling module xil_defaultlib.glbl
Built simulation snapshot project_screentest_behav
