entity teste is
	port(
		a, b : in bit;
		y : out bit
	); end entity;
	
architecture ifsc_v1 of teste is 
begin
y <= (not a and b) or (a and not b);

end architecture;