|ksa
CLOCK_50 => CLOCK_50.IN13
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => LEDR[9].IN1
KEY[3] => reset.IN5
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= result_core:comb_11.port4
LEDR[1] <= result_core:comb_11.port4
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= LEDR[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= SevenSegmentDisplayDecoder:h5.port0
HEX5[1] <= SevenSegmentDisplayDecoder:h5.port0
HEX5[2] <= SevenSegmentDisplayDecoder:h5.port0
HEX5[3] <= SevenSegmentDisplayDecoder:h5.port0
HEX5[4] <= SevenSegmentDisplayDecoder:h5.port0
HEX5[5] <= SevenSegmentDisplayDecoder:h5.port0
HEX5[6] <= SevenSegmentDisplayDecoder:h5.port0
HEX4[0] <= SevenSegmentDisplayDecoder:h4.port0
HEX4[1] <= SevenSegmentDisplayDecoder:h4.port0
HEX4[2] <= SevenSegmentDisplayDecoder:h4.port0
HEX4[3] <= SevenSegmentDisplayDecoder:h4.port0
HEX4[4] <= SevenSegmentDisplayDecoder:h4.port0
HEX4[5] <= SevenSegmentDisplayDecoder:h4.port0
HEX4[6] <= SevenSegmentDisplayDecoder:h4.port0
HEX3[0] <= SevenSegmentDisplayDecoder:h3.port0
HEX3[1] <= SevenSegmentDisplayDecoder:h3.port0
HEX3[2] <= SevenSegmentDisplayDecoder:h3.port0
HEX3[3] <= SevenSegmentDisplayDecoder:h3.port0
HEX3[4] <= SevenSegmentDisplayDecoder:h3.port0
HEX3[5] <= SevenSegmentDisplayDecoder:h3.port0
HEX3[6] <= SevenSegmentDisplayDecoder:h3.port0
HEX2[0] <= SevenSegmentDisplayDecoder:h2.port0
HEX2[1] <= SevenSegmentDisplayDecoder:h2.port0
HEX2[2] <= SevenSegmentDisplayDecoder:h2.port0
HEX2[3] <= SevenSegmentDisplayDecoder:h2.port0
HEX2[4] <= SevenSegmentDisplayDecoder:h2.port0
HEX2[5] <= SevenSegmentDisplayDecoder:h2.port0
HEX2[6] <= SevenSegmentDisplayDecoder:h2.port0
HEX1[0] <= SevenSegmentDisplayDecoder:h1.port0
HEX1[1] <= SevenSegmentDisplayDecoder:h1.port0
HEX1[2] <= SevenSegmentDisplayDecoder:h1.port0
HEX1[3] <= SevenSegmentDisplayDecoder:h1.port0
HEX1[4] <= SevenSegmentDisplayDecoder:h1.port0
HEX1[5] <= SevenSegmentDisplayDecoder:h1.port0
HEX1[6] <= SevenSegmentDisplayDecoder:h1.port0
HEX0[0] <= SevenSegmentDisplayDecoder:h0.port0
HEX0[1] <= SevenSegmentDisplayDecoder:h0.port0
HEX0[2] <= SevenSegmentDisplayDecoder:h0.port0
HEX0[3] <= SevenSegmentDisplayDecoder:h0.port0
HEX0[4] <= SevenSegmentDisplayDecoder:h0.port0
HEX0[5] <= SevenSegmentDisplayDecoder:h0.port0
HEX0[6] <= SevenSegmentDisplayDecoder:h0.port0


|ksa|s_memory1:comb_3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|s_memory1:comb_3|altsyncram:altsyncram_component
wren_a => altsyncram_77b4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_77b4:auto_generated.data_a[0]
data_a[1] => altsyncram_77b4:auto_generated.data_a[1]
data_a[2] => altsyncram_77b4:auto_generated.data_a[2]
data_a[3] => altsyncram_77b4:auto_generated.data_a[3]
data_a[4] => altsyncram_77b4:auto_generated.data_a[4]
data_a[5] => altsyncram_77b4:auto_generated.data_a[5]
data_a[6] => altsyncram_77b4:auto_generated.data_a[6]
data_a[7] => altsyncram_77b4:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_77b4:auto_generated.address_a[0]
address_a[1] => altsyncram_77b4:auto_generated.address_a[1]
address_a[2] => altsyncram_77b4:auto_generated.address_a[2]
address_a[3] => altsyncram_77b4:auto_generated.address_a[3]
address_a[4] => altsyncram_77b4:auto_generated.address_a[4]
address_a[5] => altsyncram_77b4:auto_generated.address_a[5]
address_a[6] => altsyncram_77b4:auto_generated.address_a[6]
address_a[7] => altsyncram_77b4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_77b4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_77b4:auto_generated.q_a[0]
q_a[1] <= altsyncram_77b4:auto_generated.q_a[1]
q_a[2] <= altsyncram_77b4:auto_generated.q_a[2]
q_a[3] <= altsyncram_77b4:auto_generated.q_a[3]
q_a[4] <= altsyncram_77b4:auto_generated.q_a[4]
q_a[5] <= altsyncram_77b4:auto_generated.q_a[5]
q_a[6] <= altsyncram_77b4:auto_generated.q_a[6]
q_a[7] <= altsyncram_77b4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|s_memory1:comb_3|altsyncram:altsyncram_component|altsyncram_77b4:auto_generated
address_a[0] => altsyncram_kq83:altsyncram1.address_a[0]
address_a[1] => altsyncram_kq83:altsyncram1.address_a[1]
address_a[2] => altsyncram_kq83:altsyncram1.address_a[2]
address_a[3] => altsyncram_kq83:altsyncram1.address_a[3]
address_a[4] => altsyncram_kq83:altsyncram1.address_a[4]
address_a[5] => altsyncram_kq83:altsyncram1.address_a[5]
address_a[6] => altsyncram_kq83:altsyncram1.address_a[6]
address_a[7] => altsyncram_kq83:altsyncram1.address_a[7]
clock0 => altsyncram_kq83:altsyncram1.clock0
data_a[0] => altsyncram_kq83:altsyncram1.data_a[0]
data_a[1] => altsyncram_kq83:altsyncram1.data_a[1]
data_a[2] => altsyncram_kq83:altsyncram1.data_a[2]
data_a[3] => altsyncram_kq83:altsyncram1.data_a[3]
data_a[4] => altsyncram_kq83:altsyncram1.data_a[4]
data_a[5] => altsyncram_kq83:altsyncram1.data_a[5]
data_a[6] => altsyncram_kq83:altsyncram1.data_a[6]
data_a[7] => altsyncram_kq83:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kq83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kq83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kq83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kq83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kq83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kq83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kq83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kq83:altsyncram1.q_a[7]
wren_a => altsyncram_kq83:altsyncram1.wren_a


|ksa|s_memory1:comb_3|altsyncram:altsyncram_component|altsyncram_77b4:auto_generated|altsyncram_kq83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|s_memory1:comb_3|altsyncram:altsyncram_component|altsyncram_77b4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|s_memory1:comb_3|altsyncram:altsyncram_component|altsyncram_77b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|s_memory1:comb_3|altsyncram:altsyncram_component|altsyncram_77b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|e_memory1:comb_4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|e_memory1:comb_4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1pe4:auto_generated.address_a[0]
address_a[1] => altsyncram_1pe4:auto_generated.address_a[1]
address_a[2] => altsyncram_1pe4:auto_generated.address_a[2]
address_a[3] => altsyncram_1pe4:auto_generated.address_a[3]
address_a[4] => altsyncram_1pe4:auto_generated.address_a[4]
address_a[5] => altsyncram_1pe4:auto_generated.address_a[5]
address_a[6] => altsyncram_1pe4:auto_generated.address_a[6]
address_a[7] => altsyncram_1pe4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1pe4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1pe4:auto_generated.q_a[0]
q_a[1] <= altsyncram_1pe4:auto_generated.q_a[1]
q_a[2] <= altsyncram_1pe4:auto_generated.q_a[2]
q_a[3] <= altsyncram_1pe4:auto_generated.q_a[3]
q_a[4] <= altsyncram_1pe4:auto_generated.q_a[4]
q_a[5] <= altsyncram_1pe4:auto_generated.q_a[5]
q_a[6] <= altsyncram_1pe4:auto_generated.q_a[6]
q_a[7] <= altsyncram_1pe4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|e_memory1:comb_4|altsyncram:altsyncram_component|altsyncram_1pe4:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ksa|s_memory2:comb_5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|s_memory2:comb_5|altsyncram:altsyncram_component
wren_a => altsyncram_87b4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87b4:auto_generated.data_a[0]
data_a[1] => altsyncram_87b4:auto_generated.data_a[1]
data_a[2] => altsyncram_87b4:auto_generated.data_a[2]
data_a[3] => altsyncram_87b4:auto_generated.data_a[3]
data_a[4] => altsyncram_87b4:auto_generated.data_a[4]
data_a[5] => altsyncram_87b4:auto_generated.data_a[5]
data_a[6] => altsyncram_87b4:auto_generated.data_a[6]
data_a[7] => altsyncram_87b4:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_87b4:auto_generated.address_a[0]
address_a[1] => altsyncram_87b4:auto_generated.address_a[1]
address_a[2] => altsyncram_87b4:auto_generated.address_a[2]
address_a[3] => altsyncram_87b4:auto_generated.address_a[3]
address_a[4] => altsyncram_87b4:auto_generated.address_a[4]
address_a[5] => altsyncram_87b4:auto_generated.address_a[5]
address_a[6] => altsyncram_87b4:auto_generated.address_a[6]
address_a[7] => altsyncram_87b4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87b4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_87b4:auto_generated.q_a[0]
q_a[1] <= altsyncram_87b4:auto_generated.q_a[1]
q_a[2] <= altsyncram_87b4:auto_generated.q_a[2]
q_a[3] <= altsyncram_87b4:auto_generated.q_a[3]
q_a[4] <= altsyncram_87b4:auto_generated.q_a[4]
q_a[5] <= altsyncram_87b4:auto_generated.q_a[5]
q_a[6] <= altsyncram_87b4:auto_generated.q_a[6]
q_a[7] <= altsyncram_87b4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|s_memory2:comb_5|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated
address_a[0] => altsyncram_kq83:altsyncram1.address_a[0]
address_a[1] => altsyncram_kq83:altsyncram1.address_a[1]
address_a[2] => altsyncram_kq83:altsyncram1.address_a[2]
address_a[3] => altsyncram_kq83:altsyncram1.address_a[3]
address_a[4] => altsyncram_kq83:altsyncram1.address_a[4]
address_a[5] => altsyncram_kq83:altsyncram1.address_a[5]
address_a[6] => altsyncram_kq83:altsyncram1.address_a[6]
address_a[7] => altsyncram_kq83:altsyncram1.address_a[7]
clock0 => altsyncram_kq83:altsyncram1.clock0
data_a[0] => altsyncram_kq83:altsyncram1.data_a[0]
data_a[1] => altsyncram_kq83:altsyncram1.data_a[1]
data_a[2] => altsyncram_kq83:altsyncram1.data_a[2]
data_a[3] => altsyncram_kq83:altsyncram1.data_a[3]
data_a[4] => altsyncram_kq83:altsyncram1.data_a[4]
data_a[5] => altsyncram_kq83:altsyncram1.data_a[5]
data_a[6] => altsyncram_kq83:altsyncram1.data_a[6]
data_a[7] => altsyncram_kq83:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kq83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kq83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kq83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kq83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kq83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kq83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kq83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kq83:altsyncram1.q_a[7]
wren_a => altsyncram_kq83:altsyncram1.wren_a


|ksa|s_memory2:comb_5|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|s_memory2:comb_5|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|s_memory2:comb_5|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|s_memory2:comb_5|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|e_memory2:comb_6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|e_memory2:comb_6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1pe4:auto_generated.address_a[0]
address_a[1] => altsyncram_1pe4:auto_generated.address_a[1]
address_a[2] => altsyncram_1pe4:auto_generated.address_a[2]
address_a[3] => altsyncram_1pe4:auto_generated.address_a[3]
address_a[4] => altsyncram_1pe4:auto_generated.address_a[4]
address_a[5] => altsyncram_1pe4:auto_generated.address_a[5]
address_a[6] => altsyncram_1pe4:auto_generated.address_a[6]
address_a[7] => altsyncram_1pe4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1pe4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1pe4:auto_generated.q_a[0]
q_a[1] <= altsyncram_1pe4:auto_generated.q_a[1]
q_a[2] <= altsyncram_1pe4:auto_generated.q_a[2]
q_a[3] <= altsyncram_1pe4:auto_generated.q_a[3]
q_a[4] <= altsyncram_1pe4:auto_generated.q_a[4]
q_a[5] <= altsyncram_1pe4:auto_generated.q_a[5]
q_a[6] <= altsyncram_1pe4:auto_generated.q_a[6]
q_a[7] <= altsyncram_1pe4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|e_memory2:comb_6|altsyncram:altsyncram_component|altsyncram_1pe4:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ksa|s_memory3:comb_7
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|s_memory3:comb_7|altsyncram:altsyncram_component
wren_a => altsyncram_97b4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97b4:auto_generated.data_a[0]
data_a[1] => altsyncram_97b4:auto_generated.data_a[1]
data_a[2] => altsyncram_97b4:auto_generated.data_a[2]
data_a[3] => altsyncram_97b4:auto_generated.data_a[3]
data_a[4] => altsyncram_97b4:auto_generated.data_a[4]
data_a[5] => altsyncram_97b4:auto_generated.data_a[5]
data_a[6] => altsyncram_97b4:auto_generated.data_a[6]
data_a[7] => altsyncram_97b4:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_97b4:auto_generated.address_a[0]
address_a[1] => altsyncram_97b4:auto_generated.address_a[1]
address_a[2] => altsyncram_97b4:auto_generated.address_a[2]
address_a[3] => altsyncram_97b4:auto_generated.address_a[3]
address_a[4] => altsyncram_97b4:auto_generated.address_a[4]
address_a[5] => altsyncram_97b4:auto_generated.address_a[5]
address_a[6] => altsyncram_97b4:auto_generated.address_a[6]
address_a[7] => altsyncram_97b4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97b4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_97b4:auto_generated.q_a[0]
q_a[1] <= altsyncram_97b4:auto_generated.q_a[1]
q_a[2] <= altsyncram_97b4:auto_generated.q_a[2]
q_a[3] <= altsyncram_97b4:auto_generated.q_a[3]
q_a[4] <= altsyncram_97b4:auto_generated.q_a[4]
q_a[5] <= altsyncram_97b4:auto_generated.q_a[5]
q_a[6] <= altsyncram_97b4:auto_generated.q_a[6]
q_a[7] <= altsyncram_97b4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|s_memory3:comb_7|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated
address_a[0] => altsyncram_kq83:altsyncram1.address_a[0]
address_a[1] => altsyncram_kq83:altsyncram1.address_a[1]
address_a[2] => altsyncram_kq83:altsyncram1.address_a[2]
address_a[3] => altsyncram_kq83:altsyncram1.address_a[3]
address_a[4] => altsyncram_kq83:altsyncram1.address_a[4]
address_a[5] => altsyncram_kq83:altsyncram1.address_a[5]
address_a[6] => altsyncram_kq83:altsyncram1.address_a[6]
address_a[7] => altsyncram_kq83:altsyncram1.address_a[7]
clock0 => altsyncram_kq83:altsyncram1.clock0
data_a[0] => altsyncram_kq83:altsyncram1.data_a[0]
data_a[1] => altsyncram_kq83:altsyncram1.data_a[1]
data_a[2] => altsyncram_kq83:altsyncram1.data_a[2]
data_a[3] => altsyncram_kq83:altsyncram1.data_a[3]
data_a[4] => altsyncram_kq83:altsyncram1.data_a[4]
data_a[5] => altsyncram_kq83:altsyncram1.data_a[5]
data_a[6] => altsyncram_kq83:altsyncram1.data_a[6]
data_a[7] => altsyncram_kq83:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kq83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kq83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kq83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kq83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kq83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kq83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kq83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kq83:altsyncram1.q_a[7]
wren_a => altsyncram_kq83:altsyncram1.wren_a


|ksa|s_memory3:comb_7|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|s_memory3:comb_7|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|s_memory3:comb_7|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|s_memory3:comb_7|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|e_memory3:comb_8
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|e_memory3:comb_8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1pe4:auto_generated.address_a[0]
address_a[1] => altsyncram_1pe4:auto_generated.address_a[1]
address_a[2] => altsyncram_1pe4:auto_generated.address_a[2]
address_a[3] => altsyncram_1pe4:auto_generated.address_a[3]
address_a[4] => altsyncram_1pe4:auto_generated.address_a[4]
address_a[5] => altsyncram_1pe4:auto_generated.address_a[5]
address_a[6] => altsyncram_1pe4:auto_generated.address_a[6]
address_a[7] => altsyncram_1pe4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1pe4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1pe4:auto_generated.q_a[0]
q_a[1] <= altsyncram_1pe4:auto_generated.q_a[1]
q_a[2] <= altsyncram_1pe4:auto_generated.q_a[2]
q_a[3] <= altsyncram_1pe4:auto_generated.q_a[3]
q_a[4] <= altsyncram_1pe4:auto_generated.q_a[4]
q_a[5] <= altsyncram_1pe4:auto_generated.q_a[5]
q_a[6] <= altsyncram_1pe4:auto_generated.q_a[6]
q_a[7] <= altsyncram_1pe4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|e_memory3:comb_8|altsyncram:altsyncram_component|altsyncram_1pe4:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ksa|s_memory4:comb_9
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|s_memory4:comb_9|altsyncram:altsyncram_component
wren_a => altsyncram_a7b4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a7b4:auto_generated.data_a[0]
data_a[1] => altsyncram_a7b4:auto_generated.data_a[1]
data_a[2] => altsyncram_a7b4:auto_generated.data_a[2]
data_a[3] => altsyncram_a7b4:auto_generated.data_a[3]
data_a[4] => altsyncram_a7b4:auto_generated.data_a[4]
data_a[5] => altsyncram_a7b4:auto_generated.data_a[5]
data_a[6] => altsyncram_a7b4:auto_generated.data_a[6]
data_a[7] => altsyncram_a7b4:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a7b4:auto_generated.address_a[0]
address_a[1] => altsyncram_a7b4:auto_generated.address_a[1]
address_a[2] => altsyncram_a7b4:auto_generated.address_a[2]
address_a[3] => altsyncram_a7b4:auto_generated.address_a[3]
address_a[4] => altsyncram_a7b4:auto_generated.address_a[4]
address_a[5] => altsyncram_a7b4:auto_generated.address_a[5]
address_a[6] => altsyncram_a7b4:auto_generated.address_a[6]
address_a[7] => altsyncram_a7b4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a7b4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a7b4:auto_generated.q_a[0]
q_a[1] <= altsyncram_a7b4:auto_generated.q_a[1]
q_a[2] <= altsyncram_a7b4:auto_generated.q_a[2]
q_a[3] <= altsyncram_a7b4:auto_generated.q_a[3]
q_a[4] <= altsyncram_a7b4:auto_generated.q_a[4]
q_a[5] <= altsyncram_a7b4:auto_generated.q_a[5]
q_a[6] <= altsyncram_a7b4:auto_generated.q_a[6]
q_a[7] <= altsyncram_a7b4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|s_memory4:comb_9|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated
address_a[0] => altsyncram_kq83:altsyncram1.address_a[0]
address_a[1] => altsyncram_kq83:altsyncram1.address_a[1]
address_a[2] => altsyncram_kq83:altsyncram1.address_a[2]
address_a[3] => altsyncram_kq83:altsyncram1.address_a[3]
address_a[4] => altsyncram_kq83:altsyncram1.address_a[4]
address_a[5] => altsyncram_kq83:altsyncram1.address_a[5]
address_a[6] => altsyncram_kq83:altsyncram1.address_a[6]
address_a[7] => altsyncram_kq83:altsyncram1.address_a[7]
clock0 => altsyncram_kq83:altsyncram1.clock0
data_a[0] => altsyncram_kq83:altsyncram1.data_a[0]
data_a[1] => altsyncram_kq83:altsyncram1.data_a[1]
data_a[2] => altsyncram_kq83:altsyncram1.data_a[2]
data_a[3] => altsyncram_kq83:altsyncram1.data_a[3]
data_a[4] => altsyncram_kq83:altsyncram1.data_a[4]
data_a[5] => altsyncram_kq83:altsyncram1.data_a[5]
data_a[6] => altsyncram_kq83:altsyncram1.data_a[6]
data_a[7] => altsyncram_kq83:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kq83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kq83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kq83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kq83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kq83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kq83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kq83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kq83:altsyncram1.q_a[7]
wren_a => altsyncram_kq83:altsyncram1.wren_a


|ksa|s_memory4:comb_9|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|s_memory4:comb_9|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|s_memory4:comb_9|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|s_memory4:comb_9|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|e_memory4:comb_10
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|e_memory4:comb_10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1pe4:auto_generated.address_a[0]
address_a[1] => altsyncram_1pe4:auto_generated.address_a[1]
address_a[2] => altsyncram_1pe4:auto_generated.address_a[2]
address_a[3] => altsyncram_1pe4:auto_generated.address_a[3]
address_a[4] => altsyncram_1pe4:auto_generated.address_a[4]
address_a[5] => altsyncram_1pe4:auto_generated.address_a[5]
address_a[6] => altsyncram_1pe4:auto_generated.address_a[6]
address_a[7] => altsyncram_1pe4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1pe4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1pe4:auto_generated.q_a[0]
q_a[1] <= altsyncram_1pe4:auto_generated.q_a[1]
q_a[2] <= altsyncram_1pe4:auto_generated.q_a[2]
q_a[3] <= altsyncram_1pe4:auto_generated.q_a[3]
q_a[4] <= altsyncram_1pe4:auto_generated.q_a[4]
q_a[5] <= altsyncram_1pe4:auto_generated.q_a[5]
q_a[6] <= altsyncram_1pe4:auto_generated.q_a[6]
q_a[7] <= altsyncram_1pe4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|e_memory4:comb_10|altsyncram:altsyncram_component|altsyncram_1pe4:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ksa|search_core:s_core1
CLOCK_50 => foundStatus[0]~reg0.CLK
CLOCK_50 => foundStatus[1]~reg0.CLK
CLOCK_50 => e_element[0].CLK
CLOCK_50 => e_element[1].CLK
CLOCK_50 => e_element[2].CLK
CLOCK_50 => e_element[3].CLK
CLOCK_50 => e_element[4].CLK
CLOCK_50 => e_element[5].CLK
CLOCK_50 => e_element[6].CLK
CLOCK_50 => e_element[7].CLK
CLOCK_50 => address_e[0]~reg0.CLK
CLOCK_50 => address_e[1]~reg0.CLK
CLOCK_50 => address_e[2]~reg0.CLK
CLOCK_50 => address_e[3]~reg0.CLK
CLOCK_50 => address_e[4]~reg0.CLK
CLOCK_50 => address_e[5]~reg0.CLK
CLOCK_50 => address_e[6]~reg0.CLK
CLOCK_50 => address_e[7]~reg0.CLK
CLOCK_50 => f[0].CLK
CLOCK_50 => f[1].CLK
CLOCK_50 => f[2].CLK
CLOCK_50 => f[3].CLK
CLOCK_50 => f[4].CLK
CLOCK_50 => f[5].CLK
CLOCK_50 => f[6].CLK
CLOCK_50 => f[7].CLK
CLOCK_50 => address_f[0].CLK
CLOCK_50 => address_f[1].CLK
CLOCK_50 => address_f[2].CLK
CLOCK_50 => address_f[3].CLK
CLOCK_50 => address_f[4].CLK
CLOCK_50 => address_f[5].CLK
CLOCK_50 => address_f[6].CLK
CLOCK_50 => address_f[7].CLK
CLOCK_50 => k[0].CLK
CLOCK_50 => k[1].CLK
CLOCK_50 => k[2].CLK
CLOCK_50 => k[3].CLK
CLOCK_50 => k[4].CLK
CLOCK_50 => k[5].CLK
CLOCK_50 => k[6].CLK
CLOCK_50 => k[7].CLK
CLOCK_50 => j_element[0].CLK
CLOCK_50 => j_element[1].CLK
CLOCK_50 => j_element[2].CLK
CLOCK_50 => j_element[3].CLK
CLOCK_50 => j_element[4].CLK
CLOCK_50 => j_element[5].CLK
CLOCK_50 => j_element[6].CLK
CLOCK_50 => j_element[7].CLK
CLOCK_50 => i_element[0].CLK
CLOCK_50 => i_element[1].CLK
CLOCK_50 => i_element[2].CLK
CLOCK_50 => i_element[3].CLK
CLOCK_50 => i_element[4].CLK
CLOCK_50 => i_element[5].CLK
CLOCK_50 => i_element[6].CLK
CLOCK_50 => i_element[7].CLK
CLOCK_50 => key[0].CLK
CLOCK_50 => key[1].CLK
CLOCK_50 => key[2].CLK
CLOCK_50 => key[3].CLK
CLOCK_50 => key[4].CLK
CLOCK_50 => key[5].CLK
CLOCK_50 => key[6].CLK
CLOCK_50 => key[7].CLK
CLOCK_50 => key_element[0].CLK
CLOCK_50 => key_element[1].CLK
CLOCK_50 => key_element[2].CLK
CLOCK_50 => key_element[3].CLK
CLOCK_50 => key_element[4].CLK
CLOCK_50 => key_element[5].CLK
CLOCK_50 => key_element[6].CLK
CLOCK_50 => key_element[7].CLK
CLOCK_50 => j[0].CLK
CLOCK_50 => j[1].CLK
CLOCK_50 => j[2].CLK
CLOCK_50 => j[3].CLK
CLOCK_50 => j[4].CLK
CLOCK_50 => j[5].CLK
CLOCK_50 => j[6].CLK
CLOCK_50 => j[7].CLK
CLOCK_50 => data[0]~reg0.CLK
CLOCK_50 => data[1]~reg0.CLK
CLOCK_50 => data[2]~reg0.CLK
CLOCK_50 => data[3]~reg0.CLK
CLOCK_50 => data[4]~reg0.CLK
CLOCK_50 => data[5]~reg0.CLK
CLOCK_50 => data[6]~reg0.CLK
CLOCK_50 => data[7]~reg0.CLK
CLOCK_50 => address[0]~reg0.CLK
CLOCK_50 => address[1]~reg0.CLK
CLOCK_50 => address[2]~reg0.CLK
CLOCK_50 => address[3]~reg0.CLK
CLOCK_50 => address[4]~reg0.CLK
CLOCK_50 => address[5]~reg0.CLK
CLOCK_50 => address[6]~reg0.CLK
CLOCK_50 => address[7]~reg0.CLK
CLOCK_50 => wren~reg0.CLK
CLOCK_50 => secretKey[0]~reg0.CLK
CLOCK_50 => secretKey[1]~reg0.CLK
CLOCK_50 => secretKey[2]~reg0.CLK
CLOCK_50 => secretKey[3]~reg0.CLK
CLOCK_50 => secretKey[4]~reg0.CLK
CLOCK_50 => secretKey[5]~reg0.CLK
CLOCK_50 => secretKey[6]~reg0.CLK
CLOCK_50 => secretKey[7]~reg0.CLK
CLOCK_50 => secretKey[8]~reg0.CLK
CLOCK_50 => secretKey[9]~reg0.CLK
CLOCK_50 => secretKey[10]~reg0.CLK
CLOCK_50 => secretKey[11]~reg0.CLK
CLOCK_50 => secretKey[12]~reg0.CLK
CLOCK_50 => secretKey[13]~reg0.CLK
CLOCK_50 => secretKey[14]~reg0.CLK
CLOCK_50 => secretKey[15]~reg0.CLK
CLOCK_50 => secretKey[16]~reg0.CLK
CLOCK_50 => secretKey[17]~reg0.CLK
CLOCK_50 => secretKey[18]~reg0.CLK
CLOCK_50 => secretKey[19]~reg0.CLK
CLOCK_50 => secretKey[20]~reg0.CLK
CLOCK_50 => secretKey[21]~reg0.CLK
CLOCK_50 => secretKey[22]~reg0.CLK
CLOCK_50 => secretKey[23]~reg0.CLK
CLOCK_50 => i[0].CLK
CLOCK_50 => i[1].CLK
CLOCK_50 => i[2].CLK
CLOCK_50 => i[3].CLK
CLOCK_50 => i[4].CLK
CLOCK_50 => i[5].CLK
CLOCK_50 => i[6].CLK
CLOCK_50 => i[7].CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => state[2].CLK
CLOCK_50 => state[3].CLK
CLOCK_50 => state[4].CLK
CLOCK_50 => state[5].CLK
CLOCK_50 => state[6].CLK
CLOCK_50 => state[7].CLK
CLOCK_50 => state[8].CLK
CLOCK_50 => state[9].CLK
CLOCK_50 => state[10].CLK
CLOCK_50 => state[11].CLK
CLOCK_50 => state[12].CLK
CLOCK_50 => state[13].CLK
CLOCK_50 => state[14].CLK
CLOCK_50 => state[15].CLK
CLOCK_50 => state[16].CLK
CLOCK_50 => state[17].CLK
CLOCK_50 => state[18].CLK
CLOCK_50 => state[19].CLK
CLOCK_50 => state[20].CLK
CLOCK_50 => state[21].CLK
CLOCK_50 => state[22].CLK
CLOCK_50 => state[23].CLK
CLOCK_50 => state[24].CLK
CLOCK_50 => state[25].CLK
CLOCK_50 => state[26].CLK
CLOCK_50 => state[27].CLK
CLOCK_50 => state[28].CLK
CLOCK_50 => state[29].CLK
CLOCK_50 => state[30].CLK
CLOCK_50 => state[31].CLK
reset => foundStatus[0].OUTPUTSELECT
reset => foundStatus[1].OUTPUTSELECT
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].PRESET
reset => state[2].PRESET
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].PRESET
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
reset => state[24].ACLR
reset => state[25].ACLR
reset => state[26].ACLR
reset => state[27].ACLR
reset => state[28].ACLR
reset => state[29].ACLR
reset => state[30].ACLR
reset => state[31].ACLR
reset => secretKey[23]~reg0.ENA
reset => secretKey[22]~reg0.ENA
reset => secretKey[21]~reg0.ENA
reset => secretKey[20]~reg0.ENA
reset => secretKey[19]~reg0.ENA
reset => secretKey[18]~reg0.ENA
reset => secretKey[17]~reg0.ENA
reset => secretKey[16]~reg0.ENA
reset => secretKey[15]~reg0.ENA
reset => secretKey[14]~reg0.ENA
reset => secretKey[13]~reg0.ENA
reset => secretKey[12]~reg0.ENA
reset => secretKey[11]~reg0.ENA
reset => secretKey[10]~reg0.ENA
reset => secretKey[9]~reg0.ENA
reset => secretKey[8]~reg0.ENA
reset => secretKey[7]~reg0.ENA
reset => secretKey[6]~reg0.ENA
reset => secretKey[5]~reg0.ENA
reset => secretKey[4]~reg0.ENA
reset => secretKey[3]~reg0.ENA
reset => secretKey[2]~reg0.ENA
reset => secretKey[1]~reg0.ENA
reset => secretKey[0]~reg0.ENA
reset => wren~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
reset => data[0]~reg0.ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => key_element[7].ENA
reset => key_element[6].ENA
reset => key_element[5].ENA
reset => key_element[4].ENA
reset => key_element[3].ENA
reset => key_element[2].ENA
reset => key_element[1].ENA
reset => key_element[0].ENA
reset => key[7].ENA
reset => key[6].ENA
reset => key[5].ENA
reset => key[4].ENA
reset => key[3].ENA
reset => key[2].ENA
reset => key[1].ENA
reset => key[0].ENA
reset => i_element[7].ENA
reset => i_element[6].ENA
reset => i_element[5].ENA
reset => i_element[4].ENA
reset => i_element[3].ENA
reset => i_element[2].ENA
reset => i_element[1].ENA
reset => i_element[0].ENA
reset => j_element[7].ENA
reset => j_element[6].ENA
reset => j_element[5].ENA
reset => j_element[4].ENA
reset => j_element[3].ENA
reset => j_element[2].ENA
reset => j_element[1].ENA
reset => j_element[0].ENA
reset => k[7].ENA
reset => k[6].ENA
reset => k[5].ENA
reset => k[4].ENA
reset => k[3].ENA
reset => k[2].ENA
reset => k[1].ENA
reset => k[0].ENA
reset => address_f[7].ENA
reset => address_f[6].ENA
reset => address_f[5].ENA
reset => address_f[4].ENA
reset => address_f[3].ENA
reset => address_f[2].ENA
reset => address_f[1].ENA
reset => address_f[0].ENA
reset => f[7].ENA
reset => f[6].ENA
reset => f[5].ENA
reset => f[4].ENA
reset => f[3].ENA
reset => f[2].ENA
reset => f[1].ENA
reset => f[0].ENA
reset => address_e[7]~reg0.ENA
reset => address_e[6]~reg0.ENA
reset => address_e[5]~reg0.ENA
reset => address_e[4]~reg0.ENA
reset => address_e[3]~reg0.ENA
reset => address_e[2]~reg0.ENA
reset => address_e[1]~reg0.ENA
reset => address_e[0]~reg0.ENA
reset => e_element[7].ENA
reset => e_element[6].ENA
reset => e_element[5].ENA
reset => e_element[4].ENA
reset => e_element[3].ENA
reset => e_element[2].ENA
reset => e_element[1].ENA
reset => e_element[0].ENA
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => wren.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => state[31].ENA
stop => state[30].ENA
stop => state[29].ENA
stop => state[28].ENA
stop => state[27].ENA
stop => state[26].ENA
stop => state[25].ENA
stop => state[24].ENA
stop => state[23].ENA
stop => state[22].ENA
stop => state[21].ENA
stop => state[20].ENA
stop => state[19].ENA
stop => state[18].ENA
stop => state[17].ENA
stop => state[16].ENA
stop => state[15].ENA
stop => state[14].ENA
stop => state[13].ENA
stop => state[12].ENA
stop => state[11].ENA
stop => state[10].ENA
stop => state[9].ENA
stop => state[8].ENA
stop => state[7].ENA
stop => state[6].ENA
stop => state[5].ENA
stop => state[4].ENA
stop => state[3].ENA
stop => state[2].ENA
stop => state[1].ENA
stop => state[0].ENA
stop => i[7].ENA
stop => i[6].ENA
stop => i[5].ENA
stop => i[4].ENA
stop => i[3].ENA
stop => i[2].ENA
stop => i[1].ENA
stop => i[0].ENA
startKey[0] => secretKey.DATAB
startKey[1] => secretKey.DATAB
startKey[2] => Selector21.IN4
startKey[3] => Selector20.IN4
startKey[4] => Selector19.IN4
startKey[5] => Selector18.IN4
startKey[6] => Selector17.IN4
startKey[7] => Selector16.IN4
startKey[8] => Selector15.IN4
startKey[9] => Selector14.IN4
startKey[10] => Selector13.IN4
startKey[11] => Selector12.IN4
startKey[12] => Selector11.IN4
startKey[13] => Selector10.IN4
startKey[14] => Selector9.IN4
startKey[15] => Selector8.IN4
startKey[16] => Selector7.IN4
startKey[17] => Selector6.IN4
startKey[18] => Selector5.IN4
startKey[19] => Selector4.IN4
startKey[20] => Selector3.IN4
startKey[21] => Selector2.IN4
startKey[22] => Selector1.IN4
startKey[23] => Selector0.IN4
secretKey[0] <= secretKey[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[1] <= secretKey[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[2] <= secretKey[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[3] <= secretKey[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[4] <= secretKey[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[5] <= secretKey[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[6] <= secretKey[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[7] <= secretKey[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[8] <= secretKey[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[9] <= secretKey[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[10] <= secretKey[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[11] <= secretKey[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[12] <= secretKey[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[13] <= secretKey[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[14] <= secretKey[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[15] <= secretKey[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[16] <= secretKey[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[17] <= secretKey[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[18] <= secretKey[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[19] <= secretKey[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[20] <= secretKey[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[21] <= secretKey[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[22] <= secretKey[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[23] <= secretKey[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
foundStatus[0] <> foundStatus[0]~reg0
foundStatus[1] <> foundStatus[1]~reg0
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Add1.IN8
q[0] => i_element.DATAB
q[0] => j_element.DATAB
q[0] => f.DATAB
q[1] => Add1.IN7
q[1] => i_element.DATAB
q[1] => j_element.DATAB
q[1] => f.DATAB
q[2] => Add1.IN6
q[2] => i_element.DATAB
q[2] => j_element.DATAB
q[2] => f.DATAB
q[3] => Add1.IN5
q[3] => i_element.DATAB
q[3] => j_element.DATAB
q[3] => f.DATAB
q[4] => Add1.IN4
q[4] => i_element.DATAB
q[4] => j_element.DATAB
q[4] => f.DATAB
q[5] => Add1.IN3
q[5] => i_element.DATAB
q[5] => j_element.DATAB
q[5] => f.DATAB
q[6] => Add1.IN2
q[6] => i_element.DATAB
q[6] => j_element.DATAB
q[6] => f.DATAB
q[7] => Add1.IN1
q[7] => i_element.DATAB
q[7] => j_element.DATAB
q[7] => f.DATAB
address_e[0] <= address_e[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[1] <= address_e[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[2] <= address_e[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[3] <= address_e[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[4] <= address_e[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[5] <= address_e[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[6] <= address_e[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[7] <= address_e[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_e[0] => e_element.DATAB
q_e[1] => e_element.DATAB
q_e[2] => e_element.DATAB
q_e[3] => e_element.DATAB
q_e[4] => e_element.DATAB
q_e[5] => e_element.DATAB
q_e[6] => e_element.DATAB
q_e[7] => e_element.DATAB


|ksa|search_core:s_core2
CLOCK_50 => foundStatus[0]~reg0.CLK
CLOCK_50 => foundStatus[1]~reg0.CLK
CLOCK_50 => e_element[0].CLK
CLOCK_50 => e_element[1].CLK
CLOCK_50 => e_element[2].CLK
CLOCK_50 => e_element[3].CLK
CLOCK_50 => e_element[4].CLK
CLOCK_50 => e_element[5].CLK
CLOCK_50 => e_element[6].CLK
CLOCK_50 => e_element[7].CLK
CLOCK_50 => address_e[0]~reg0.CLK
CLOCK_50 => address_e[1]~reg0.CLK
CLOCK_50 => address_e[2]~reg0.CLK
CLOCK_50 => address_e[3]~reg0.CLK
CLOCK_50 => address_e[4]~reg0.CLK
CLOCK_50 => address_e[5]~reg0.CLK
CLOCK_50 => address_e[6]~reg0.CLK
CLOCK_50 => address_e[7]~reg0.CLK
CLOCK_50 => f[0].CLK
CLOCK_50 => f[1].CLK
CLOCK_50 => f[2].CLK
CLOCK_50 => f[3].CLK
CLOCK_50 => f[4].CLK
CLOCK_50 => f[5].CLK
CLOCK_50 => f[6].CLK
CLOCK_50 => f[7].CLK
CLOCK_50 => address_f[0].CLK
CLOCK_50 => address_f[1].CLK
CLOCK_50 => address_f[2].CLK
CLOCK_50 => address_f[3].CLK
CLOCK_50 => address_f[4].CLK
CLOCK_50 => address_f[5].CLK
CLOCK_50 => address_f[6].CLK
CLOCK_50 => address_f[7].CLK
CLOCK_50 => k[0].CLK
CLOCK_50 => k[1].CLK
CLOCK_50 => k[2].CLK
CLOCK_50 => k[3].CLK
CLOCK_50 => k[4].CLK
CLOCK_50 => k[5].CLK
CLOCK_50 => k[6].CLK
CLOCK_50 => k[7].CLK
CLOCK_50 => j_element[0].CLK
CLOCK_50 => j_element[1].CLK
CLOCK_50 => j_element[2].CLK
CLOCK_50 => j_element[3].CLK
CLOCK_50 => j_element[4].CLK
CLOCK_50 => j_element[5].CLK
CLOCK_50 => j_element[6].CLK
CLOCK_50 => j_element[7].CLK
CLOCK_50 => i_element[0].CLK
CLOCK_50 => i_element[1].CLK
CLOCK_50 => i_element[2].CLK
CLOCK_50 => i_element[3].CLK
CLOCK_50 => i_element[4].CLK
CLOCK_50 => i_element[5].CLK
CLOCK_50 => i_element[6].CLK
CLOCK_50 => i_element[7].CLK
CLOCK_50 => key[0].CLK
CLOCK_50 => key[1].CLK
CLOCK_50 => key[2].CLK
CLOCK_50 => key[3].CLK
CLOCK_50 => key[4].CLK
CLOCK_50 => key[5].CLK
CLOCK_50 => key[6].CLK
CLOCK_50 => key[7].CLK
CLOCK_50 => key_element[0].CLK
CLOCK_50 => key_element[1].CLK
CLOCK_50 => key_element[2].CLK
CLOCK_50 => key_element[3].CLK
CLOCK_50 => key_element[4].CLK
CLOCK_50 => key_element[5].CLK
CLOCK_50 => key_element[6].CLK
CLOCK_50 => key_element[7].CLK
CLOCK_50 => j[0].CLK
CLOCK_50 => j[1].CLK
CLOCK_50 => j[2].CLK
CLOCK_50 => j[3].CLK
CLOCK_50 => j[4].CLK
CLOCK_50 => j[5].CLK
CLOCK_50 => j[6].CLK
CLOCK_50 => j[7].CLK
CLOCK_50 => data[0]~reg0.CLK
CLOCK_50 => data[1]~reg0.CLK
CLOCK_50 => data[2]~reg0.CLK
CLOCK_50 => data[3]~reg0.CLK
CLOCK_50 => data[4]~reg0.CLK
CLOCK_50 => data[5]~reg0.CLK
CLOCK_50 => data[6]~reg0.CLK
CLOCK_50 => data[7]~reg0.CLK
CLOCK_50 => address[0]~reg0.CLK
CLOCK_50 => address[1]~reg0.CLK
CLOCK_50 => address[2]~reg0.CLK
CLOCK_50 => address[3]~reg0.CLK
CLOCK_50 => address[4]~reg0.CLK
CLOCK_50 => address[5]~reg0.CLK
CLOCK_50 => address[6]~reg0.CLK
CLOCK_50 => address[7]~reg0.CLK
CLOCK_50 => wren~reg0.CLK
CLOCK_50 => secretKey[0]~reg0.CLK
CLOCK_50 => secretKey[1]~reg0.CLK
CLOCK_50 => secretKey[2]~reg0.CLK
CLOCK_50 => secretKey[3]~reg0.CLK
CLOCK_50 => secretKey[4]~reg0.CLK
CLOCK_50 => secretKey[5]~reg0.CLK
CLOCK_50 => secretKey[6]~reg0.CLK
CLOCK_50 => secretKey[7]~reg0.CLK
CLOCK_50 => secretKey[8]~reg0.CLK
CLOCK_50 => secretKey[9]~reg0.CLK
CLOCK_50 => secretKey[10]~reg0.CLK
CLOCK_50 => secretKey[11]~reg0.CLK
CLOCK_50 => secretKey[12]~reg0.CLK
CLOCK_50 => secretKey[13]~reg0.CLK
CLOCK_50 => secretKey[14]~reg0.CLK
CLOCK_50 => secretKey[15]~reg0.CLK
CLOCK_50 => secretKey[16]~reg0.CLK
CLOCK_50 => secretKey[17]~reg0.CLK
CLOCK_50 => secretKey[18]~reg0.CLK
CLOCK_50 => secretKey[19]~reg0.CLK
CLOCK_50 => secretKey[20]~reg0.CLK
CLOCK_50 => secretKey[21]~reg0.CLK
CLOCK_50 => secretKey[22]~reg0.CLK
CLOCK_50 => secretKey[23]~reg0.CLK
CLOCK_50 => i[0].CLK
CLOCK_50 => i[1].CLK
CLOCK_50 => i[2].CLK
CLOCK_50 => i[3].CLK
CLOCK_50 => i[4].CLK
CLOCK_50 => i[5].CLK
CLOCK_50 => i[6].CLK
CLOCK_50 => i[7].CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => state[2].CLK
CLOCK_50 => state[3].CLK
CLOCK_50 => state[4].CLK
CLOCK_50 => state[5].CLK
CLOCK_50 => state[6].CLK
CLOCK_50 => state[7].CLK
CLOCK_50 => state[8].CLK
CLOCK_50 => state[9].CLK
CLOCK_50 => state[10].CLK
CLOCK_50 => state[11].CLK
CLOCK_50 => state[12].CLK
CLOCK_50 => state[13].CLK
CLOCK_50 => state[14].CLK
CLOCK_50 => state[15].CLK
CLOCK_50 => state[16].CLK
CLOCK_50 => state[17].CLK
CLOCK_50 => state[18].CLK
CLOCK_50 => state[19].CLK
CLOCK_50 => state[20].CLK
CLOCK_50 => state[21].CLK
CLOCK_50 => state[22].CLK
CLOCK_50 => state[23].CLK
CLOCK_50 => state[24].CLK
CLOCK_50 => state[25].CLK
CLOCK_50 => state[26].CLK
CLOCK_50 => state[27].CLK
CLOCK_50 => state[28].CLK
CLOCK_50 => state[29].CLK
CLOCK_50 => state[30].CLK
CLOCK_50 => state[31].CLK
reset => foundStatus[0].OUTPUTSELECT
reset => foundStatus[1].OUTPUTSELECT
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].PRESET
reset => state[2].PRESET
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].PRESET
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
reset => state[24].ACLR
reset => state[25].ACLR
reset => state[26].ACLR
reset => state[27].ACLR
reset => state[28].ACLR
reset => state[29].ACLR
reset => state[30].ACLR
reset => state[31].ACLR
reset => secretKey[23]~reg0.ENA
reset => secretKey[22]~reg0.ENA
reset => secretKey[21]~reg0.ENA
reset => secretKey[20]~reg0.ENA
reset => secretKey[19]~reg0.ENA
reset => secretKey[18]~reg0.ENA
reset => secretKey[17]~reg0.ENA
reset => secretKey[16]~reg0.ENA
reset => secretKey[15]~reg0.ENA
reset => secretKey[14]~reg0.ENA
reset => secretKey[13]~reg0.ENA
reset => secretKey[12]~reg0.ENA
reset => secretKey[11]~reg0.ENA
reset => secretKey[10]~reg0.ENA
reset => secretKey[9]~reg0.ENA
reset => secretKey[8]~reg0.ENA
reset => secretKey[7]~reg0.ENA
reset => secretKey[6]~reg0.ENA
reset => secretKey[5]~reg0.ENA
reset => secretKey[4]~reg0.ENA
reset => secretKey[3]~reg0.ENA
reset => secretKey[2]~reg0.ENA
reset => secretKey[1]~reg0.ENA
reset => secretKey[0]~reg0.ENA
reset => wren~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
reset => data[0]~reg0.ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => key_element[7].ENA
reset => key_element[6].ENA
reset => key_element[5].ENA
reset => key_element[4].ENA
reset => key_element[3].ENA
reset => key_element[2].ENA
reset => key_element[1].ENA
reset => key_element[0].ENA
reset => key[7].ENA
reset => key[6].ENA
reset => key[5].ENA
reset => key[4].ENA
reset => key[3].ENA
reset => key[2].ENA
reset => key[1].ENA
reset => key[0].ENA
reset => i_element[7].ENA
reset => i_element[6].ENA
reset => i_element[5].ENA
reset => i_element[4].ENA
reset => i_element[3].ENA
reset => i_element[2].ENA
reset => i_element[1].ENA
reset => i_element[0].ENA
reset => j_element[7].ENA
reset => j_element[6].ENA
reset => j_element[5].ENA
reset => j_element[4].ENA
reset => j_element[3].ENA
reset => j_element[2].ENA
reset => j_element[1].ENA
reset => j_element[0].ENA
reset => k[7].ENA
reset => k[6].ENA
reset => k[5].ENA
reset => k[4].ENA
reset => k[3].ENA
reset => k[2].ENA
reset => k[1].ENA
reset => k[0].ENA
reset => address_f[7].ENA
reset => address_f[6].ENA
reset => address_f[5].ENA
reset => address_f[4].ENA
reset => address_f[3].ENA
reset => address_f[2].ENA
reset => address_f[1].ENA
reset => address_f[0].ENA
reset => f[7].ENA
reset => f[6].ENA
reset => f[5].ENA
reset => f[4].ENA
reset => f[3].ENA
reset => f[2].ENA
reset => f[1].ENA
reset => f[0].ENA
reset => address_e[7]~reg0.ENA
reset => address_e[6]~reg0.ENA
reset => address_e[5]~reg0.ENA
reset => address_e[4]~reg0.ENA
reset => address_e[3]~reg0.ENA
reset => address_e[2]~reg0.ENA
reset => address_e[1]~reg0.ENA
reset => address_e[0]~reg0.ENA
reset => e_element[7].ENA
reset => e_element[6].ENA
reset => e_element[5].ENA
reset => e_element[4].ENA
reset => e_element[3].ENA
reset => e_element[2].ENA
reset => e_element[1].ENA
reset => e_element[0].ENA
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => wren.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => state[31].ENA
stop => state[30].ENA
stop => state[29].ENA
stop => state[28].ENA
stop => state[27].ENA
stop => state[26].ENA
stop => state[25].ENA
stop => state[24].ENA
stop => state[23].ENA
stop => state[22].ENA
stop => state[21].ENA
stop => state[20].ENA
stop => state[19].ENA
stop => state[18].ENA
stop => state[17].ENA
stop => state[16].ENA
stop => state[15].ENA
stop => state[14].ENA
stop => state[13].ENA
stop => state[12].ENA
stop => state[11].ENA
stop => state[10].ENA
stop => state[9].ENA
stop => state[8].ENA
stop => state[7].ENA
stop => state[6].ENA
stop => state[5].ENA
stop => state[4].ENA
stop => state[3].ENA
stop => state[2].ENA
stop => state[1].ENA
stop => state[0].ENA
stop => i[7].ENA
stop => i[6].ENA
stop => i[5].ENA
stop => i[4].ENA
stop => i[3].ENA
stop => i[2].ENA
stop => i[1].ENA
stop => i[0].ENA
startKey[0] => secretKey.DATAB
startKey[1] => secretKey.DATAB
startKey[2] => Selector21.IN4
startKey[3] => Selector20.IN4
startKey[4] => Selector19.IN4
startKey[5] => Selector18.IN4
startKey[6] => Selector17.IN4
startKey[7] => Selector16.IN4
startKey[8] => Selector15.IN4
startKey[9] => Selector14.IN4
startKey[10] => Selector13.IN4
startKey[11] => Selector12.IN4
startKey[12] => Selector11.IN4
startKey[13] => Selector10.IN4
startKey[14] => Selector9.IN4
startKey[15] => Selector8.IN4
startKey[16] => Selector7.IN4
startKey[17] => Selector6.IN4
startKey[18] => Selector5.IN4
startKey[19] => Selector4.IN4
startKey[20] => Selector3.IN4
startKey[21] => Selector2.IN4
startKey[22] => Selector1.IN4
startKey[23] => Selector0.IN4
secretKey[0] <= secretKey[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[1] <= secretKey[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[2] <= secretKey[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[3] <= secretKey[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[4] <= secretKey[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[5] <= secretKey[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[6] <= secretKey[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[7] <= secretKey[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[8] <= secretKey[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[9] <= secretKey[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[10] <= secretKey[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[11] <= secretKey[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[12] <= secretKey[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[13] <= secretKey[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[14] <= secretKey[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[15] <= secretKey[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[16] <= secretKey[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[17] <= secretKey[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[18] <= secretKey[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[19] <= secretKey[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[20] <= secretKey[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[21] <= secretKey[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[22] <= secretKey[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[23] <= secretKey[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
foundStatus[0] <> foundStatus[0]~reg0
foundStatus[1] <> foundStatus[1]~reg0
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Add1.IN8
q[0] => i_element.DATAB
q[0] => j_element.DATAB
q[0] => f.DATAB
q[1] => Add1.IN7
q[1] => i_element.DATAB
q[1] => j_element.DATAB
q[1] => f.DATAB
q[2] => Add1.IN6
q[2] => i_element.DATAB
q[2] => j_element.DATAB
q[2] => f.DATAB
q[3] => Add1.IN5
q[3] => i_element.DATAB
q[3] => j_element.DATAB
q[3] => f.DATAB
q[4] => Add1.IN4
q[4] => i_element.DATAB
q[4] => j_element.DATAB
q[4] => f.DATAB
q[5] => Add1.IN3
q[5] => i_element.DATAB
q[5] => j_element.DATAB
q[5] => f.DATAB
q[6] => Add1.IN2
q[6] => i_element.DATAB
q[6] => j_element.DATAB
q[6] => f.DATAB
q[7] => Add1.IN1
q[7] => i_element.DATAB
q[7] => j_element.DATAB
q[7] => f.DATAB
address_e[0] <= address_e[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[1] <= address_e[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[2] <= address_e[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[3] <= address_e[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[4] <= address_e[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[5] <= address_e[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[6] <= address_e[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[7] <= address_e[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_e[0] => e_element.DATAB
q_e[1] => e_element.DATAB
q_e[2] => e_element.DATAB
q_e[3] => e_element.DATAB
q_e[4] => e_element.DATAB
q_e[5] => e_element.DATAB
q_e[6] => e_element.DATAB
q_e[7] => e_element.DATAB


|ksa|search_core:s_core3
CLOCK_50 => foundStatus[0]~reg0.CLK
CLOCK_50 => foundStatus[1]~reg0.CLK
CLOCK_50 => e_element[0].CLK
CLOCK_50 => e_element[1].CLK
CLOCK_50 => e_element[2].CLK
CLOCK_50 => e_element[3].CLK
CLOCK_50 => e_element[4].CLK
CLOCK_50 => e_element[5].CLK
CLOCK_50 => e_element[6].CLK
CLOCK_50 => e_element[7].CLK
CLOCK_50 => address_e[0]~reg0.CLK
CLOCK_50 => address_e[1]~reg0.CLK
CLOCK_50 => address_e[2]~reg0.CLK
CLOCK_50 => address_e[3]~reg0.CLK
CLOCK_50 => address_e[4]~reg0.CLK
CLOCK_50 => address_e[5]~reg0.CLK
CLOCK_50 => address_e[6]~reg0.CLK
CLOCK_50 => address_e[7]~reg0.CLK
CLOCK_50 => f[0].CLK
CLOCK_50 => f[1].CLK
CLOCK_50 => f[2].CLK
CLOCK_50 => f[3].CLK
CLOCK_50 => f[4].CLK
CLOCK_50 => f[5].CLK
CLOCK_50 => f[6].CLK
CLOCK_50 => f[7].CLK
CLOCK_50 => address_f[0].CLK
CLOCK_50 => address_f[1].CLK
CLOCK_50 => address_f[2].CLK
CLOCK_50 => address_f[3].CLK
CLOCK_50 => address_f[4].CLK
CLOCK_50 => address_f[5].CLK
CLOCK_50 => address_f[6].CLK
CLOCK_50 => address_f[7].CLK
CLOCK_50 => k[0].CLK
CLOCK_50 => k[1].CLK
CLOCK_50 => k[2].CLK
CLOCK_50 => k[3].CLK
CLOCK_50 => k[4].CLK
CLOCK_50 => k[5].CLK
CLOCK_50 => k[6].CLK
CLOCK_50 => k[7].CLK
CLOCK_50 => j_element[0].CLK
CLOCK_50 => j_element[1].CLK
CLOCK_50 => j_element[2].CLK
CLOCK_50 => j_element[3].CLK
CLOCK_50 => j_element[4].CLK
CLOCK_50 => j_element[5].CLK
CLOCK_50 => j_element[6].CLK
CLOCK_50 => j_element[7].CLK
CLOCK_50 => i_element[0].CLK
CLOCK_50 => i_element[1].CLK
CLOCK_50 => i_element[2].CLK
CLOCK_50 => i_element[3].CLK
CLOCK_50 => i_element[4].CLK
CLOCK_50 => i_element[5].CLK
CLOCK_50 => i_element[6].CLK
CLOCK_50 => i_element[7].CLK
CLOCK_50 => key[0].CLK
CLOCK_50 => key[1].CLK
CLOCK_50 => key[2].CLK
CLOCK_50 => key[3].CLK
CLOCK_50 => key[4].CLK
CLOCK_50 => key[5].CLK
CLOCK_50 => key[6].CLK
CLOCK_50 => key[7].CLK
CLOCK_50 => key_element[0].CLK
CLOCK_50 => key_element[1].CLK
CLOCK_50 => key_element[2].CLK
CLOCK_50 => key_element[3].CLK
CLOCK_50 => key_element[4].CLK
CLOCK_50 => key_element[5].CLK
CLOCK_50 => key_element[6].CLK
CLOCK_50 => key_element[7].CLK
CLOCK_50 => j[0].CLK
CLOCK_50 => j[1].CLK
CLOCK_50 => j[2].CLK
CLOCK_50 => j[3].CLK
CLOCK_50 => j[4].CLK
CLOCK_50 => j[5].CLK
CLOCK_50 => j[6].CLK
CLOCK_50 => j[7].CLK
CLOCK_50 => data[0]~reg0.CLK
CLOCK_50 => data[1]~reg0.CLK
CLOCK_50 => data[2]~reg0.CLK
CLOCK_50 => data[3]~reg0.CLK
CLOCK_50 => data[4]~reg0.CLK
CLOCK_50 => data[5]~reg0.CLK
CLOCK_50 => data[6]~reg0.CLK
CLOCK_50 => data[7]~reg0.CLK
CLOCK_50 => address[0]~reg0.CLK
CLOCK_50 => address[1]~reg0.CLK
CLOCK_50 => address[2]~reg0.CLK
CLOCK_50 => address[3]~reg0.CLK
CLOCK_50 => address[4]~reg0.CLK
CLOCK_50 => address[5]~reg0.CLK
CLOCK_50 => address[6]~reg0.CLK
CLOCK_50 => address[7]~reg0.CLK
CLOCK_50 => wren~reg0.CLK
CLOCK_50 => secretKey[0]~reg0.CLK
CLOCK_50 => secretKey[1]~reg0.CLK
CLOCK_50 => secretKey[2]~reg0.CLK
CLOCK_50 => secretKey[3]~reg0.CLK
CLOCK_50 => secretKey[4]~reg0.CLK
CLOCK_50 => secretKey[5]~reg0.CLK
CLOCK_50 => secretKey[6]~reg0.CLK
CLOCK_50 => secretKey[7]~reg0.CLK
CLOCK_50 => secretKey[8]~reg0.CLK
CLOCK_50 => secretKey[9]~reg0.CLK
CLOCK_50 => secretKey[10]~reg0.CLK
CLOCK_50 => secretKey[11]~reg0.CLK
CLOCK_50 => secretKey[12]~reg0.CLK
CLOCK_50 => secretKey[13]~reg0.CLK
CLOCK_50 => secretKey[14]~reg0.CLK
CLOCK_50 => secretKey[15]~reg0.CLK
CLOCK_50 => secretKey[16]~reg0.CLK
CLOCK_50 => secretKey[17]~reg0.CLK
CLOCK_50 => secretKey[18]~reg0.CLK
CLOCK_50 => secretKey[19]~reg0.CLK
CLOCK_50 => secretKey[20]~reg0.CLK
CLOCK_50 => secretKey[21]~reg0.CLK
CLOCK_50 => secretKey[22]~reg0.CLK
CLOCK_50 => secretKey[23]~reg0.CLK
CLOCK_50 => i[0].CLK
CLOCK_50 => i[1].CLK
CLOCK_50 => i[2].CLK
CLOCK_50 => i[3].CLK
CLOCK_50 => i[4].CLK
CLOCK_50 => i[5].CLK
CLOCK_50 => i[6].CLK
CLOCK_50 => i[7].CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => state[2].CLK
CLOCK_50 => state[3].CLK
CLOCK_50 => state[4].CLK
CLOCK_50 => state[5].CLK
CLOCK_50 => state[6].CLK
CLOCK_50 => state[7].CLK
CLOCK_50 => state[8].CLK
CLOCK_50 => state[9].CLK
CLOCK_50 => state[10].CLK
CLOCK_50 => state[11].CLK
CLOCK_50 => state[12].CLK
CLOCK_50 => state[13].CLK
CLOCK_50 => state[14].CLK
CLOCK_50 => state[15].CLK
CLOCK_50 => state[16].CLK
CLOCK_50 => state[17].CLK
CLOCK_50 => state[18].CLK
CLOCK_50 => state[19].CLK
CLOCK_50 => state[20].CLK
CLOCK_50 => state[21].CLK
CLOCK_50 => state[22].CLK
CLOCK_50 => state[23].CLK
CLOCK_50 => state[24].CLK
CLOCK_50 => state[25].CLK
CLOCK_50 => state[26].CLK
CLOCK_50 => state[27].CLK
CLOCK_50 => state[28].CLK
CLOCK_50 => state[29].CLK
CLOCK_50 => state[30].CLK
CLOCK_50 => state[31].CLK
reset => foundStatus[0].OUTPUTSELECT
reset => foundStatus[1].OUTPUTSELECT
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].PRESET
reset => state[2].PRESET
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].PRESET
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
reset => state[24].ACLR
reset => state[25].ACLR
reset => state[26].ACLR
reset => state[27].ACLR
reset => state[28].ACLR
reset => state[29].ACLR
reset => state[30].ACLR
reset => state[31].ACLR
reset => secretKey[23]~reg0.ENA
reset => secretKey[22]~reg0.ENA
reset => secretKey[21]~reg0.ENA
reset => secretKey[20]~reg0.ENA
reset => secretKey[19]~reg0.ENA
reset => secretKey[18]~reg0.ENA
reset => secretKey[17]~reg0.ENA
reset => secretKey[16]~reg0.ENA
reset => secretKey[15]~reg0.ENA
reset => secretKey[14]~reg0.ENA
reset => secretKey[13]~reg0.ENA
reset => secretKey[12]~reg0.ENA
reset => secretKey[11]~reg0.ENA
reset => secretKey[10]~reg0.ENA
reset => secretKey[9]~reg0.ENA
reset => secretKey[8]~reg0.ENA
reset => secretKey[7]~reg0.ENA
reset => secretKey[6]~reg0.ENA
reset => secretKey[5]~reg0.ENA
reset => secretKey[4]~reg0.ENA
reset => secretKey[3]~reg0.ENA
reset => secretKey[2]~reg0.ENA
reset => secretKey[1]~reg0.ENA
reset => secretKey[0]~reg0.ENA
reset => wren~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
reset => data[0]~reg0.ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => key_element[7].ENA
reset => key_element[6].ENA
reset => key_element[5].ENA
reset => key_element[4].ENA
reset => key_element[3].ENA
reset => key_element[2].ENA
reset => key_element[1].ENA
reset => key_element[0].ENA
reset => key[7].ENA
reset => key[6].ENA
reset => key[5].ENA
reset => key[4].ENA
reset => key[3].ENA
reset => key[2].ENA
reset => key[1].ENA
reset => key[0].ENA
reset => i_element[7].ENA
reset => i_element[6].ENA
reset => i_element[5].ENA
reset => i_element[4].ENA
reset => i_element[3].ENA
reset => i_element[2].ENA
reset => i_element[1].ENA
reset => i_element[0].ENA
reset => j_element[7].ENA
reset => j_element[6].ENA
reset => j_element[5].ENA
reset => j_element[4].ENA
reset => j_element[3].ENA
reset => j_element[2].ENA
reset => j_element[1].ENA
reset => j_element[0].ENA
reset => k[7].ENA
reset => k[6].ENA
reset => k[5].ENA
reset => k[4].ENA
reset => k[3].ENA
reset => k[2].ENA
reset => k[1].ENA
reset => k[0].ENA
reset => address_f[7].ENA
reset => address_f[6].ENA
reset => address_f[5].ENA
reset => address_f[4].ENA
reset => address_f[3].ENA
reset => address_f[2].ENA
reset => address_f[1].ENA
reset => address_f[0].ENA
reset => f[7].ENA
reset => f[6].ENA
reset => f[5].ENA
reset => f[4].ENA
reset => f[3].ENA
reset => f[2].ENA
reset => f[1].ENA
reset => f[0].ENA
reset => address_e[7]~reg0.ENA
reset => address_e[6]~reg0.ENA
reset => address_e[5]~reg0.ENA
reset => address_e[4]~reg0.ENA
reset => address_e[3]~reg0.ENA
reset => address_e[2]~reg0.ENA
reset => address_e[1]~reg0.ENA
reset => address_e[0]~reg0.ENA
reset => e_element[7].ENA
reset => e_element[6].ENA
reset => e_element[5].ENA
reset => e_element[4].ENA
reset => e_element[3].ENA
reset => e_element[2].ENA
reset => e_element[1].ENA
reset => e_element[0].ENA
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => wren.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => state[31].ENA
stop => state[30].ENA
stop => state[29].ENA
stop => state[28].ENA
stop => state[27].ENA
stop => state[26].ENA
stop => state[25].ENA
stop => state[24].ENA
stop => state[23].ENA
stop => state[22].ENA
stop => state[21].ENA
stop => state[20].ENA
stop => state[19].ENA
stop => state[18].ENA
stop => state[17].ENA
stop => state[16].ENA
stop => state[15].ENA
stop => state[14].ENA
stop => state[13].ENA
stop => state[12].ENA
stop => state[11].ENA
stop => state[10].ENA
stop => state[9].ENA
stop => state[8].ENA
stop => state[7].ENA
stop => state[6].ENA
stop => state[5].ENA
stop => state[4].ENA
stop => state[3].ENA
stop => state[2].ENA
stop => state[1].ENA
stop => state[0].ENA
stop => i[7].ENA
stop => i[6].ENA
stop => i[5].ENA
stop => i[4].ENA
stop => i[3].ENA
stop => i[2].ENA
stop => i[1].ENA
stop => i[0].ENA
startKey[0] => secretKey.DATAB
startKey[1] => secretKey.DATAB
startKey[2] => Selector21.IN4
startKey[3] => Selector20.IN4
startKey[4] => Selector19.IN4
startKey[5] => Selector18.IN4
startKey[6] => Selector17.IN4
startKey[7] => Selector16.IN4
startKey[8] => Selector15.IN4
startKey[9] => Selector14.IN4
startKey[10] => Selector13.IN4
startKey[11] => Selector12.IN4
startKey[12] => Selector11.IN4
startKey[13] => Selector10.IN4
startKey[14] => Selector9.IN4
startKey[15] => Selector8.IN4
startKey[16] => Selector7.IN4
startKey[17] => Selector6.IN4
startKey[18] => Selector5.IN4
startKey[19] => Selector4.IN4
startKey[20] => Selector3.IN4
startKey[21] => Selector2.IN4
startKey[22] => Selector1.IN4
startKey[23] => Selector0.IN4
secretKey[0] <= secretKey[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[1] <= secretKey[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[2] <= secretKey[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[3] <= secretKey[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[4] <= secretKey[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[5] <= secretKey[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[6] <= secretKey[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[7] <= secretKey[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[8] <= secretKey[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[9] <= secretKey[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[10] <= secretKey[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[11] <= secretKey[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[12] <= secretKey[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[13] <= secretKey[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[14] <= secretKey[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[15] <= secretKey[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[16] <= secretKey[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[17] <= secretKey[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[18] <= secretKey[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[19] <= secretKey[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[20] <= secretKey[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[21] <= secretKey[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[22] <= secretKey[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[23] <= secretKey[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
foundStatus[0] <> foundStatus[0]~reg0
foundStatus[1] <> foundStatus[1]~reg0
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Add1.IN8
q[0] => i_element.DATAB
q[0] => j_element.DATAB
q[0] => f.DATAB
q[1] => Add1.IN7
q[1] => i_element.DATAB
q[1] => j_element.DATAB
q[1] => f.DATAB
q[2] => Add1.IN6
q[2] => i_element.DATAB
q[2] => j_element.DATAB
q[2] => f.DATAB
q[3] => Add1.IN5
q[3] => i_element.DATAB
q[3] => j_element.DATAB
q[3] => f.DATAB
q[4] => Add1.IN4
q[4] => i_element.DATAB
q[4] => j_element.DATAB
q[4] => f.DATAB
q[5] => Add1.IN3
q[5] => i_element.DATAB
q[5] => j_element.DATAB
q[5] => f.DATAB
q[6] => Add1.IN2
q[6] => i_element.DATAB
q[6] => j_element.DATAB
q[6] => f.DATAB
q[7] => Add1.IN1
q[7] => i_element.DATAB
q[7] => j_element.DATAB
q[7] => f.DATAB
address_e[0] <= address_e[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[1] <= address_e[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[2] <= address_e[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[3] <= address_e[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[4] <= address_e[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[5] <= address_e[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[6] <= address_e[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[7] <= address_e[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_e[0] => e_element.DATAB
q_e[1] => e_element.DATAB
q_e[2] => e_element.DATAB
q_e[3] => e_element.DATAB
q_e[4] => e_element.DATAB
q_e[5] => e_element.DATAB
q_e[6] => e_element.DATAB
q_e[7] => e_element.DATAB


|ksa|search_core:s_core4
CLOCK_50 => foundStatus[0]~reg0.CLK
CLOCK_50 => foundStatus[1]~reg0.CLK
CLOCK_50 => e_element[0].CLK
CLOCK_50 => e_element[1].CLK
CLOCK_50 => e_element[2].CLK
CLOCK_50 => e_element[3].CLK
CLOCK_50 => e_element[4].CLK
CLOCK_50 => e_element[5].CLK
CLOCK_50 => e_element[6].CLK
CLOCK_50 => e_element[7].CLK
CLOCK_50 => address_e[0]~reg0.CLK
CLOCK_50 => address_e[1]~reg0.CLK
CLOCK_50 => address_e[2]~reg0.CLK
CLOCK_50 => address_e[3]~reg0.CLK
CLOCK_50 => address_e[4]~reg0.CLK
CLOCK_50 => address_e[5]~reg0.CLK
CLOCK_50 => address_e[6]~reg0.CLK
CLOCK_50 => address_e[7]~reg0.CLK
CLOCK_50 => f[0].CLK
CLOCK_50 => f[1].CLK
CLOCK_50 => f[2].CLK
CLOCK_50 => f[3].CLK
CLOCK_50 => f[4].CLK
CLOCK_50 => f[5].CLK
CLOCK_50 => f[6].CLK
CLOCK_50 => f[7].CLK
CLOCK_50 => address_f[0].CLK
CLOCK_50 => address_f[1].CLK
CLOCK_50 => address_f[2].CLK
CLOCK_50 => address_f[3].CLK
CLOCK_50 => address_f[4].CLK
CLOCK_50 => address_f[5].CLK
CLOCK_50 => address_f[6].CLK
CLOCK_50 => address_f[7].CLK
CLOCK_50 => k[0].CLK
CLOCK_50 => k[1].CLK
CLOCK_50 => k[2].CLK
CLOCK_50 => k[3].CLK
CLOCK_50 => k[4].CLK
CLOCK_50 => k[5].CLK
CLOCK_50 => k[6].CLK
CLOCK_50 => k[7].CLK
CLOCK_50 => j_element[0].CLK
CLOCK_50 => j_element[1].CLK
CLOCK_50 => j_element[2].CLK
CLOCK_50 => j_element[3].CLK
CLOCK_50 => j_element[4].CLK
CLOCK_50 => j_element[5].CLK
CLOCK_50 => j_element[6].CLK
CLOCK_50 => j_element[7].CLK
CLOCK_50 => i_element[0].CLK
CLOCK_50 => i_element[1].CLK
CLOCK_50 => i_element[2].CLK
CLOCK_50 => i_element[3].CLK
CLOCK_50 => i_element[4].CLK
CLOCK_50 => i_element[5].CLK
CLOCK_50 => i_element[6].CLK
CLOCK_50 => i_element[7].CLK
CLOCK_50 => key[0].CLK
CLOCK_50 => key[1].CLK
CLOCK_50 => key[2].CLK
CLOCK_50 => key[3].CLK
CLOCK_50 => key[4].CLK
CLOCK_50 => key[5].CLK
CLOCK_50 => key[6].CLK
CLOCK_50 => key[7].CLK
CLOCK_50 => key_element[0].CLK
CLOCK_50 => key_element[1].CLK
CLOCK_50 => key_element[2].CLK
CLOCK_50 => key_element[3].CLK
CLOCK_50 => key_element[4].CLK
CLOCK_50 => key_element[5].CLK
CLOCK_50 => key_element[6].CLK
CLOCK_50 => key_element[7].CLK
CLOCK_50 => j[0].CLK
CLOCK_50 => j[1].CLK
CLOCK_50 => j[2].CLK
CLOCK_50 => j[3].CLK
CLOCK_50 => j[4].CLK
CLOCK_50 => j[5].CLK
CLOCK_50 => j[6].CLK
CLOCK_50 => j[7].CLK
CLOCK_50 => data[0]~reg0.CLK
CLOCK_50 => data[1]~reg0.CLK
CLOCK_50 => data[2]~reg0.CLK
CLOCK_50 => data[3]~reg0.CLK
CLOCK_50 => data[4]~reg0.CLK
CLOCK_50 => data[5]~reg0.CLK
CLOCK_50 => data[6]~reg0.CLK
CLOCK_50 => data[7]~reg0.CLK
CLOCK_50 => address[0]~reg0.CLK
CLOCK_50 => address[1]~reg0.CLK
CLOCK_50 => address[2]~reg0.CLK
CLOCK_50 => address[3]~reg0.CLK
CLOCK_50 => address[4]~reg0.CLK
CLOCK_50 => address[5]~reg0.CLK
CLOCK_50 => address[6]~reg0.CLK
CLOCK_50 => address[7]~reg0.CLK
CLOCK_50 => wren~reg0.CLK
CLOCK_50 => secretKey[0]~reg0.CLK
CLOCK_50 => secretKey[1]~reg0.CLK
CLOCK_50 => secretKey[2]~reg0.CLK
CLOCK_50 => secretKey[3]~reg0.CLK
CLOCK_50 => secretKey[4]~reg0.CLK
CLOCK_50 => secretKey[5]~reg0.CLK
CLOCK_50 => secretKey[6]~reg0.CLK
CLOCK_50 => secretKey[7]~reg0.CLK
CLOCK_50 => secretKey[8]~reg0.CLK
CLOCK_50 => secretKey[9]~reg0.CLK
CLOCK_50 => secretKey[10]~reg0.CLK
CLOCK_50 => secretKey[11]~reg0.CLK
CLOCK_50 => secretKey[12]~reg0.CLK
CLOCK_50 => secretKey[13]~reg0.CLK
CLOCK_50 => secretKey[14]~reg0.CLK
CLOCK_50 => secretKey[15]~reg0.CLK
CLOCK_50 => secretKey[16]~reg0.CLK
CLOCK_50 => secretKey[17]~reg0.CLK
CLOCK_50 => secretKey[18]~reg0.CLK
CLOCK_50 => secretKey[19]~reg0.CLK
CLOCK_50 => secretKey[20]~reg0.CLK
CLOCK_50 => secretKey[21]~reg0.CLK
CLOCK_50 => secretKey[22]~reg0.CLK
CLOCK_50 => secretKey[23]~reg0.CLK
CLOCK_50 => i[0].CLK
CLOCK_50 => i[1].CLK
CLOCK_50 => i[2].CLK
CLOCK_50 => i[3].CLK
CLOCK_50 => i[4].CLK
CLOCK_50 => i[5].CLK
CLOCK_50 => i[6].CLK
CLOCK_50 => i[7].CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => state[2].CLK
CLOCK_50 => state[3].CLK
CLOCK_50 => state[4].CLK
CLOCK_50 => state[5].CLK
CLOCK_50 => state[6].CLK
CLOCK_50 => state[7].CLK
CLOCK_50 => state[8].CLK
CLOCK_50 => state[9].CLK
CLOCK_50 => state[10].CLK
CLOCK_50 => state[11].CLK
CLOCK_50 => state[12].CLK
CLOCK_50 => state[13].CLK
CLOCK_50 => state[14].CLK
CLOCK_50 => state[15].CLK
CLOCK_50 => state[16].CLK
CLOCK_50 => state[17].CLK
CLOCK_50 => state[18].CLK
CLOCK_50 => state[19].CLK
CLOCK_50 => state[20].CLK
CLOCK_50 => state[21].CLK
CLOCK_50 => state[22].CLK
CLOCK_50 => state[23].CLK
CLOCK_50 => state[24].CLK
CLOCK_50 => state[25].CLK
CLOCK_50 => state[26].CLK
CLOCK_50 => state[27].CLK
CLOCK_50 => state[28].CLK
CLOCK_50 => state[29].CLK
CLOCK_50 => state[30].CLK
CLOCK_50 => state[31].CLK
reset => foundStatus[0].OUTPUTSELECT
reset => foundStatus[1].OUTPUTSELECT
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].PRESET
reset => state[2].PRESET
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].PRESET
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
reset => state[24].ACLR
reset => state[25].ACLR
reset => state[26].ACLR
reset => state[27].ACLR
reset => state[28].ACLR
reset => state[29].ACLR
reset => state[30].ACLR
reset => state[31].ACLR
reset => secretKey[23]~reg0.ENA
reset => secretKey[22]~reg0.ENA
reset => secretKey[21]~reg0.ENA
reset => secretKey[20]~reg0.ENA
reset => secretKey[19]~reg0.ENA
reset => secretKey[18]~reg0.ENA
reset => secretKey[17]~reg0.ENA
reset => secretKey[16]~reg0.ENA
reset => secretKey[15]~reg0.ENA
reset => secretKey[14]~reg0.ENA
reset => secretKey[13]~reg0.ENA
reset => secretKey[12]~reg0.ENA
reset => secretKey[11]~reg0.ENA
reset => secretKey[10]~reg0.ENA
reset => secretKey[9]~reg0.ENA
reset => secretKey[8]~reg0.ENA
reset => secretKey[7]~reg0.ENA
reset => secretKey[6]~reg0.ENA
reset => secretKey[5]~reg0.ENA
reset => secretKey[4]~reg0.ENA
reset => secretKey[3]~reg0.ENA
reset => secretKey[2]~reg0.ENA
reset => secretKey[1]~reg0.ENA
reset => secretKey[0]~reg0.ENA
reset => wren~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
reset => data[0]~reg0.ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => key_element[7].ENA
reset => key_element[6].ENA
reset => key_element[5].ENA
reset => key_element[4].ENA
reset => key_element[3].ENA
reset => key_element[2].ENA
reset => key_element[1].ENA
reset => key_element[0].ENA
reset => key[7].ENA
reset => key[6].ENA
reset => key[5].ENA
reset => key[4].ENA
reset => key[3].ENA
reset => key[2].ENA
reset => key[1].ENA
reset => key[0].ENA
reset => i_element[7].ENA
reset => i_element[6].ENA
reset => i_element[5].ENA
reset => i_element[4].ENA
reset => i_element[3].ENA
reset => i_element[2].ENA
reset => i_element[1].ENA
reset => i_element[0].ENA
reset => j_element[7].ENA
reset => j_element[6].ENA
reset => j_element[5].ENA
reset => j_element[4].ENA
reset => j_element[3].ENA
reset => j_element[2].ENA
reset => j_element[1].ENA
reset => j_element[0].ENA
reset => k[7].ENA
reset => k[6].ENA
reset => k[5].ENA
reset => k[4].ENA
reset => k[3].ENA
reset => k[2].ENA
reset => k[1].ENA
reset => k[0].ENA
reset => address_f[7].ENA
reset => address_f[6].ENA
reset => address_f[5].ENA
reset => address_f[4].ENA
reset => address_f[3].ENA
reset => address_f[2].ENA
reset => address_f[1].ENA
reset => address_f[0].ENA
reset => f[7].ENA
reset => f[6].ENA
reset => f[5].ENA
reset => f[4].ENA
reset => f[3].ENA
reset => f[2].ENA
reset => f[1].ENA
reset => f[0].ENA
reset => address_e[7]~reg0.ENA
reset => address_e[6]~reg0.ENA
reset => address_e[5]~reg0.ENA
reset => address_e[4]~reg0.ENA
reset => address_e[3]~reg0.ENA
reset => address_e[2]~reg0.ENA
reset => address_e[1]~reg0.ENA
reset => address_e[0]~reg0.ENA
reset => e_element[7].ENA
reset => e_element[6].ENA
reset => e_element[5].ENA
reset => e_element[4].ENA
reset => e_element[3].ENA
reset => e_element[2].ENA
reset => e_element[1].ENA
reset => e_element[0].ENA
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => secretKey.OUTPUTSELECT
stop => wren.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => address.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => data.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => j.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key_element.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => key.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => i_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => j_element.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => k.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => address_f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => f.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => address_e.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => e_element.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => foundStatus.OUTPUTSELECT
stop => state[31].ENA
stop => state[30].ENA
stop => state[29].ENA
stop => state[28].ENA
stop => state[27].ENA
stop => state[26].ENA
stop => state[25].ENA
stop => state[24].ENA
stop => state[23].ENA
stop => state[22].ENA
stop => state[21].ENA
stop => state[20].ENA
stop => state[19].ENA
stop => state[18].ENA
stop => state[17].ENA
stop => state[16].ENA
stop => state[15].ENA
stop => state[14].ENA
stop => state[13].ENA
stop => state[12].ENA
stop => state[11].ENA
stop => state[10].ENA
stop => state[9].ENA
stop => state[8].ENA
stop => state[7].ENA
stop => state[6].ENA
stop => state[5].ENA
stop => state[4].ENA
stop => state[3].ENA
stop => state[2].ENA
stop => state[1].ENA
stop => state[0].ENA
stop => i[7].ENA
stop => i[6].ENA
stop => i[5].ENA
stop => i[4].ENA
stop => i[3].ENA
stop => i[2].ENA
stop => i[1].ENA
stop => i[0].ENA
startKey[0] => secretKey.DATAB
startKey[1] => secretKey.DATAB
startKey[2] => Selector21.IN4
startKey[3] => Selector20.IN4
startKey[4] => Selector19.IN4
startKey[5] => Selector18.IN4
startKey[6] => Selector17.IN4
startKey[7] => Selector16.IN4
startKey[8] => Selector15.IN4
startKey[9] => Selector14.IN4
startKey[10] => Selector13.IN4
startKey[11] => Selector12.IN4
startKey[12] => Selector11.IN4
startKey[13] => Selector10.IN4
startKey[14] => Selector9.IN4
startKey[15] => Selector8.IN4
startKey[16] => Selector7.IN4
startKey[17] => Selector6.IN4
startKey[18] => Selector5.IN4
startKey[19] => Selector4.IN4
startKey[20] => Selector3.IN4
startKey[21] => Selector2.IN4
startKey[22] => Selector1.IN4
startKey[23] => Selector0.IN4
secretKey[0] <= secretKey[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[1] <= secretKey[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[2] <= secretKey[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[3] <= secretKey[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[4] <= secretKey[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[5] <= secretKey[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[6] <= secretKey[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[7] <= secretKey[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[8] <= secretKey[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[9] <= secretKey[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[10] <= secretKey[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[11] <= secretKey[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[12] <= secretKey[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[13] <= secretKey[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[14] <= secretKey[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[15] <= secretKey[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[16] <= secretKey[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[17] <= secretKey[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[18] <= secretKey[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[19] <= secretKey[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[20] <= secretKey[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[21] <= secretKey[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[22] <= secretKey[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secretKey[23] <= secretKey[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
foundStatus[0] <> foundStatus[0]~reg0
foundStatus[1] <> foundStatus[1]~reg0
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Add1.IN8
q[0] => i_element.DATAB
q[0] => j_element.DATAB
q[0] => f.DATAB
q[1] => Add1.IN7
q[1] => i_element.DATAB
q[1] => j_element.DATAB
q[1] => f.DATAB
q[2] => Add1.IN6
q[2] => i_element.DATAB
q[2] => j_element.DATAB
q[2] => f.DATAB
q[3] => Add1.IN5
q[3] => i_element.DATAB
q[3] => j_element.DATAB
q[3] => f.DATAB
q[4] => Add1.IN4
q[4] => i_element.DATAB
q[4] => j_element.DATAB
q[4] => f.DATAB
q[5] => Add1.IN3
q[5] => i_element.DATAB
q[5] => j_element.DATAB
q[5] => f.DATAB
q[6] => Add1.IN2
q[6] => i_element.DATAB
q[6] => j_element.DATAB
q[6] => f.DATAB
q[7] => Add1.IN1
q[7] => i_element.DATAB
q[7] => j_element.DATAB
q[7] => f.DATAB
address_e[0] <= address_e[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[1] <= address_e[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[2] <= address_e[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[3] <= address_e[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[4] <= address_e[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[5] <= address_e[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[6] <= address_e[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_e[7] <= address_e[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_e[0] => e_element.DATAB
q_e[1] => e_element.DATAB
q_e[2] => e_element.DATAB
q_e[3] => e_element.DATAB
q_e[4] => e_element.DATAB
q_e[5] => e_element.DATAB
q_e[6] => e_element.DATAB
q_e[7] => e_element.DATAB


|ksa|result_core:comb_11
CLOCK_50 => CLOCK_50.IN3
reset => address_d[0].OUTPUTSELECT
reset => address_d[1].OUTPUTSELECT
reset => address_d[2].OUTPUTSELECT
reset => address_d[3].OUTPUTSELECT
reset => address_d[4].OUTPUTSELECT
reset => address_d[5].OUTPUTSELECT
reset => address_d[6].OUTPUTSELECT
reset => address_d[7].OUTPUTSELECT
reset => wren_d.OUTPUTSELECT
reset => data_d[0].OUTPUTSELECT
reset => data_d[1].OUTPUTSELECT
reset => data_d[2].OUTPUTSELECT
reset => data_d[3].OUTPUTSELECT
reset => data_d[4].OUTPUTSELECT
reset => data_d[5].OUTPUTSELECT
reset => data_d[6].OUTPUTSELECT
reset => data_d[7].OUTPUTSELECT
reset => address_e[0].OUTPUTSELECT
reset => address_e[1].OUTPUTSELECT
reset => address_e[2].OUTPUTSELECT
reset => address_e[3].OUTPUTSELECT
reset => address_e[4].OUTPUTSELECT
reset => address_e[5].OUTPUTSELECT
reset => address_e[6].OUTPUTSELECT
reset => address_e[7].OUTPUTSELECT
reset => data[0].OUTPUTSELECT
reset => data[1].OUTPUTSELECT
reset => data[2].OUTPUTSELECT
reset => data[3].OUTPUTSELECT
reset => data[4].OUTPUTSELECT
reset => data[5].OUTPUTSELECT
reset => data[6].OUTPUTSELECT
reset => data[7].OUTPUTSELECT
reset => address[0].OUTPUTSELECT
reset => address[1].OUTPUTSELECT
reset => address[2].OUTPUTSELECT
reset => address[3].OUTPUTSELECT
reset => address[4].OUTPUTSELECT
reset => address[5].OUTPUTSELECT
reset => address[6].OUTPUTSELECT
reset => address[7].OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => i[0].ACLR
reset => i[1].ACLR
reset => i[2].ACLR
reset => i[3].ACLR
reset => i[4].ACLR
reset => i[5].ACLR
reset => i[6].ACLR
reset => i[7].ACLR
reset => state[0].ACLR
reset => state[1].PRESET
reset => state[2].PRESET
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].PRESET
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
reset => state[24].ACLR
reset => state[25].ACLR
reset => state[26].ACLR
reset => state[27].ACLR
reset => state[28].ACLR
reset => state[29].ACLR
reset => state[30].ACLR
reset => state[31].ACLR
reset => LED[1]~reg0.ENA
reset => LED[0]~reg0.ENA
reset => j[7].ENA
reset => j[6].ENA
reset => j[5].ENA
reset => j[4].ENA
reset => j[3].ENA
reset => j[2].ENA
reset => j[1].ENA
reset => j[0].ENA
reset => key_element[7].ENA
reset => key_element[6].ENA
reset => key_element[5].ENA
reset => key_element[4].ENA
reset => key_element[3].ENA
reset => key_element[2].ENA
reset => key_element[1].ENA
reset => key_element[0].ENA
reset => key[7].ENA
reset => key[6].ENA
reset => key[5].ENA
reset => key[4].ENA
reset => key[3].ENA
reset => key[2].ENA
reset => key[1].ENA
reset => key[0].ENA
reset => i_element[7].ENA
reset => i_element[6].ENA
reset => i_element[5].ENA
reset => i_element[4].ENA
reset => i_element[3].ENA
reset => i_element[2].ENA
reset => i_element[1].ENA
reset => i_element[0].ENA
reset => j_element[7].ENA
reset => j_element[6].ENA
reset => j_element[5].ENA
reset => j_element[4].ENA
reset => j_element[3].ENA
reset => j_element[2].ENA
reset => j_element[1].ENA
reset => j_element[0].ENA
reset => k[7].ENA
reset => k[6].ENA
reset => k[5].ENA
reset => k[4].ENA
reset => k[3].ENA
reset => k[2].ENA
reset => k[1].ENA
reset => k[0].ENA
reset => address_f[7].ENA
reset => address_f[6].ENA
reset => address_f[5].ENA
reset => address_f[4].ENA
reset => address_f[3].ENA
reset => address_f[2].ENA
reset => address_f[1].ENA
reset => address_f[0].ENA
reset => f[7].ENA
reset => f[6].ENA
reset => f[5].ENA
reset => f[4].ENA
reset => f[3].ENA
reset => f[2].ENA
reset => f[1].ENA
reset => f[0].ENA
reset => e_element[7].ENA
reset => e_element[6].ENA
reset => e_element[5].ENA
reset => e_element[4].ENA
reset => e_element[3].ENA
reset => e_element[2].ENA
reset => e_element[1].ENA
reset => e_element[0].ENA
start_result => LED.OUTPUTSELECT
start_result => LED.OUTPUTSELECT
start_result => Selector31.IN10
start_result => Selector26.IN2
start_result => Selector29.IN2
start_result => Selector30.IN2
secretKey[0] => key.DATAA
secretKey[1] => key.DATAA
secretKey[2] => key.DATAA
secretKey[3] => key.DATAA
secretKey[4] => key.DATAA
secretKey[5] => key.DATAA
secretKey[6] => key.DATAA
secretKey[7] => key.DATAA
secretKey[8] => key.DATAB
secretKey[9] => key.DATAB
secretKey[10] => key.DATAB
secretKey[11] => key.DATAB
secretKey[12] => key.DATAB
secretKey[13] => key.DATAB
secretKey[14] => key.DATAB
secretKey[15] => key.DATAB
secretKey[16] => key.DATAB
secretKey[17] => key.DATAB
secretKey[18] => key.DATAB
secretKey[19] => key.DATAB
secretKey[20] => key.DATAB
secretKey[21] => key.DATAB
secretKey[22] => key.DATAB
secretKey[23] => key.DATAB
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|result_core:comb_11|s_memory:comb_3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|result_core:comb_11|s_memory:comb_3|altsyncram:altsyncram_component
wren_a => altsyncram_m5b4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m5b4:auto_generated.data_a[0]
data_a[1] => altsyncram_m5b4:auto_generated.data_a[1]
data_a[2] => altsyncram_m5b4:auto_generated.data_a[2]
data_a[3] => altsyncram_m5b4:auto_generated.data_a[3]
data_a[4] => altsyncram_m5b4:auto_generated.data_a[4]
data_a[5] => altsyncram_m5b4:auto_generated.data_a[5]
data_a[6] => altsyncram_m5b4:auto_generated.data_a[6]
data_a[7] => altsyncram_m5b4:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m5b4:auto_generated.address_a[0]
address_a[1] => altsyncram_m5b4:auto_generated.address_a[1]
address_a[2] => altsyncram_m5b4:auto_generated.address_a[2]
address_a[3] => altsyncram_m5b4:auto_generated.address_a[3]
address_a[4] => altsyncram_m5b4:auto_generated.address_a[4]
address_a[5] => altsyncram_m5b4:auto_generated.address_a[5]
address_a[6] => altsyncram_m5b4:auto_generated.address_a[6]
address_a[7] => altsyncram_m5b4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m5b4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m5b4:auto_generated.q_a[0]
q_a[1] <= altsyncram_m5b4:auto_generated.q_a[1]
q_a[2] <= altsyncram_m5b4:auto_generated.q_a[2]
q_a[3] <= altsyncram_m5b4:auto_generated.q_a[3]
q_a[4] <= altsyncram_m5b4:auto_generated.q_a[4]
q_a[5] <= altsyncram_m5b4:auto_generated.q_a[5]
q_a[6] <= altsyncram_m5b4:auto_generated.q_a[6]
q_a[7] <= altsyncram_m5b4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|result_core:comb_11|s_memory:comb_3|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated
address_a[0] => altsyncram_kq83:altsyncram1.address_a[0]
address_a[1] => altsyncram_kq83:altsyncram1.address_a[1]
address_a[2] => altsyncram_kq83:altsyncram1.address_a[2]
address_a[3] => altsyncram_kq83:altsyncram1.address_a[3]
address_a[4] => altsyncram_kq83:altsyncram1.address_a[4]
address_a[5] => altsyncram_kq83:altsyncram1.address_a[5]
address_a[6] => altsyncram_kq83:altsyncram1.address_a[6]
address_a[7] => altsyncram_kq83:altsyncram1.address_a[7]
clock0 => altsyncram_kq83:altsyncram1.clock0
data_a[0] => altsyncram_kq83:altsyncram1.data_a[0]
data_a[1] => altsyncram_kq83:altsyncram1.data_a[1]
data_a[2] => altsyncram_kq83:altsyncram1.data_a[2]
data_a[3] => altsyncram_kq83:altsyncram1.data_a[3]
data_a[4] => altsyncram_kq83:altsyncram1.data_a[4]
data_a[5] => altsyncram_kq83:altsyncram1.data_a[5]
data_a[6] => altsyncram_kq83:altsyncram1.data_a[6]
data_a[7] => altsyncram_kq83:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kq83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kq83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kq83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kq83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kq83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kq83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kq83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kq83:altsyncram1.q_a[7]
wren_a => altsyncram_kq83:altsyncram1.wren_a


|ksa|result_core:comb_11|s_memory:comb_3|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|result_core:comb_11|s_memory:comb_3|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|result_core:comb_11|s_memory:comb_3|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|result_core:comb_11|s_memory:comb_3|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|result_core:comb_11|e_memory:comb_4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|result_core:comb_11|e_memory:comb_4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1pe4:auto_generated.address_a[0]
address_a[1] => altsyncram_1pe4:auto_generated.address_a[1]
address_a[2] => altsyncram_1pe4:auto_generated.address_a[2]
address_a[3] => altsyncram_1pe4:auto_generated.address_a[3]
address_a[4] => altsyncram_1pe4:auto_generated.address_a[4]
address_a[5] => altsyncram_1pe4:auto_generated.address_a[5]
address_a[6] => altsyncram_1pe4:auto_generated.address_a[6]
address_a[7] => altsyncram_1pe4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1pe4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1pe4:auto_generated.q_a[0]
q_a[1] <= altsyncram_1pe4:auto_generated.q_a[1]
q_a[2] <= altsyncram_1pe4:auto_generated.q_a[2]
q_a[3] <= altsyncram_1pe4:auto_generated.q_a[3]
q_a[4] <= altsyncram_1pe4:auto_generated.q_a[4]
q_a[5] <= altsyncram_1pe4:auto_generated.q_a[5]
q_a[6] <= altsyncram_1pe4:auto_generated.q_a[6]
q_a[7] <= altsyncram_1pe4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|result_core:comb_11|e_memory:comb_4|altsyncram:altsyncram_component|altsyncram_1pe4:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ksa|result_core:comb_11|d_memory:comb_5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|result_core:comb_11|d_memory:comb_5|altsyncram:altsyncram_component
wren_a => altsyncram_75b4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_75b4:auto_generated.data_a[0]
data_a[1] => altsyncram_75b4:auto_generated.data_a[1]
data_a[2] => altsyncram_75b4:auto_generated.data_a[2]
data_a[3] => altsyncram_75b4:auto_generated.data_a[3]
data_a[4] => altsyncram_75b4:auto_generated.data_a[4]
data_a[5] => altsyncram_75b4:auto_generated.data_a[5]
data_a[6] => altsyncram_75b4:auto_generated.data_a[6]
data_a[7] => altsyncram_75b4:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_75b4:auto_generated.address_a[0]
address_a[1] => altsyncram_75b4:auto_generated.address_a[1]
address_a[2] => altsyncram_75b4:auto_generated.address_a[2]
address_a[3] => altsyncram_75b4:auto_generated.address_a[3]
address_a[4] => altsyncram_75b4:auto_generated.address_a[4]
address_a[5] => altsyncram_75b4:auto_generated.address_a[5]
address_a[6] => altsyncram_75b4:auto_generated.address_a[6]
address_a[7] => altsyncram_75b4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_75b4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_75b4:auto_generated.q_a[0]
q_a[1] <= altsyncram_75b4:auto_generated.q_a[1]
q_a[2] <= altsyncram_75b4:auto_generated.q_a[2]
q_a[3] <= altsyncram_75b4:auto_generated.q_a[3]
q_a[4] <= altsyncram_75b4:auto_generated.q_a[4]
q_a[5] <= altsyncram_75b4:auto_generated.q_a[5]
q_a[6] <= altsyncram_75b4:auto_generated.q_a[6]
q_a[7] <= altsyncram_75b4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|result_core:comb_11|d_memory:comb_5|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated
address_a[0] => altsyncram_kq83:altsyncram1.address_a[0]
address_a[1] => altsyncram_kq83:altsyncram1.address_a[1]
address_a[2] => altsyncram_kq83:altsyncram1.address_a[2]
address_a[3] => altsyncram_kq83:altsyncram1.address_a[3]
address_a[4] => altsyncram_kq83:altsyncram1.address_a[4]
address_a[5] => altsyncram_kq83:altsyncram1.address_a[5]
address_a[6] => altsyncram_kq83:altsyncram1.address_a[6]
address_a[7] => altsyncram_kq83:altsyncram1.address_a[7]
clock0 => altsyncram_kq83:altsyncram1.clock0
data_a[0] => altsyncram_kq83:altsyncram1.data_a[0]
data_a[1] => altsyncram_kq83:altsyncram1.data_a[1]
data_a[2] => altsyncram_kq83:altsyncram1.data_a[2]
data_a[3] => altsyncram_kq83:altsyncram1.data_a[3]
data_a[4] => altsyncram_kq83:altsyncram1.data_a[4]
data_a[5] => altsyncram_kq83:altsyncram1.data_a[5]
data_a[6] => altsyncram_kq83:altsyncram1.data_a[6]
data_a[7] => altsyncram_kq83:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kq83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kq83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kq83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kq83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kq83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kq83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kq83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kq83:altsyncram1.q_a[7]
wren_a => altsyncram_kq83:altsyncram1.wren_a


|ksa|result_core:comb_11|d_memory:comb_5|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|result_core:comb_11|d_memory:comb_5|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|result_core:comb_11|d_memory:comb_5|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|ksa|result_core:comb_11|d_memory:comb_5|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|SevenSegmentDisplayDecoder:h0
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|SevenSegmentDisplayDecoder:h1
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|SevenSegmentDisplayDecoder:h2
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|SevenSegmentDisplayDecoder:h3
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|SevenSegmentDisplayDecoder:h4
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|ksa|SevenSegmentDisplayDecoder:h5
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


