<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>SPR16X2</title><link rel="Prev" href="spim.htm" title="Previous" /><link rel="Next" href="spr16x2b.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/s.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pffs9eLhnBNGSTg0LlytzqQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/spr16x2.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1369734">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1369734">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="s.htm#1369734">S</a> &gt; SPR16X2</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1369734" class="Heading3"><span></span>SPR16X2</h4><h5 id="ww1369735" class="Heading4"><span></span>Distributed Single Port RAM </h5><p id="ww1369736" class="Body"><span></span>Architectures Supported:</p><div id="ww1369737" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC/M</div><div class="ww_skin_page_overflow"><p id="ww1369741" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/spr16x2.gif" width="100%" style="display: block; left: 0.0pt; max-height: 210px; max-width: 172px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1370253" class="Body"><span></span>INPUTS: AD0, AD1, AD2, AD3, DI0, DI1, CK, WRE, WPE </p><p id="ww1369743" class="Body"><span></span>OUTPUTS: DO0, DO1 </p><p id="ww1369745" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1370837" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027334" title="List of Primitive-Specific HDL Attributes">INITVAL</a></span>:	(<span style="font-style: italic">Verilog</span>) 64'hXXXXXXXXXXXXXXXX (16-bit hexadecimal value)<br />	(<span style="font-style: italic">VHDL</span>) 0xXXXXXXXXXXXXXXXX (16-bit hexadecimal value)<br />	Default: all zeros</p><p id="ww1377590" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "ENABLED" (default), "DISABLED"</p><h5 id="ww1377591" class="Heading4"><span></span>Description</h5><p id="ww1369749" class="BodyAfterHead"><span></span>The SPR16X2 symbol represents a 16 word by 2 bit asynchronous single port RAM. It has two data inputs DI[1:0], a positive Write Enable (WRE), one positive Write Port Enables (WPE), and one set of address inputs. </p><p id="ww1369750" class="Body"><span></span>The WRE and WPE must be HIGH for the rising clock edge if the write to the RAM is occurring on the falling edge. The data is written into the locations specified by the write address lines AD[3:0] on the next negative clock (CK) edge. The data read operation is always performed asynchronously, with the memory contents specified by the address inputs AD[3:0] output on the data output signals DO[1:0].</p><p id="ww1369751" class="Body"><span></span>In other words, the read operation is asynchronous and is always active. The write operation is synchronous and only occurs when there is a falling edge of the clock and the write enables are high prior to that falling edge. </p><p id="ww1369752" class="Body"><span></span>If desired, the contents of the SPR16X2 can be assigned an initial value, which is loaded into the RAM during configuration. The INITVAL=&lt;<span style="font-style: italic">value</span>&gt; attribute is used to assign the initial value. The &lt;<span style="font-style: italic">value</span>&gt; should consist of 16 hexadecimal data written into the RAM from the highest address to the lowest address. For example, if the following attribute is specified:</p><p id="ww1369753" class="Body"><span></span>INITVAL=0x0123012301230123 (in hex)</p><p id="ww1369754" class="Body"><span></span>it implies that the above data is loaded sequentially from location FH to 0H (where FH would contain the 0 and 0H the 3). If no INITVAL attribute is specified, the RAM is initialized with zeros on configuration.</p><p id="ww1369755" class="Body"><span></span>If the INITVAL is specified as a hex string of 16 values, the values should not be greater than 3, since 3 is setting both memory locations to 1. If a value greater than 3 is used for synthesis or mapping, only the last two (least significant) bits are used for initialization by the mapper.For example,</p><p id="ww1369756" class="Body"><span></span>INITVAL=0x00000000ffffffff </p><p id="ww1369757" class="Body"><span></span>is equivalent to </p><p id="ww1369758" class="Body"><span></span>INITVAL=0x0000000033333333 </p><p id="ww1369759" class="Body"><span></span>for mapping purposes, since the first two bits of the "f" are ignored.</p><p id="ww1369760" class="Body"><span></span>You can refer to the following technical note on the Lattice web site for more information and usage.</p><div id="ww1369761" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=19019" target="_blank">TN1094 - On-Chip Memory Usage Guide for LatticeSC Devices</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>