# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 3.10.0-1160.11.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog
vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_assoc.sv
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 20:48:18 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_assoc.sv 
# -- Compiling module mem_test
# ** Error: /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_assoc.sv(85): (vlog-2730) Undefined variable: 'dynarr'.
# End time: 20:48:18 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_assoc.sv
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 20:48:34 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_assoc.sv 
# -- Compiling module mem_test
# 
# Top level modules:
# 	mem_test
# End time: 20:48:34 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 20:48:47 on Jan 07,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.bus(fast)
# Loading work.mem_test(fast)
# Loading work.mem(fast)
run -all
# Random Data
# At write address: 11010 , data value: D
# At write address: 11011 , data value: K
# At write address: 01011 , data value: E
# At write address: 01101 , data value: B
# At write address: 01000 , data value: X
# At write address: 11100 , data value: R
# At write address: 01110 , data value: f
# At write address: 00111 , data value: J
# At write address: 10001 , data value: Q
# At write address: 01010 , data value: W
# At write address: 10101 , data value: Z
# At write address: 10111 , data value: J
# At write address: 01011 , data value: M
# At write address: 00100 , data value: A
# At write address: 11001 , data value: Z
# At write address: 11110 , data value: P
# At write address: 10100 , data value: D
# At write address: 01111 , data value: d
# At write address: 11100 , data value: a
# At write address: 10011 , data value: r
# At write address: 10111 , data value: a
# At write address: 11010 , data value: U
# At write address: 00000 , data value: S
# At write address: 01111 , data value: Y
# At write address: 11101 , data value: N
# At write address: 10011 , data value: C
# At write address: 00110 , data value: w
# At write address: 10001 , data value: G
# At write address: 00001 , data value: D
# At write address: 11000 , data value: T
# At write address: 00100 , data value: Q
# At write address: 00110 , data value: A
# Addresses assigned: 23
# TEST PASSED
# ** Note: $finish    : /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_assoc.sv(108)
#    Time: 1090 ns  Iteration: 1  Instance: /top/test
# 1
# Break in NamedBeginStat memtest at /home/phanq/Cadence/system_verilog/SystemVerilog/lab17-memarr/mem_test_assoc.sv line 108
