# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \dynports 1
attribute \src "dut.sv:1.1-42.10"
attribute \cells_not_processed 1
module \power_state
  parameter \IDLE 3'001
  parameter \GNT0 3'010
  parameter \GNT1 3'100
  attribute \src "dut.sv:14.3-40.6"
  wire $0\gnt_0[0:0]
  attribute \src "dut.sv:14.3-40.6"
  wire $0\gnt_1[0:0]
  attribute \src "dut.sv:16.9-16.22"
  wire $eq$dut.sv:16$2_Y
  attribute \src "dut.sv:2.9-2.14"
  wire input 1 \clock
  attribute \src "dut.sv:5.14-5.19"
  wire output 4 \gnt_0
  attribute \src "dut.sv:6.14-6.19"
  wire output 5 \gnt_1
  attribute \src "dut.sv:3.9-3.14"
  wire input 2 \reset
  attribute \src "dut.sv:4.15-4.20"
  wire width 3 input 3 \state
  attribute \src "dut.sv:16.9-16.22"
  cell $eq $eq$dut.sv:16$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B 1'1
    connect \Y $eq$dut.sv:16$2_Y
  end
  attribute \always_ff 1
  attribute \src "dut.sv:14.3-40.6"
  process $proc$dut.sv:14$1
    assign $0\gnt_0[0:0] \gnt_0
    assign $0\gnt_1[0:0] \gnt_1
    attribute \src "dut.sv:16.5-39.8"
    switch $eq$dut.sv:16$2_Y
      attribute \src "dut.sv:16.24-19.8"
      case 1'1
        assign $0\gnt_0[0:0] 1'0
        assign $0\gnt_1[0:0] 1'0
      attribute \src "dut.sv:20.10-39.8"
      case 
        attribute \src "dut.sv:21.7-38.14"
        switch \state
          attribute \src "dut.sv:22.9-25.12"
          case 3'001
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'0
          attribute \src "dut.sv:26.9-29.12"
          case 3'010
            assign $0\gnt_0[0:0] 1'1
            assign $0\gnt_1[0:0] 1'0
          attribute \src "dut.sv:30.9-33.12"
          case 3'100
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'1
          attribute \src "dut.sv:34.9-37.12"
          case 
            assign $0\gnt_0[0:0] 1'0
            assign $0\gnt_1[0:0] 1'0
        end
    end
    sync posedge \clock
      update \gnt_0 $0\gnt_0[0:0]
      update \gnt_1 $0\gnt_1[0:0]
  end
end
