Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c4209deead314a3c88508068ecd86ec2 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot gcd_wrapper_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "gcd_wrapper_tb_time_synth.sdf", for root module "gcd_wrapper_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "gcd_wrapper_tb_time_synth.sdf", for root module "gcd_wrapper_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_time_synth
