Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jul 26 13:52:36 2023
| Host         : UETLHR running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   581 |
|    Minimum number of control sets                        |   546 |
|    Addition due to synthesis replication                 |    35 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1554 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   581 |
| >= 0 to < 4        |    86 |
| >= 4 to < 6        |   105 |
| >= 6 to < 8        |    55 |
| >= 8 to < 10       |    74 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |     4 |
| >= 16              |   227 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2968 |          902 |
| No           | No                    | Yes                    |             441 |          170 |
| No           | Yes                   | No                     |            1260 |          547 |
| Yes          | No                    | No                     |            1612 |          502 |
| Yes          | No                    | Yes                    |            1999 |          819 |
| Yes          | Yes                   | No                     |            5886 |         2433 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                       Clock Signal                                       |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset                                                                                                                                               |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  soc/spi_top_module/spi_regs_module/reg_sck_mode_ff_reg[1]_1                             |                                                                                                                                                                                                                                                                                               | soc/spi_top_module/spi_regs_module/MY_RST_reg                                                                                                                                                                         |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0]                                                                                                                                    |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                                                                |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                                                 |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1092]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1092]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/spi_top_module/spi_regs_module/reg_sck_mode_ff_reg[1]_1                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/spi_top_module/spi_regs_module/MY_RST_reg                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg_1                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |         1.00 |
| ~clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                          |                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |         2.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                           |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                     |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                    |                1 |              3 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG                                                                     | m_7segcon/r_digit_0                                                                                                                                                                                                                                                                           | m_7segcon/r_an[5]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_ns_module/uart_ns_tx_module/bit_count_ff[3]_i_1__0_n_0                                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                                                            | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/evict_index_next                                                                                                                                                                                                          | soc/core_top_module/mmu_module/ptw_module/MY_RST_reg[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                                                       | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                       | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_ns_module/uart_ns_rx_module/bit_count_next                                                                                                                                                                                                                                           | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                    | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                         | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_200_BUFG                                                                            | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                                              | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg[3]_i_1__0_n_0                                        |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                     |                3 |              4 |         1.33 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                              | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              4 |         2.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                3 |              4 |         1.33 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                3 |              4 |         1.33 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              4 |         1.00 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_datapath_module/tx_fifo/data_count[3]_i_1__0_n_0                                                                                                                                                                                                                       | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                           | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                       |                3 |              4 |         1.33 |
|  clk_20_BUFG                                                                             | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg                                                                                                                                              | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                                                 |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                        | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mstatus_ff[mie]_i_1_n_0                                                                                                                                                                                                                | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_module/uart_rx_module/bit_count_next                                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_datapath_module/rx_fifo/data_count[3]_i_1_n_0                                                                                                                                                                                                                          | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                         | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___24_n_0                                                                                                             |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              4 |         4.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              4 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                        | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                1 |              4 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              4 |         1.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][4]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                            | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                            | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                   | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_200_BUFG                                                                            |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/divider_module/counter                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/muldiv_module/divider_module/counter[4]_i_1_n_0                                                                                                                               |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                            |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state_reg[s_ready_i]_0                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[m_valid_i]_1                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                            |                2 |              5 |         2.50 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                           | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              5 |         1.67 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.r_acceptance[4]_i_1_n_0                                                                                                                                                     | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |              5 |         1.25 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  clk_20_BUFG                                                                             | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                      | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                       |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                        | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1_n_0                             |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                                 |                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                         |                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/sel                                                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              5 |         2.50 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mcause_ff[31]_i_1_n_0                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                4 |              5 |         1.25 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_scause_ff[31]_i_1_n_0                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |              5 |         1.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                              |                4 |              6 |         1.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                    | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                       |                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1063]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_out_data_r_reg[6][0] | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              6 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                               |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                             |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                           |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                              |                3 |              6 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                     | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                            |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                     | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                            |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2lsu_data_pipe_ff_reg[alu_result][2]_5[0]                                                                                                                                                                                                          | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              6 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | nexys_shell_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                               |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1063]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                3 |              6 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              6 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                                      | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                3 |              6 |         2.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                5 |              7 |         1.40 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG                                                                     | m_7segcon/r_digit_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              7 |         2.33 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |         1.75 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                7 |              7 |         1.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              7 |         2.33 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/E[0]                                                                                                                                                                                                                                       | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[6]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2049]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[9]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][4]_1[0]                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_module/uart_rx_module/sbit_sample_count_next_0                                                                                                                                                                                                                                       | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[1]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[2]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[3]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_ns_module/uart_ns_rx_module/rx_valid                                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[5]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[4]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_module/uart_rx_module/shifter_next                                                                                                                                                                                                                                                   | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                         | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[12]                                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                4 |              8 |         2.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][3]_0[0]                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][4][0]                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[7]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[13]                                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                3 |              8 |         2.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[14]                                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[15]                                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_ns_module/uart_ns_rx_module/shifter_next                                                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              8 |         8.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  clk_20_BUFG                                                                             | soc/uart_ns_module/uart_ns_rx_module/sbit_sample_count_next_0                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |              8 |         2.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                      | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                               | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                       |                4 |              8 |         2.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/csr_module/uart2dbus_ff_reg[ack]_0[0]                                                                                                                                         |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[8]                                                                                                                                                                                                                             |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[10]                                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/uart_module/uart_rx_module/E[0]                                                                                                                                                                                                                                                           | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              8 |         2.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/p_0_in0_out[11]                                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_3[0]                                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/count_interfr[7]_i_1_n_0                                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |              8 |         2.67 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/count_intercs[7]_i_1_n_0                                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |              8 |         2.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][2]_0[0]                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][3][0]                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                           | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                5 |              9 |         1.80 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              9 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/t2c_delay[8]_i_1_n_0                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |              9 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                5 |              9 |         1.80 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                3 |              9 |         3.00 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/c2t_delay[8]_i_1_n_0                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |              9 |         3.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                5 |              9 |         1.80 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                5 |              9 |         1.80 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/RD_PRI_REG.rd_starve_cnt_reg[8][0]                                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                         |                3 |              9 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                      | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_20_BUFG                                                                             | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                                       | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                                                 |                3 |             10 |         3.33 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |             10 |         2.50 |
|  clk_200_BUFG                                                                            | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                7 |             11 |         1.57 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                4 |             12 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                     |                4 |             12 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                 | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                     |                4 |             12 |         3.00 |
|  clk_200_BUFG                                                                            | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                2 |             12 |         6.00 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/clock_cnt[0]_i_1_n_0                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |             12 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |         2.40 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                       |               12 |             12 |         1.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][4]_2[0]                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                5 |             12 |         2.40 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |             12 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                 | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |         2.40 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |         2.40 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                4 |             12 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                3 |             12 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                4 |             12 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             12 |         2.40 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |             12 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |         2.40 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |             12 |         4.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |         3.00 |
|  clk_20_BUFG                                                                             | soc/uart_module/uart_tx_module/shifter_ff[8]_i_1_n_0                                                                                                                                                                                                                                          | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                2 |             13 |         6.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                7 |             13 |         1.86 |
|  clk_200_BUFG                                                                            |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |         3.25 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1076]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/FSM_onehot_state_ff_reg[2]_1[0]                                                                                                                                                                                                                      | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                4 |             15 |         3.75 |
|  clk_200_BUFG                                                                            |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |         3.75 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             16 |         4.00 |
|  clk_20_BUFG                                                                             | soc/spi_top_module/spi_controller_module/E[0]                                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                5 |             16 |         3.20 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][2][0]                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                4 |             16 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                         |                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][4]_0[0]                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                3 |             16 |         5.33 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/uart_module/uart2dbus_ff[r_data][31]_i_1_n_0                                                                                                                                                                      |                8 |             17 |         2.12 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                       |                6 |             18 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                7 |             18 |         2.57 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/push                                                                                                                                                  |                                                                                                                                                                                                                       |                6 |             18 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             18 |         3.60 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                              |                9 |             19 |         2.11 |
|  clk_20_BUFG                                                                             | soc/core_top_module/mmu_module/ptw_module/vaddr_ff[31]_i_1_n_0                                                                                                                                                                                                                                | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                4 |             20 |         5.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                5 |             20 |         4.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/spi_top_module/spi_regs_module/spi2dbus_ff[r_data][31]_i_1_n_0                                                                                                                                                    |               13 |             22 |         1.69 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_satp_ff[ppn][21]_i_1_n_0                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                8 |             22 |         2.75 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                       |                5 |             22 |         4.40 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                8 |             22 |         2.75 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                            | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             23 |         1.77 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_387                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_389                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               10 |             24 |         2.40 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_398                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_397                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               10 |             24 |         2.40 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_396                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |                8 |             24 |         3.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_395                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               12 |             24 |         2.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_394                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               11 |             24 |         2.18 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_393                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               10 |             24 |         2.40 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_392                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               11 |             24 |         2.18 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_388                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |                8 |             24 |         3.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_391                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_390                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               11 |             24 |         2.18 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___126_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                       |               12 |             24 |         2.00 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/MY_RST_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/MY_RST_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/MY_RST_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                       |               16 |             24 |         1.50 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/MY_RST_reg_2[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/MY_RST_reg_3[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/wb_dcache_top_module/wb_dcache_controller_module/MY_RST_reg_4[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                       |               15 |             24 |         1.60 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___125_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___133_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |               10 |             24 |         2.40 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___127_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |               14 |             24 |         1.71 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___128_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___129_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___130_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___131_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                6 |             24 |         4.00 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___132_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                  |               11 |             24 |         2.18 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                 |               10 |             24 |         2.40 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               10 |             24 |         2.40 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             24 |         2.67 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                7 |             24 |         3.43 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                7 |             24 |         3.43 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_385                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               11 |             24 |         2.18 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_384                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |                8 |             24 |         3.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_383                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |                8 |             24 |         3.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/FSM_sequential_icache_state_ff_reg_386                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg                                                                                                                                                         |               11 |             24 |         2.18 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             24 |         3.43 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               11 |             25 |         2.27 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mstatus_next                                                                                                                                                                                                                           | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               10 |             25 |         2.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |                8 |             27 |         3.38 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/lsu_stall_ff_reg_0[0]                                                                                                                                                                                                                   | soc/core_top_module/pipeline_top_module/muldiv_module/SR[0]                                                                                                                                                           |                9 |             28 |         3.11 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                8 |             28 |         3.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               20 |             29 |         1.45 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               20 |             29 |         1.45 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                       |               16 |             31 |         1.94 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_stvec_wr_flag13_out                                                                                                                                                                                                                    | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             31 |         2.58 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mtvec_wr_flag8_out                                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               11 |             31 |         2.82 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[4][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               29 |             32 |         1.10 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_reg[m_valid_i][0]                                                                                                                                             | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               13 |             32 |         2.46 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               10 |             32 |         3.20 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[27][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               13 |             32 |         2.46 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[28][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               13 |             32 |         2.46 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[29][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               20 |             32 |         1.60 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[2][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               21 |             32 |         1.52 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[30][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               25 |             32 |         1.28 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[31][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               16 |             32 |         2.00 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[3][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               18 |             32 |         1.78 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[26][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               20 |             32 |         1.60 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[5][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               22 |             32 |         1.45 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[6][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               18 |             32 |         1.78 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[7][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               22 |             32 |         1.45 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[8][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               24 |             32 |         1.33 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/lsu_stall_ff_reg[0]                                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               18 |             32 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/id2exe_ctrl_pipe_ff_reg[jump_req]_0[0]                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               17 |             32 |         1.88 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/id2exe_ctrl_pipe_ff_reg[jump_req][0]                                                                                                                                                                                                    | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               15 |             32 |         2.13 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/divider_module/quo_ff[31]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/divider_module/opr2_ff_0                                                                                                                                                                                                                |                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[12][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               22 |             32 |         1.45 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[1][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               19 |             32 |         1.68 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[19][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               17 |             32 |         1.88 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[18][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               14 |             32 |         2.29 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[17][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               16 |             32 |         2.00 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[16][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               17 |             32 |         1.88 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[15][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               19 |             32 |         1.68 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[9][31]_i_1_n_0                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               28 |             32 |         1.14 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[14][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               21 |             32 |         1.52 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[13][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               14 |             32 |         2.29 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               17 |             32 |         1.88 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[20][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[11][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               24 |             32 |         1.33 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[10][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               22 |             32 |         1.45 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[21][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               19 |             32 |         1.68 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[22][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               17 |             32 |         1.88 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[23][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               21 |             32 |         1.52 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[24][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
| ~clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/register_file[25][31]_i_1_n_0                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               19 |             32 |         1.68 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mscratch_wr_flag9_out                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_20_BUFG                                                                             | soc/clint_module/mtime_ff[63]                                                                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               10 |             32 |         3.20 |
|  clk_20_BUFG                                                                             | soc/clint_module/E[0]                                                                                                                                                                                                                                                                         | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               11 |             32 |         2.91 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mcounteren_wr_flag6_out                                                                                                                                                                                                                | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mcountinhibit_wr_flag7_out                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mcycle_ff[0]_i_1_n_0                                                                                                                                                                                                                   | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mcycleh_ff[0]_i_1_n_0                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_medeleg_wr_flag19_out                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               11 |             32 |         2.91 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mepc_ff[31]_i_1_n_0                                                                                                                                                                                                                    | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               13 |             32 |         2.46 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mideleg_wr_flag32_out                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               13 |             32 |         2.46 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mie_ff[warl0]_i_1_n_0                                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               16 |             32 |         2.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_minstreth_ff[0]_i_1_n_0                                                                                                                                                                                                                | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/amo_module/exe2csr_ctrl_pipe_ff_reg[csr_wr_req]                                                                                                                                                                                                       | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_20_BUFG                                                                             | soc/clint_module/clint2csr[flag]                                                                                                                                                                                                                                                              | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_mtval_ff[31]_i_1_n_0                                                                                                                                                                                                                   | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               22 |             32 |         1.45 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_scounteren_wr_flag27_out                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/csr_module/clint2dbus_ff_reg[ack][0]                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_sepc_ff[31]_i_1_n_0                                                                                                                                                                                                                    | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_sscratch_wr_flag12_out                                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               18 |             32 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/divider_module/done_ff_i_1_n_0                                                                                                                                                                                                          | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                9 |             32 |         3.56 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/csr_stval_ff[31]_i_1_n_0                                                                                                                                                                                                                   | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               19 |             32 |         1.68 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][1][0]                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                9 |             32 |         3.56 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/exe2lsu_data_pipe_ff_reg[alu_result][1][1]                                                                                                                                                                                                 | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |                8 |             32 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/timer_prescaler_ff_reg[5][0]                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/amo_module/amo_operand_a_ff0                                                                                                                                                                                                                          | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG                                                                     |                                                                                                                                                                                                                                                                                               | m_7segcon/clear                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/divider_module/acc_ff[32]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                       |               11 |             33 |         3.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/amo_module/amo_save                                                                                                                                                                                                                                   | soc/core_top_module/pipeline_top_module/amo_module/amo_reserve_ff_i_2_n_0                                                                                                                                             |                8 |             33 |         4.12 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1140]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                       |                7 |             36 |         5.14 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                       |                7 |             36 |         5.14 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1140]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                       |                8 |             36 |         4.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             37 |         2.64 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             38 |         2.71 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               12 |             39 |         3.25 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_6[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               21 |             41 |         1.95 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_8[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               22 |             41 |         1.86 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_9[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               23 |             41 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/mmu_module/ptw_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_0[0]                                                                                                                                                                                                           | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             41 |         3.42 |
|  clk_20_BUFG                                                                             | soc/core_top_module/mmu_module/ptw_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1][0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               11 |             41 |         3.73 |
|  clk_20_BUFG                                                                             | soc/core_top_module/mmu_module/ptw_module/E[0]                                                                                                                                                                                                                                                | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               14 |             41 |         2.93 |
|  clk_20_BUFG                                                                             | soc/core_top_module/mmu_module/ptw_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_1[0]                                                                                                                                                                                                           | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               17 |             41 |         2.41 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_0[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               21 |             41 |         1.95 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_1[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               23 |             41 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_11[0]                                                                                                                                                                                                            | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               26 |             41 |         1.58 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_7[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               21 |             41 |         1.95 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_5[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               12 |             41 |         3.42 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_4[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               22 |             41 |         1.86 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_3[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               23 |             41 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_2[0]                                                                                                                                                                                                             | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               28 |             41 |         1.46 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_14[0]                                                                                                                                                                                                            | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               23 |             41 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_10[0]                                                                                                                                                                                                            | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               23 |             41 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_12[0]                                                                                                                                                                                                            | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               23 |             41 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_13[0]                                                                                                                                                                                                            | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               23 |             41 |         1.78 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/exe2csr_ctrl_pipe_ff_reg[sys_ops][1]_15[0]                                                                                                                                                                                                            | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               20 |             41 |         2.05 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               12 |             42 |         3.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               14 |             42 |         3.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               10 |             42 |         4.20 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | nexys_shell_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                     |               20 |             43 |         2.15 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               14 |             49 |         3.50 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               19 |             49 |         2.58 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                     | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               11 |             59 |         5.36 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                     | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               12 |             59 |         4.92 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                       |               14 |             64 |         4.57 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/lsu_stall_ff_reg_0[0]                                                                                                                                                                                                                      | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               31 |             64 |         2.06 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/csr_module/lsu_stall_ff_reg[0]                                                                                                                                                                                                                        | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               25 |             70 |         2.80 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                       |                9 |             72 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                       |                9 |             72 |         8.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |                9 |             72 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                       |                9 |             72 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                       |                9 |             72 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                       |                9 |             72 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/id2exe_ctrl_pipe_ff_reg[branch_req]                                                                                                                                                                                                     | soc/core_top_module/pipeline_top_module/csr_module/MY_RST_reg_2                                                                                                                                                       |               37 |             86 |         2.32 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                       |               11 |             88 |         8.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |               11 |             88 |         8.00 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                       |               12 |             92 |         7.67 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |               13 |            100 |         7.69 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                       |               13 |            100 |         7.69 |
|  CLK100MHZ_IBUF_BUFG                                                                     |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |               33 |            123 |         3.73 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___118_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___117_n_0                                                                                                                                                                                        |               39 |            128 |         3.28 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___100_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___99_n_0                                                                                                                                                                                         |               49 |            128 |         2.61 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___102_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___101_n_0                                                                                                                                                                                        |               61 |            128 |         2.10 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___104_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___103_n_0                                                                                                                                                                                        |               58 |            128 |         2.21 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___106_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___105_n_0                                                                                                                                                                                        |               52 |            128 |         2.46 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___108_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___107_n_0                                                                                                                                                                                        |               59 |            128 |         2.17 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___110_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___109_n_0                                                                                                                                                                                        |               78 |            128 |         1.64 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___112_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___111_n_0                                                                                                                                                                                        |               78 |            128 |         1.64 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___114_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___113_n_0                                                                                                                                                                                        |               58 |            128 |         2.21 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___116_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___115_n_0                                                                                                                                                                                        |               45 |            128 |         2.84 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___120_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___119_n_0                                                                                                                                                                                        |               56 |            128 |         2.29 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___122_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___121_n_0                                                                                                                                                                                        |               52 |            128 |         2.46 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___124_n_0                                                                                                                                                                                                                                                                | soc/mem_top_module/i___123_n_0                                                                                                                                                                                        |               42 |            128 |         3.05 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___94_n_0                                                                                                                                                                                                                                                                 | soc/mem_top_module/i___93_n_0                                                                                                                                                                                         |               53 |            128 |         2.42 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___98_n_0                                                                                                                                                                                                                                                                 | soc/mem_top_module/i___97_n_0                                                                                                                                                                                         |               52 |            128 |         2.46 |
|  clk_20_BUFG                                                                             | soc/mem_top_module/i___96_n_0                                                                                                                                                                                                                                                                 | soc/mem_top_module/i___95_n_0                                                                                                                                                                                         |               50 |            128 |         2.56 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/csr_module/SR[0]                                                                                                                                                              |               56 |            137 |         2.45 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                       |               39 |            144 |         3.69 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                       |               26 |            144 |         5.54 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                       |               30 |            144 |         4.80 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               46 |            150 |         3.26 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                      | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               29 |            158 |         5.45 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                       |               24 |            192 |         8.00 |
|  clk_20_BUFG                                                                             | soc/core_top_module/pipeline_top_module/muldiv_module/id2exe_ctrl_pipe_ff_reg[jump_req]_1[0]                                                                                                                                                                                                  | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |               47 |            196 |         4.17 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                       |               25 |            200 |         8.00 |
|  clk_20_BUFG                                                                             | nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                       |               27 |            216 |         8.00 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               | soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg                                                                                                                                            |              224 |            553 |         2.47 |
|  clk_20_BUFG                                                                             |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |              238 |            740 |         3.11 |
|  nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                       |              629 |           2128 |         3.38 |
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


