Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win32) Build 932637 Wed Jun 11 13:27:54 MDT 2014
| Date         : Sat Dec 09 12:43:20 2017
| Host         : LOILE running 32-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mouse_basys3_FPGA_control_sets_placed.rpt
| Design       : mouse_basys3_FPGA
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     5 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------+------------------+------------------+----------------+
|       Clock Signal      |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------+------------------+------------------+----------------+
|  Mouse_Clk_IBUF_BUFG    |                             | reset_IBUF       |                1 |              6 |
| ~Mouse_Clk_IBUF_BUFG    | n_0_displayed_number[0]_i_1 | reset_IBUF       |                4 |             16 |
|  clock_100Mhz_IBUF_BUFG |                             | reset_IBUF       |                6 |             21 |
+-------------------------+-----------------------------+------------------+------------------+----------------+


