<html>
    <head>
        <META NAME = "Generator" CONTENT="XML_Publisher">
        <META http-equiv="content-type" CONTENT="text/html;charset=iso-8859-1">
        <META NAME = "Copyright" CONTENT="Copyright 2003 Apple Computer, Inc. All Rights Reserved.">
        <TITLE>Xserve: U2 Bridge and Memory Controller</TITLE>
        <base target="content">
        
    </head>
    
    <BODY bgcolor="#ffffff">
        <a name="top"></a>
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        
        <!-- start of path -->
<font face="Geneva,Helvetica,Arial" size="1"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <a href="../../../../Hardware.html" target="_top">Hardware</a> &gt; <a href="../0Preface/chapter_1_section_1.html#//apple_ref/doc/uid/TP30000322">Xserve</a> &gt; <a href="chapter_3_section_1.html#//apple_ref/doc/uid/TP30000324">Architecture</a></font><br><br>
<!-- end of path -->
        
        <!-- insert Show/Hide frames -->
        <script type="text/javascript" language="JavaScript"><!--
        function loadFrames(){
            if (top == self || (parent.frames[1].name != doc))
                top.location.href = 'index.html?' + location.href;
        }
            
        if (self != top) {
            // loaded in frames
            document.write('<a href="'+self.location+'" target="_top"><img src="../images/hideframes.gif" border="0" alt="Hide Frames"></a>');
        }
        else {
            // not loaded frames
            document.write('<a href="JavaScript:loadFrames()"><img src="../images/showframes.gif" border="0" alt="Show Frames"></a>');
        }
        //--></script>
        <!-- end Show/Hide frames -->
        
        <a href="chapter_3_section_3.html" target="_self"><img src="../images/previous.gif" border="0" alt="Previous"></a>&nbsp;
        <a href="chapter_3_section_5.html" target="_self"><img src="../images/next.gif" border="0" alt="Next"></a>
        
        <hr>
        
        <a name="//apple_ref/doc/uid/TP30000324-TPXREF107" title="U2 Bridge and Memory Controller"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF107" title="U2 Bridge and Memory Controller"></a>
<a name="TPXREF107" title="U2 Bridge and Memory Controller"></a>
<br><h2><font face="Lucida Grande,Helvetica,Arial">U2 Bridge and Memory Controller</font></h2>
<p>The U2 custom IC is at the heart of the Xserve computer. It
provides the bridging functionality between the processor, the memory
system, the PCI-based I/O system, the AGP graphics slot, and the
FireWire and Ethernet interfaces. </p>




    <h4><font face="Lucida Grande,Helvetica,Arial">This section covers:</font></h4>
    
    <blockquote>
        
            <a href="chapter_3_section_4.html#//apple_ref/doc/uid/TP30000324/TPXREF108">Processor Bus</a>
            
        <br>

            <a href="chapter_3_section_4.html#//apple_ref/doc/uid/TP30000324/TPXREF109">Main Memory Bus</a>
            
        <br>

            <a href="chapter_3_section_4.html#//apple_ref/doc/uid/TP30000324/TPXREF111">Main PCI Bus</a>
            
        <br>

            <a href="chapter_3_section_4.html#//apple_ref/doc/uid/TP30000324/BBCEHBDE">AGP/PCI Service</a>
            
        <br>

            <a href="chapter_3_section_4.html#//apple_ref/doc/uid/TP30000324/TPXREF112">Boot ROM</a>
            
        <br>

            <a href="chapter_3_section_4.html#//apple_ref/doc/uid/TP30000324/TPXREF113">Ethernet Controller</a>
            
        <br>

            <a href="chapter_3_section_4.html#//apple_ref/doc/uid/TP30000324/TPXREF114">FireWire 400 and 800 Controllers</a>
            
        <br>

    </blockquote>
<a name="//apple_ref/doc/uid/TP30000324-TPXREF108"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF108"></a>
<a name="TPXREF108"></a>
<br><h3><font face="Lucida Grande,Helvetica,Arial">Processor Bus</font></h3>
<p>The processor bus is a 167 MHz, 64-bit bus connecting the
processor module to the U2 IC. In addition to the increased bus
clock speed, the bus uses MaxBus protocols, supported by the U2
IC, for improved performance. </p>
<p>The MaxBus protocol includes enhancements that improve bus
efficiency and throughput over the 60x bus. The enhancements include </p>
<ul><li>out of order
completion </li><br>
<li>address bus streaming</li><br>
<li>intervention</li><br></ul>
<p>Out of order completion allows the memory controller to optimize
the data bus efficiency by transferring whichever data is ready,
rather than having to pass data across the bus in the order the
transactions were posted on the bus. This means that a fast DRAM
read can pass a slow PCI read, potentially enabling the processor
to do more before it has to wait on the PCI data. </p>
<p>Address bus streaming allows a single master on the bus to
issue multiple address transactions back-to-back. This means that
a single master can post addresses at the rate of one every two
clocks, as opposed to one every three clocks, as it is in the 60x
bus protocol.</p>
<p>Intervention is a cache coherency optimization that improves
performance for dual processor systems. If one processor modifies
some data, that data first gets stored only in that processor&#8217;s
cache. If the other processor then wants that data, it needs to
get the new modified values. In previous systems, the first processor
must write the modified data to memory and then the second processor
can read the correct values from memory. With intervention, the
first processor sends the data directly to the second processor,
reducing latency by a factor of ten or more. </p>
<a name="//apple_ref/doc/uid/TP30000324-TPXREF109"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF109"></a>
<a name="TPXREF109"></a>
<br><h3><font face="Lucida Grande,Helvetica,Arial">Main Memory Bus</font></h3>
<p>The main memory bus is a 167 MHz, 64-bit bus connecting the
main memory to the U2 IC. Main memory is provided
by up to four DDR333 SDRAM DIMMs. Supported DIMM sizes are 128,
256, and 512 MB. The memory slots will accept four 512-MB DIMMs
for a maximum memory size of 2 GB. The minimum speed DDR is 2x167
MHz, which is DDR333 (PC2700).</p>
<p>For more information about memory DIMMs, see <a href="../4Expansion/chapter_5_section_2.html#//apple_ref/doc/uid/TP30000326/TPXREF102">&#8220;RAM Expansion&#8221;</a>. </p>
<a name="//apple_ref/doc/uid/TP30000324-TPXREF111"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF111"></a>
<a name="TPXREF111"></a>
<br><h3><font face="Lucida Grande,Helvetica,Arial">Main PCI Bus</font></h3>
<p>The main PCI bus connects the U2 IC to the boot ROM, through
one PCI-to-PCI bridge the KeyLargo I/O controller, and through a
second PCI-to-PCI bridge to the PCI slots. The PCI slots support
&#8220;universal&#8221; PCI cards with 33 or 66 MHz operation. The PCI bus
is a 66-MHz, 64-bit bus for the highest possible PCI card performance. </p>
<p>The PCI bus also supports the Apple Drive Module (ADM) interfaces:
dual 2-channel ATA/133 controllers. </p>
<p>The U2 IC used in the Xserve computer supports a new PCI feature
called Write Combining. This feature allows sequential write transactions
involving the Memory Write or Memory Write and Invalidate commands
to be combined into a single PCI transaction. The memory write transactions
being combined must be to sequential, ascending, and non-overlapping
PCI addresses. Placing an eieio or sync command between the write commands
will prevent any write combining. </p>
<a name="//apple_ref/doc/uid/TP30000324-BBCEHBDE"></a>
<a name="//apple_ref/doc/uid/TP30000324/BBCEHBDE"></a>
<a name="BBCEHBDE"></a>
<br><h3><font face="Lucida Grande,Helvetica,Arial">AGP/PCI Service</font></h3>
<p>In the slot load Xserve computer, a combination slot supports
either a PCI or an AGP card through a personality slot video card.
When used for PCI, it supports 66 MHz 32-bit only operation. When
used for AGP, it supports a 4X AGP bus. This slot does not provide
any ADC power. For further details, see <a href="../4Expansion/chapter_5_section_3.html#//apple_ref/doc/uid/TP30000326/TPXREF108">&#8220;PCI Expansion Slots&#8221;</a>.</p>
<a name="//apple_ref/doc/uid/TP30000324-TPXREF112"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF112"></a>
<a name="TPXREF112"></a>
<br><h3><font face="Lucida Grande,Helvetica,Arial">Boot ROM</font></h3>
<p>The boot ROM consists of 1 MB of on-board flash EPROM. The
boot ROM includes the hardware-specific code and tables needed to
start up the computer. It uses Open Firmware to initialize the hardware,
build the device tree, load an operating system, and provide common
hardware access services. </p>
<a name="//apple_ref/doc/uid/TP30000324-TPXREF113"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF113"></a>
<a name="TPXREF113"></a>
<br><h3><font face="Lucida Grande,Helvetica,Arial">Ethernet Controller </font></h3>
<p>The U2 IC includes an Ethernet media access controller (MAC).
As a separate I/O channel on the U2 IC, it can operate at its full
capacity without degrading the performance of other peripheral devices.
The U2 IC provides DMA support for the Ethernet interface.</p>
<p>The MAC implements the link layer. It is connected to a PHY
interface IC that provides 10-BaseT, 100-BaseT, or 1000-BaseT operation
over a standard twisted-pair interface. The operating speed of the
link is automatically negotiated by the PHY and the bridge or router to
which the Ethernet port is connected. For information about the
port, see <a href="../3Input-Output/chapter_4_section_4.html#//apple_ref/doc/uid/TP30000325/TPXREF111">&#8220;Ethernet Ports&#8221;</a>. </p>
<a name="//apple_ref/doc/uid/TP30000324-TPXREF114"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF114"></a>
<a name="TPXREF114"></a>
<br><h3><font face="Lucida Grande,Helvetica,Arial">FireWire 400 and 800 Controllers</font></h3>
<p>The U2 IC includes an IEEE 1394a FireWire 400 controller that
implements the FireWire 400 link layer, supporting a maximum data
rate of 400 Mbits per second. And,
the U2 IC includes an IEEE 1394b FireWire 800 controller that implements
the FireWire 800 link layer, supporting a maximum data rate of 800
Mbits per second.</p>
<p>Two physical layer (PHY) ICs connected to the U2 IC implement
the electrical signaling protocol for the FireWire ports. The FireWire
400 port is located on the front panel; two FireWire 800 ports are
located on the back panel. </p>
<p>While the PHYs are operating, they act as repeaters so that
the FireWire bus remains connected. For more information, see <a href="../3Input-Output/chapter_4_section_3.html#//apple_ref/doc/uid/TP30000325/TPXREF106">&#8220;FireWire Ports&#8221;</a>. </p>
<p><table border = "0" BGCOLOR="#E6E6E6">

<tr>
<td scope="row"><b>Note: </b> The
PHYs are powered as long as the computer is connected to AC power. </td>
</tr>

</table></p>

        <br><br> 
        <!-- insert Show/Hide frames -->
        <script type="text/javascript" language="JavaScript"><!--
        function loadFrames(){
            if (top == self || (parent.frames[1].name != doc))
                top.location.href = 'index.html?' + location.href;
        }
            
        if (self != top) {
            // loaded in frames
            document.write('<a href="'+self.location+'" target="_top"><img src="../images/hideframes.gif" border="0" alt="Hide Frames"></a>');
        }
        else {
            // not loaded frames
            document.write('<a href="JavaScript:loadFrames()"><img src="../images/showframes.gif" border="0" alt="Show Frames"></a>');
        }
        //--></script>
        <!-- end Show/Hide frames -->
        <a href="chapter_3_section_3.html" target="_self"><img src="../images/previous.gif" border="0" alt="Previous"></a>&nbsp;
        <a href="chapter_3_section_5.html" target="_self"><img src="../images/next.gif" border="0" alt="Next"></a>

        <br><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2003 Apple Computer, Inc. (Last Updated April 22, 2003)</font>

        
        <!-- start of footer -->
        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
    </BODY>
</html>
