Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 17:48:49 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Counter_Overlay_wrapper_control_sets_placed.rpt
| Design       : Counter_Overlay_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   102 |
|    Minimum number of control sets                        |   102 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   213 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   102 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             977 |          259 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             739 |          207 |
| Yes          | No                    | No                     |             586 |          122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             629 |          161 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                             Enable Signal                                                                             |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/gpio_io_o[1]                                                                                         |                                                                                                                                                              |                1 |              1 |
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/gpio_io_o[1]                                                                                         |                                                                                                                                                              |                1 |              1 |
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/gpio_io_o[1]                                                                                         |                                                                                                                                                              |                1 |              1 |
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/gpio_io_o[1]                                                                                         |                                                                                                                                                              |                1 |              1 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                              |                1 |              2 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                2 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                |                3 |              5 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | Counter_Overlay_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 |                                                                                                                                                                       |                                                                                                                                                              |                4 |              8 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                              |                5 |             12 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                              |                2 |             12 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                              |                2 |             12 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]       |                                                                                                                                                              |                5 |             12 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                              |                4 |             13 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                              |                2 |             14 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                              |                2 |             14 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                              |                4 |             15 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                              |                3 |             16 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             17 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             19 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         |                                                                                                                                                              |                8 |             21 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          |                                                                                                                                                              |                7 |             21 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               10 |             24 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                7 |             24 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                8 |             24 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                8 |             24 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               11 |             32 |
|  Counter_Overlay_i/CH_1/CARRY_BUFG                     |                                                                                                                                                                       |                                                                                                                                                              |               10 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                9 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                7 |             32 |
|  Counter_Overlay_i/CH_3/CARRY_BUFG                     |                                                                                                                                                                       |                                                                                                                                                              |               11 |             32 |
|  Counter_Overlay_i/CH_0/CARRY_BUFG                     |                                                                                                                                                                       |                                                                                                                                                              |                8 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                 | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                8 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 |                                                                                                                                                                       | Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0                                                                                          |                8 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 |                                                                                                                                                                       | Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0                                                                                          |                8 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 |                                                                                                                                                                       | Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0                                                                                          |                8 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 |                                                                                                                                                                       | Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count[0]_i_1_n_0                                                                                          |                8 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 | Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0                                                                                                 |                                                                                                                                                              |                5 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 | Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0                                                                                                 |                                                                                                                                                              |                5 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 | Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0                                                                                                 |                                                                                                                                                              |                5 |             32 |
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr0                                                                                                          | Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear                                                                                                 |                8 |             32 |
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr0                                                                                                          | Counter_Overlay_i/CH_2/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear                                                                                                 |                8 |             32 |
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr0                                                                                                          | Counter_Overlay_i/CH_3/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear                                                                                                 |                8 |             32 |
|  Counter_Overlay_i/c_clk/inst/clk_out1                 | Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr0                                                                                                          | Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/clear                                                                                                 |                8 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                6 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                6 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                9 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                 | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               11 |             32 |
|  Counter_Overlay_i/t_clk/inst/clk_out1                 | Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0                                                                                                 |                                                                                                                                                              |                7 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                5 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                7 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                 | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                9 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                 | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |                6 |             32 |
|  Counter_Overlay_i/CH_2/CARRY_BUFG                     |                                                                                                                                                                       |                                                                                                                                                              |               12 |             32 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                              |                9 |             34 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                              |                8 |             35 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               16 |             47 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               14 |             47 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               14 |             47 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                |               16 |             47 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                              |                8 |             47 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                              |                8 |             47 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                                              |                8 |             48 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                              |               10 |             48 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                              |                9 |             48 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 | Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                              |                8 |             48 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                         |               18 |             64 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                         |               15 |             64 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                         |               13 |             64 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                         |               13 |             64 |
|  Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       |                                                                                                                                                              |              215 |            842 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


