<stg><name>bin_conv_Pipeline_VITIS_LOOP_348_11</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %icmp_ln1019_16_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1019_16

]]></Node>
<StgValue><ssdm name="icmp_ln1019_16_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %zext_ln840_4_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln840_4

]]></Node>
<StgValue><ssdm name="zext_ln840_4_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body407

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body407:0 %i_V_9 = load i7 %i_V

]]></Node>
<StgValue><ssdm name="i_V_9"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body407:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body407:2 %icmp_ln1027 = icmp_eq  i7 %i_V_9, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body407:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body407:4 %add_ln840 = add i7 %i_V_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body407:5 %br_ln348 = br i1 %icmp_ln1027, void %for.body407.split, void %for.end432_ifconv.exitStub

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
for.body407.split:0 %i_V_10_cast = zext i7 %i_V_9

]]></Node>
<StgValue><ssdm name="i_V_10_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="7">
<![CDATA[
for.body407.split:1 %zext_ln840 = zext i7 %i_V_9

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body407.split:2 %add_ln840_29 = add i11 %zext_ln840_4_read, i11 %zext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="11">
<![CDATA[
for.body407.split:3 %zext_ln840_14 = zext i11 %add_ln840_29

]]></Node>
<StgValue><ssdm name="zext_ln840_14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body407.split:4 %fixed_buffer_V_addr = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln840_14

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body407.split:5 %conv_out_buffer_V_addr = getelementptr i5 %conv_out_buffer_V, i64 0, i64 %i_V_10_cast

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body407.split:6 %xor_ln840 = xor i7 %i_V_9, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln840"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
for.body407.split:7 %zext_ln840_15 = zext i7 %xor_ln840

]]></Node>
<StgValue><ssdm name="zext_ln840_15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body407.split:8 %conv_out_buffer_V_addr_1 = getelementptr i5 %conv_out_buffer_V, i64 0, i64 %zext_ln840_15

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body407.split:9 %specloopname_ln348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln348"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body407.split:10 %br_ln350 = br i1 %icmp_ln1019_16_read, void %for.inc420.split.0, void %for.inc430

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="7">
<![CDATA[
for.inc420.split.0:0 %conv_out_buffer_V_load = load i7 %conv_out_buffer_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="7">
<![CDATA[
for.inc420.split.0:2 %conv_out_buffer_V_load_1 = load i7 %conv_out_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="11">
<![CDATA[
for.inc420.split.0:4 %fixed_buffer_V_load = load i11 %fixed_buffer_V_addr

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc430:0 %store_ln348 = store i7 %add_ln840, i7 %i_V

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc430:1 %br_ln348 = br void %for.body407

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
for.end432_ifconv.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="7">
<![CDATA[
for.inc420.split.0:0 %conv_out_buffer_V_load = load i7 %conv_out_buffer_V_addr

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="5">
<![CDATA[
for.inc420.split.0:1 %sext_ln840 = sext i5 %conv_out_buffer_V_load

]]></Node>
<StgValue><ssdm name="sext_ln840"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="7">
<![CDATA[
for.inc420.split.0:2 %conv_out_buffer_V_load_1 = load i7 %conv_out_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="conv_out_buffer_V_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="5">
<![CDATA[
for.inc420.split.0:3 %sext_ln840_8 = sext i5 %conv_out_buffer_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln840_8"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="11">
<![CDATA[
for.inc420.split.0:4 %fixed_buffer_V_load = load i11 %fixed_buffer_V_addr

]]></Node>
<StgValue><ssdm name="fixed_buffer_V_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc420.split.0:5 %add_ln840_30 = add i6 %sext_ln840_8, i6 %sext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_30"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="6">
<![CDATA[
for.inc420.split.0:6 %sext_ln840_9 = sext i6 %add_ln840_30

]]></Node>
<StgValue><ssdm name="sext_ln840_9"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc420.split.0:7 %add_ln840_31 = add i12 %sext_ln840_9, i12 %fixed_buffer_V_load

]]></Node>
<StgValue><ssdm name="add_ln840_31"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc420.split.0:8 %store_ln840 = store i12 %add_ln840_31, i11 %fixed_buffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019_16_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc420.split.0:9 %br_ln355 = br void %for.inc430

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
