{
  "design": {
    "design_info": {
      "boundary_crc": "0xBD5C7D5DEAB547A",
      "device": "xczu2cg-sfvc784-1-e",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "ch_0": {
        "axis_passthrough_mon_0": "",
        "v_tpg_0": "",
        "axis_switch_0": "",
        "v_tpg_1": "",
        "rst_video_clk_wiz": "",
        "v_axi4s_vid_out_0": "",
        "v_tc_0": "",
        "xlconstant_0": "",
        "v_vid_in_axi4s_0": ""
      },
      "processer_ss": {
        "AXI_LITE_REG_0": "",
        "axi_uartlite_0": "",
        "rst_ps8_0_300M": "",
        "xlconcat_0": "",
        "xlconstant_0": "",
        "zynq_ultra_ps_e_0": "",
        "ps8_0_axi_periph": {
          "xbar": "",
          "tier2_xbar_0": "",
          "tier2_xbar_1": "",
          "tier2_xbar_2": "",
          "i00_couplers": {},
          "i01_couplers": {},
          "i02_couplers": {},
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {},
          "m11_couplers": {},
          "m12_couplers": {},
          "m13_couplers": {},
          "m14_couplers": {},
          "m15_couplers": {},
          "m16_couplers": {},
          "m17_couplers": {}
        }
      },
      "vdma_ss": {
        "axi_vdma_0": "",
        "axi_vdma_1": "",
        "axi_vdma_2": "",
        "axi_smc": "",
        "axis_passthrough_mon_0": ""
      },
      "vid_out_ss": {
        "clk_wiz_0": "",
        "rst_video_clk_wiz": "",
        "v_axi4s_vid_out_0": "",
        "v_tc_0": "",
        "xlconstant_0": ""
      },
      "xlconstant_0": "",
      "ch_1": {
        "axis_passthrough_mon_0": "",
        "v_tpg_0": "",
        "axis_switch_0": "",
        "v_tpg_1": "",
        "rst_video_clk_wiz": "",
        "v_axi4s_vid_out_0": "",
        "v_tc_0": "",
        "xlconstant_0": "",
        "v_vid_in_axi4s_0": ""
      }
    },
    "interface_ports": {
      "gpio": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "uart_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "sil9136": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "eeprom": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "vid_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "148502024",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "vid_data": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "vid_de": {
        "direction": "O"
      },
      "vid_hs": {
        "direction": "O"
      },
      "vid_vs": {
        "direction": "O"
      },
      "eeprom_wp": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ch_0": {
        "interface_ports": {
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "vid_io_out_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dcm_locked": {
            "direction": "I"
          }
        },
        "components": {
          "axis_passthrough_mon_0": {
            "vlnv": "xilinx.com:user:axis_passthrough_monitor:1.0",
            "xci_name": "system_axis_passthrough_mon_0_0"
          },
          "v_tpg_0": {
            "vlnv": "xilinx.com:ip:v_tpg:8.0",
            "xci_name": "system_v_tpg_0_0",
            "parameters": {
              "HAS_AXI4_YUV422_YUV420": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "3840"
              },
              "MAX_ROWS": {
                "value": "2160"
              }
            }
          },
          "axis_switch_0": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "system_axis_switch_0_3",
            "parameters": {
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "v_tpg_1": {
            "vlnv": "xilinx.com:ip:v_tpg:8.0",
            "xci_name": "system_v_tpg_0_6",
            "parameters": {
              "HAS_AXI4_YUV422_YUV420": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "3840"
              },
              "MAX_ROWS": {
                "value": "2160"
              }
            }
          },
          "rst_video_clk_wiz": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_video_clk_wiz_1"
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "system_v_axi4s_vid_out_0_1",
            "parameters": {
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "v_tc_0": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "system_v_tc_0_1",
            "parameters": {
              "enable_detection": {
                "value": "false"
              },
              "max_clocks_per_line": {
                "value": "8192"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_3"
          },
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
            "xci_name": "system_v_vid_in_axi4s_0_0",
            "parameters": {
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vid_io_out",
              "v_vid_in_axi4s_0/vid_io_in"
            ]
          },
          "s_axi_CTRL2_1": {
            "interface_ports": [
              "s_axi_CTRL2",
              "v_tpg_1/s_axi_CTRL"
            ]
          },
          "ps8_0_axi_periph_M20_AXI": {
            "interface_ports": [
              "s_axi_CTRL",
              "v_tpg_0/s_axi_CTRL"
            ]
          },
          "ps8_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S00_AXI",
              "axis_passthrough_mon_0/S00_AXI"
            ]
          },
          "axis_switch_0_M00_AXIS": {
            "interface_ports": [
              "axis_switch_0/M00_AXIS",
              "v_axi4s_vid_out_0/video_in"
            ]
          },
          "axis_passthrough_mon_0_m_axis": {
            "interface_ports": [
              "M00_AXIS",
              "axis_passthrough_mon_0/m_axis"
            ]
          },
          "v_tpg_0_m_axis_video": {
            "interface_ports": [
              "v_tpg_0/m_axis_video",
              "axis_switch_0/S00_AXIS"
            ]
          },
          "v_tpg_1_m_axis_video": {
            "interface_ports": [
              "v_tpg_1/m_axis_video",
              "axis_switch_0/S01_AXIS"
            ]
          },
          "S_AXI_CTRL1_1": {
            "interface_ports": [
              "S_AXI_CTRL1",
              "axis_switch_0/S_AXI_CTRL"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/video_out",
              "axis_passthrough_mon_0/s_axis"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_tc_0/vtiming_out",
              "v_axi4s_vid_out_0/vtiming_in"
            ]
          },
          "ctrl_1": {
            "interface_ports": [
              "ctrl",
              "v_tc_0/ctrl"
            ]
          }
        },
        "nets": {
          "rst_ps8_0_300M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axis_passthrough_mon_0/aresetn",
              "axis_passthrough_mon_0/s00_axi_aresetn",
              "v_tpg_0/ap_rst_n",
              "axis_switch_0/aresetn",
              "v_tpg_1/ap_rst_n",
              "axis_switch_0/s_axi_ctrl_aresetn",
              "v_tc_0/s_axi_aresetn",
              "v_axi4s_vid_out_0/aresetn",
              "v_vid_in_axi4s_0/aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "aclk",
              "axis_passthrough_mon_0/aclk",
              "axis_passthrough_mon_0/s00_axi_aclk",
              "v_tpg_0/ap_clk",
              "axis_switch_0/aclk",
              "v_tpg_1/ap_clk",
              "axis_switch_0/s_axi_ctrl_aclk",
              "v_tc_0/s_axi_aclk",
              "v_vid_in_axi4s_0/aclk",
              "v_axi4s_vid_out_0/aclk"
            ]
          },
          "rst_video_clk_wiz_peripheral_aresetn": {
            "ports": [
              "rst_video_clk_wiz/peripheral_aresetn",
              "v_tc_0/resetn"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "v_tc_0/clken",
              "v_tc_0/s_axi_aclken",
              "rst_video_clk_wiz/ext_reset_in",
              "v_axi4s_vid_out_0/aclken",
              "v_vid_in_axi4s_0/aclken",
              "v_vid_in_axi4s_0/vid_io_in_ce",
              "v_vid_in_axi4s_0/axis_enable"
            ]
          },
          "Net": {
            "ports": [
              "vid_io_out_clk",
              "v_tc_0/clk",
              "v_axi4s_vid_out_0/vid_io_out_clk",
              "rst_video_clk_wiz/slowest_sync_clk",
              "v_vid_in_axi4s_0/vid_io_in_clk"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_0/gen_clken"
            ]
          },
          "dcm_locked_1": {
            "ports": [
              "dcm_locked",
              "rst_video_clk_wiz/dcm_locked"
            ]
          },
          "status": {
            "ports": [
              "v_axi4s_vid_out_0/status"
            ]
          },
          "locked": {
            "ports": [
              "v_axi4s_vid_out_0/locked"
            ]
          }
        }
      },
      "processer_ss": {
        "interface_ports": {
          "S_AXI_HP0_FPD": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "gpio": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "uart_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "IIC_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "IIC_1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pl_clk0": {
            "type": "clk",
            "direction": "O"
          },
          "In1": {
            "type": "intr",
            "direction": "I"
          },
          "In2": {
            "type": "intr",
            "direction": "I"
          },
          "In3": {
            "type": "intr",
            "direction": "I"
          },
          "pl_clk1": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "AXI_LITE_REG_0": {
            "vlnv": "xilinx.com:user:AXI_LITE_REG:1.0",
            "xci_name": "system_AXI_LITE_REG_0_0"
          },
          "axi_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "xci_name": "system_axi_uartlite_0_0"
          },
          "rst_ps8_0_300M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_ps8_0_300M_0"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0x0b040002"
              },
              "CONST_WIDTH": {
                "value": "32"
              }
            }
          },
          "zynq_ultra_ps_e_0": {
            "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
            "xci_name": "system_zynq_ultra_ps_e_0_0",
            "parameters": {
              "PSU_BANK_0_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_1_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_2_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_DDR_RAM_HIGHADDR": {
                "value": "0x7FFFFFFF"
              },
              "PSU_DDR_RAM_HIGHADDR_OFFSET": {
                "value": "0x00000002"
              },
              "PSU_DDR_RAM_LOWADDR_OFFSET": {
                "value": "0x80000000"
              },
              "PSU_MIO_12_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_1_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_1_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_4_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_7_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_TREE_PERIPHERALS": {
                "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk####################################UART 0#UART 0#####################Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
              },
              "PSU_MIO_TREE_SIGNALS": {
                "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk####################################rxd#txd#####################rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
              },
              "PSU__ACT_DDR_FREQ_MHZ": {
                "value": "1200.000000"
              },
              "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
                "value": "1200.000000"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
                "value": "1200"
              },
              "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "600.000000"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "525.000000"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
                "value": "50.000000"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
                "value": "1500.000000"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
                "value": "125.000000"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
                "value": "250.000000"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "240.000000"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "500.000000"
              },
              "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
                "value": "187.500000"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
                "value": "300.000000"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
                "value": "300"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
                "value": "200.000000"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
                "value": "300.000000"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
                "value": "33.333332"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__DDRC__BG_ADDR_COUNT": {
                "value": "1"
              },
              "PSU__DDRC__BRC_MAPPING": {
                "value": "ROW_BANK_COL"
              },
              "PSU__DDRC__BUS_WIDTH": {
                "value": "64 Bit"
              },
              "PSU__DDRC__CL": {
                "value": "16"
              },
              "PSU__DDRC__CLOCK_STOP_EN": {
                "value": "0"
              },
              "PSU__DDRC__COMPONENTS": {
                "value": "Components"
              },
              "PSU__DDRC__CWL": {
                "value": "12"
              },
              "PSU__DDRC__DDR4_ADDR_MAPPING": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CRC_CONTROL": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_MODE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_RANGE": {
                "value": "Normal (0-85)"
              },
              "PSU__DDRC__DEVICE_CAPACITY": {
                "value": "4096 MBits"
              },
              "PSU__DDRC__DM_DBI": {
                "value": "DM_NO_DBI"
              },
              "PSU__DDRC__DRAM_WIDTH": {
                "value": "16 Bits"
              },
              "PSU__DDRC__ECC": {
                "value": "Disabled"
              },
              "PSU__DDRC__ENABLE": {
                "value": "1"
              },
              "PSU__DDRC__FGRM": {
                "value": "1X"
              },
              "PSU__DDRC__LP_ASR": {
                "value": "manual normal"
              },
              "PSU__DDRC__MEMORY_TYPE": {
                "value": "DDR 4"
              },
              "PSU__DDRC__PARITY_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__PER_BANK_REFRESH": {
                "value": "0"
              },
              "PSU__DDRC__PHY_DBI_MODE": {
                "value": "0"
              },
              "PSU__DDRC__RANK_ADDR_COUNT": {
                "value": "0"
              },
              "PSU__DDRC__ROW_ADDR_COUNT": {
                "value": "15"
              },
              "PSU__DDRC__SELF_REF_ABORT": {
                "value": "0"
              },
              "PSU__DDRC__SPEED_BIN": {
                "value": "DDR4_2400P"
              },
              "PSU__DDRC__STATIC_RD_MODE": {
                "value": "0"
              },
              "PSU__DDRC__TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_READ_GATE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PSU__DDRC__T_FAW": {
                "value": "30.0"
              },
              "PSU__DDRC__T_RAS_MIN": {
                "value": "32"
              },
              "PSU__DDRC__T_RC": {
                "value": "45.32"
              },
              "PSU__DDRC__T_RCD": {
                "value": "16"
              },
              "PSU__DDRC__T_RP": {
                "value": "16"
              },
              "PSU__DDRC__VREF": {
                "value": "1"
              },
              "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
                "value": "0"
              },
              "PSU__DDR__INTERFACE__FREQMHZ": {
                "value": "600.000"
              },
              "PSU__ENET3__FIFO__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__GRP_MDIO__ENABLE": {
                "value": "1"
              },
              "PSU__ENET3__GRP_MDIO__IO": {
                "value": "MIO 76 .. 77"
              },
              "PSU__ENET3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__ENET3__PERIPHERAL__IO": {
                "value": "MIO 64 .. 75"
              },
              "PSU__ENET3__PTP__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__FPGA_PL1_ENABLE": {
                "value": "1"
              },
              "PSU__GEM3_COHERENCY": {
                "value": "0"
              },
              "PSU__GEM3_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__GEM__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO_EMIO_WIDTH": {
                "value": "3"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__IO": {
                "value": "3"
              },
              "PSU__I2C0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C0__PERIPHERAL__IO": {
                "value": "EMIO"
              },
              "PSU__I2C1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C1__PERIPHERAL__IO": {
                "value": "EMIO"
              },
              "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__PL_CLK1_BUF": {
                "value": "TRUE"
              },
              "PSU__PROTECTION__MASTERS": {
                "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
              },
              "PSU__PROTECTION__SLAVES": {
                "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
              },
              "PSU__PSS_REF_CLK__FREQMHZ": {
                "value": "33.333333"
              },
              "PSU__QSPI_COHERENCY": {
                "value": "0"
              },
              "PSU__QSPI_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__QSPI__GRP_FBCLK__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__GRP_FBCLK__IO": {
                "value": "MIO 6"
              },
              "PSU__QSPI__PERIPHERAL__DATA_MODE": {
                "value": "x4"
              },
              "PSU__QSPI__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__PERIPHERAL__IO": {
                "value": "MIO 0 .. 5"
              },
              "PSU__QSPI__PERIPHERAL__MODE": {
                "value": "Single"
              },
              "PSU__SAXIGP2__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__TSU__BUFG_PORT_PAIR": {
                "value": "0"
              },
              "PSU__TTC0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC0__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC1__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC2__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC3__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART0__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART0__PERIPHERAL__IO": {
                "value": "MIO 42 .. 43"
              },
              "PSU__UART1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USE__IRQ0": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP2": {
                "value": "1"
              },
              "SUBPRESET1": {
                "value": "DDR4_MICRON_MT40A256M16GE_083E"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "1T",
                  "width": "40"
                }
              },
              "interface_ports": {
                "M_AXI_HPM0_LPD": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x80000000",
                    "maximum": "0x9FFFFFFF"
                  }
                },
                "S_AXI_HP0_FPD": {
                  "mode": "Slave",
                  "memory_map_ref": "SAXIGP2"
                }
              }
            }
          },
          "ps8_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "system_ps8_0_axi_periph_3",
            "parameters": {
              "NUM_MI": {
                "value": "18"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M16_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M17_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M16_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M16_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M16_ARESETN"
                  }
                }
              },
              "M16_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M17_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M17_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M17_ARESETN"
                  }
                }
              },
              "M17_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_4",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI"
                      ]
                    }
                  }
                }
              },
              "tier2_xbar_0": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_tier2_xbar_0_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI",
                        "M03_AXI",
                        "M04_AXI",
                        "M05_AXI",
                        "M06_AXI",
                        "M07_AXI"
                      ]
                    }
                  }
                }
              },
              "tier2_xbar_1": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_tier2_xbar_1_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI",
                        "M02_AXI",
                        "M03_AXI",
                        "M04_AXI",
                        "M05_AXI",
                        "M06_AXI",
                        "M07_AXI"
                      ]
                    }
                  }
                }
              },
              "tier2_xbar_2": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_tier2_xbar_2_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S00_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M00_AXI",
                        "M01_AXI"
                      ]
                    }
                  }
                }
              },
              "i00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i00_couplers_to_i00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i01_couplers_to_i01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i02_couplers_to_i02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m13_couplers_to_m13_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m16_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m16_couplers_to_m16_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m17_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m17_couplers_to_m17_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m16_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M16_AXI",
                  "m16_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m12_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M04_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "m12_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m11_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M03_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "m13_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m13_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M05_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "m14_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m14_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M06_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "m15_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m15_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M07_AXI",
                  "m15_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m16_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M00_AXI",
                  "m16_couplers/S_AXI"
                ]
              },
              "m17_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M17_AXI",
                  "m17_couplers/M_AXI"
                ]
              },
              "tier2_xbar_2_to_m17_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M01_AXI",
                  "m17_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m00_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m01_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m01_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m02_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m10_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M02_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m03_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m10_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m04_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m05_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m06_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "tier2_xbar_0_to_m07_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m08_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M00_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "tier2_xbar_1_to_m09_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M01_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "m11_couplers_to_ps8_0_axi_periph": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "xbar_to_i00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "i00_couplers/S_AXI"
                ]
              },
              "xbar_to_i01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "i01_couplers/S_AXI"
                ]
              },
              "i00_couplers_to_tier2_xbar_0": {
                "interface_ports": [
                  "i00_couplers/M_AXI",
                  "tier2_xbar_0/S00_AXI"
                ]
              },
              "xbar_to_i02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "i02_couplers/S_AXI"
                ]
              },
              "i01_couplers_to_tier2_xbar_1": {
                "interface_ports": [
                  "i01_couplers/M_AXI",
                  "tier2_xbar_1/S00_AXI"
                ]
              },
              "ps8_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "i02_couplers_to_tier2_xbar_2": {
                "interface_ports": [
                  "i02_couplers/M_AXI",
                  "tier2_xbar_2/S00_AXI"
                ]
              }
            },
            "nets": {
              "ps8_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "tier2_xbar_0/aclk",
                  "tier2_xbar_1/aclk",
                  "tier2_xbar_2/aclk",
                  "i00_couplers/S_ACLK",
                  "i00_couplers/M_ACLK",
                  "i01_couplers/S_ACLK",
                  "i01_couplers/M_ACLK",
                  "i02_couplers/S_ACLK",
                  "i02_couplers/M_ACLK",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m10_couplers/M_ACLK",
                  "m11_couplers/M_ACLK",
                  "m12_couplers/M_ACLK",
                  "m13_couplers/M_ACLK",
                  "m14_couplers/M_ACLK",
                  "m15_couplers/M_ACLK",
                  "m16_couplers/M_ACLK",
                  "m17_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK",
                  "m16_couplers/S_ACLK",
                  "m17_couplers/S_ACLK"
                ]
              },
              "ps8_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "tier2_xbar_0/aresetn",
                  "tier2_xbar_1/aresetn",
                  "tier2_xbar_2/aresetn",
                  "i00_couplers/S_ARESETN",
                  "i00_couplers/M_ARESETN",
                  "i01_couplers/S_ARESETN",
                  "i01_couplers/M_ARESETN",
                  "i02_couplers/S_ARESETN",
                  "i02_couplers/M_ARESETN",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m10_couplers/M_ARESETN",
                  "m11_couplers/M_ARESETN",
                  "m12_couplers/M_ARESETN",
                  "m13_couplers/M_ARESETN",
                  "m14_couplers/M_ARESETN",
                  "m15_couplers/M_ARESETN",
                  "m16_couplers/M_ARESETN",
                  "m17_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN",
                  "m16_couplers/S_ARESETN",
                  "m17_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M15_AXI": {
            "interface_ports": [
              "M15_AXI",
              "ps8_0_axi_periph/M15_AXI"
            ]
          },
          "zynq_ultra_ps_e_0_GPIO_0": {
            "interface_ports": [
              "gpio",
              "zynq_ultra_ps_e_0/GPIO_0"
            ]
          },
          "S_AXI_HP0_FPD_1": {
            "interface_ports": [
              "S_AXI_HP0_FPD",
              "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
            ]
          },
          "axi_uartlite_0_UART": {
            "interface_ports": [
              "uart_0",
              "axi_uartlite_0/UART"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M00_AXI",
              "ps8_0_axi_periph/M00_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M03_AXI",
              "ps8_0_axi_periph/M03_AXI"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
            "interface_ports": [
              "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
              "ps8_0_axi_periph/S00_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M05_AXI",
              "ps8_0_axi_periph/M05_AXI"
            ]
          },
          "Conn14": {
            "interface_ports": [
              "IIC_0",
              "zynq_ultra_ps_e_0/IIC_0"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M07_AXI",
              "ps8_0_axi_periph/M07_AXI"
            ]
          },
          "Conn15": {
            "interface_ports": [
              "IIC_1",
              "zynq_ultra_ps_e_0/IIC_1"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M01_AXI",
              "ps8_0_axi_periph/M01_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M02_AXI",
              "ps8_0_axi_periph/M02_AXI"
            ]
          },
          "ps8_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "ps8_0_axi_periph/M09_AXI",
              "axi_uartlite_0/S_AXI"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "M12_AXI",
              "ps8_0_axi_periph/M12_AXI"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "M10_AXI",
              "ps8_0_axi_periph/M10_AXI"
            ]
          },
          "Conn13": {
            "interface_ports": [
              "M14_AXI",
              "ps8_0_axi_periph/M14_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M04_AXI",
              "ps8_0_axi_periph/M04_AXI"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "M11_AXI",
              "ps8_0_axi_periph/M11_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M06_AXI",
              "ps8_0_axi_periph/M06_AXI"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "M13_AXI",
              "ps8_0_axi_periph/M13_AXI"
            ]
          },
          "ps8_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "ps8_0_axi_periph/M08_AXI",
              "AXI_LITE_REG_0/S00_AXI"
            ]
          },
          "ps8_0_axi_periph_M16_AXI": {
            "interface_ports": [
              "M16_AXI",
              "ps8_0_axi_periph/M16_AXI"
            ]
          },
          "Conn16": {
            "interface_ports": [
              "M17_AXI",
              "ps8_0_axi_periph/M17_AXI"
            ]
          }
        },
        "nets": {
          "axi_uartlite_0_interrupt": {
            "ports": [
              "axi_uartlite_0/interrupt",
              "xlconcat_0/In0"
            ]
          },
          "rst_ps8_0_300M_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_300M/peripheral_aresetn",
              "aresetn",
              "AXI_LITE_REG_0/s00_axi_aresetn",
              "axi_uartlite_0/s_axi_aresetn",
              "ps8_0_axi_periph/S00_ARESETN",
              "ps8_0_axi_periph/M00_ARESETN",
              "ps8_0_axi_periph/ARESETN",
              "ps8_0_axi_periph/M01_ARESETN",
              "ps8_0_axi_periph/M02_ARESETN",
              "ps8_0_axi_periph/M03_ARESETN",
              "ps8_0_axi_periph/M04_ARESETN",
              "ps8_0_axi_periph/M05_ARESETN",
              "ps8_0_axi_periph/M06_ARESETN",
              "ps8_0_axi_periph/M07_ARESETN",
              "ps8_0_axi_periph/M08_ARESETN",
              "ps8_0_axi_periph/M09_ARESETN",
              "ps8_0_axi_periph/M10_ARESETN",
              "ps8_0_axi_periph/M11_ARESETN",
              "ps8_0_axi_periph/M12_ARESETN",
              "ps8_0_axi_periph/M13_ARESETN",
              "ps8_0_axi_periph/M14_ARESETN",
              "ps8_0_axi_periph/M15_ARESETN",
              "ps8_0_axi_periph/M16_ARESETN",
              "ps8_0_axi_periph/M17_ARESETN"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "zynq_ultra_ps_e_0/pl_ps_irq0"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "AXI_LITE_REG_0/VERSION"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk0",
              "pl_clk0",
              "AXI_LITE_REG_0/s00_axi_aclk",
              "axi_uartlite_0/s_axi_aclk",
              "rst_ps8_0_300M/slowest_sync_clk",
              "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
              "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
              "ps8_0_axi_periph/ACLK",
              "ps8_0_axi_periph/S00_ACLK",
              "ps8_0_axi_periph/M00_ACLK",
              "ps8_0_axi_periph/M01_ACLK",
              "ps8_0_axi_periph/M02_ACLK",
              "ps8_0_axi_periph/M03_ACLK",
              "ps8_0_axi_periph/M04_ACLK",
              "ps8_0_axi_periph/M05_ACLK",
              "ps8_0_axi_periph/M06_ACLK",
              "ps8_0_axi_periph/M07_ACLK",
              "ps8_0_axi_periph/M08_ACLK",
              "ps8_0_axi_periph/M09_ACLK",
              "ps8_0_axi_periph/M10_ACLK",
              "ps8_0_axi_periph/M11_ACLK",
              "ps8_0_axi_periph/M12_ACLK",
              "ps8_0_axi_periph/M13_ACLK",
              "ps8_0_axi_periph/M14_ACLK",
              "ps8_0_axi_periph/M15_ACLK",
              "ps8_0_axi_periph/M16_ACLK",
              "ps8_0_axi_periph/M17_ACLK"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_resetn0",
              "rst_ps8_0_300M/ext_reset_in"
            ]
          },
          "In1_1": {
            "ports": [
              "In1",
              "xlconcat_0/In1"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "xlconcat_0/In2"
            ]
          },
          "In3_1": {
            "ports": [
              "In3",
              "xlconcat_0/In3"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk1",
              "pl_clk1"
            ]
          }
        }
      },
      "vdma_ss": {
        "interface_ports": {
          "S_AXI_LITE_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE_1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "video_s0_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "video_s1_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "m_axi_mm2s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_vdma_0": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "system_axi_vdma_0_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "128"
              },
              "c_num_fstores": {
                "value": "3"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "2048"
              },
              "c_s2mm_max_burst_length": {
                "value": "128"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "S_AXI_LITE": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_LITE"
                },
                "M_AXI_S2MM": {
                  "mode": "Master",
                  "address_space_ref": "Data_S2MM",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "0",
                  "parameters": {
                    "master_id": {
                      "value": "0"
                    }
                  }
                }
              }
            }
          },
          "axi_vdma_1": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "system_axi_vdma_1_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "128"
              },
              "c_num_fstores": {
                "value": "3"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "2048"
              },
              "c_s2mm_max_burst_length": {
                "value": "128"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "S_AXI_LITE": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_LITE"
                },
                "M_AXI_S2MM": {
                  "mode": "Master",
                  "address_space_ref": "Data_S2MM",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "1",
                  "parameters": {
                    "master_id": {
                      "value": "1"
                    }
                  }
                }
              }
            }
          },
          "axi_vdma_2": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "system_axi_vdma_3_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "128"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "24"
              },
              "c_mm2s_genlock_mode": {
                "value": "3"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "2048"
              },
              "c_mm2s_max_burst_length": {
                "value": "128"
              },
              "c_num_fstores": {
                "value": "3"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "S_AXI_LITE": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_LITE"
                },
                "M_AXI_MM2S": {
                  "mode": "Master",
                  "address_space_ref": "Data_MM2S",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  },
                  "master_id": "2",
                  "parameters": {
                    "master_id": {
                      "value": "2"
                    }
                  }
                }
              }
            }
          },
          "axi_smc": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "system_axi_smc_0",
            "parameters": {
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "128"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S02_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          },
          "axis_passthrough_mon_0": {
            "vlnv": "xilinx.com:user:axis_passthrough_monitor:1.0",
            "xci_name": "system_axis_passthrough_mon_0_7"
          }
        },
        "interface_nets": {
          "video_s0_in_1": {
            "interface_ports": [
              "video_s0_in",
              "axi_vdma_0/S_AXIS_S2MM"
            ]
          },
          "axis_passthrough_mon_0_m_axis": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axis_passthrough_mon_0/m_axis"
            ]
          },
          "S_AXI_LITE_2": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_vdma_2/S_AXI_LITE"
            ]
          },
          "video_s1_in_1": {
            "interface_ports": [
              "video_s1_in",
              "axi_vdma_1/S_AXIS_S2MM"
            ]
          },
          "S_AXI_LITE_0_1": {
            "interface_ports": [
              "S_AXI_LITE_0",
              "axi_vdma_0/S_AXI_LITE"
            ]
          },
          "S_AXI_LITE_1_1": {
            "interface_ports": [
              "S_AXI_LITE_1",
              "axi_vdma_1/S_AXI_LITE"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axis_passthrough_mon_0/S00_AXI"
            ]
          },
          "axi_vdma_3_M_AXI_MM2S": {
            "interface_ports": [
              "axi_vdma_2/M_AXI_MM2S",
              "axi_smc/S02_AXI"
            ]
          },
          "axi_vdma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_vdma_0/M_AXI_S2MM",
              "axi_smc/S00_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M00_AXI",
              "axi_smc/M00_AXI"
            ]
          },
          "axi_vdma_1_M_AXI_S2MM": {
            "interface_ports": [
              "axi_vdma_1/M_AXI_S2MM",
              "axi_smc/S01_AXI"
            ]
          },
          "axi_vdma_2_M_AXIS_MM2S": {
            "interface_ports": [
              "axis_passthrough_mon_0/s_axis",
              "axi_vdma_2/M_AXIS_MM2S"
            ]
          }
        },
        "nets": {
          "rst_ps8_0_300M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axi_vdma_0/axi_resetn",
              "axi_vdma_1/axi_resetn",
              "axi_smc/aresetn",
              "axi_vdma_2/axi_resetn",
              "axis_passthrough_mon_0/aresetn",
              "axis_passthrough_mon_0/s00_axi_aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "m_axi_mm2s_aclk",
              "axi_vdma_0/m_axi_s2mm_aclk",
              "axi_vdma_0/s_axi_lite_aclk",
              "axi_vdma_0/s_axis_s2mm_aclk",
              "axi_vdma_1/m_axi_s2mm_aclk",
              "axi_vdma_1/s_axi_lite_aclk",
              "axi_vdma_1/s_axis_s2mm_aclk",
              "axi_smc/aclk",
              "axi_vdma_2/s_axi_lite_aclk",
              "axi_vdma_2/m_axi_mm2s_aclk",
              "axi_vdma_2/m_axis_mm2s_aclk",
              "axis_passthrough_mon_0/aclk",
              "axis_passthrough_mon_0/s00_axi_aclk"
            ]
          },
          "axi_vdma_0_s2mm_introut": {
            "ports": [
              "axi_vdma_0/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "axi_vdma_1_s2mm_introut": {
            "ports": [
              "axi_vdma_1/s2mm_introut",
              "s2mm_introut1"
            ]
          },
          "axi_vdma_3_mm2s_introut": {
            "ports": [
              "axi_vdma_2/mm2s_introut",
              "mm2s_introut"
            ]
          }
        }
      },
      "vid_out_ss": {
        "interface_ports": {
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_lite": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "video_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "vid_clk": {
            "type": "clk",
            "direction": "O"
          },
          "vid_data": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "vid_de": {
            "direction": "O"
          },
          "vid_hs": {
            "direction": "O"
          },
          "vid_vs": {
            "direction": "O"
          },
          "clk_out2": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out3": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          }
        },
        "components": {
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_clk_wiz_0_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "50.0"
              },
              "CLKOUT1_JITTER": {
                "value": "196.193"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "350.217"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "148.5"
              },
              "CLKOUT2_JITTER": {
                "value": "246.475"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "350.217"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "30.15"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_JITTER": {
                "value": "246.475"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "350.217"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "30.15"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_JITTER": {
                "value": "96.286"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "138.946"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT4_USED": {
                "value": "false"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "114.625"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "5.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "8.125"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "40"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "40"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "1"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "19"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "OVERRIDE_MMCM": {
                "value": "false"
              },
              "PRIM_IN_FREQ": {
                "value": "200.000"
              },
              "USE_DYN_RECONFIG": {
                "value": "true"
              }
            }
          },
          "rst_video_clk_wiz": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_video_clk_wiz_0"
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "system_v_axi4s_vid_out_0_0",
            "parameters": {
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "v_tc_0": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "system_v_tc_0_0",
            "parameters": {
              "enable_detection": {
                "value": "false"
              },
              "max_clocks_per_line": {
                "value": "8192"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_1"
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_M17_AXI": {
            "interface_ports": [
              "ctrl",
              "v_tc_0/ctrl"
            ]
          },
          "ps8_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "s_axi_lite",
              "clk_wiz_0/s_axi_lite"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vtiming_in",
              "v_tc_0/vtiming_out"
            ]
          },
          "axis_passthrough_mon_4_m_axis": {
            "interface_ports": [
              "video_in",
              "v_axi4s_vid_out_0/video_in"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "vid_clk",
              "rst_video_clk_wiz/slowest_sync_clk",
              "v_axi4s_vid_out_0/vid_io_out_clk",
              "v_tc_0/clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "rst_video_clk_wiz/dcm_locked",
              "locked"
            ]
          },
          "rst_ps8_0_300M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "clk_wiz_0/s_axi_aresetn",
              "v_axi4s_vid_out_0/aresetn",
              "v_tc_0/s_axi_aresetn"
            ]
          },
          "rst_video_clk_wiz_peripheral_aresetn": {
            "ports": [
              "rst_video_clk_wiz/peripheral_aresetn",
              "v_tc_0/resetn"
            ]
          },
          "v_axi4s_vid_out_0_vid_active_video": {
            "ports": [
              "v_axi4s_vid_out_0/vid_active_video",
              "vid_de"
            ]
          },
          "v_axi4s_vid_out_0_vid_data": {
            "ports": [
              "v_axi4s_vid_out_0/vid_data",
              "vid_data"
            ]
          },
          "v_axi4s_vid_out_0_vid_hsync": {
            "ports": [
              "v_axi4s_vid_out_0/vid_hsync",
              "vid_hs"
            ]
          },
          "v_axi4s_vid_out_0_vid_vsync": {
            "ports": [
              "v_axi4s_vid_out_0/vid_vsync",
              "vid_vs"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_0/gen_clken"
            ]
          },
          "v_tc_0_irq": {
            "ports": [
              "v_tc_0/irq",
              "irq"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "rst_video_clk_wiz/ext_reset_in",
              "v_tc_0/clken",
              "v_tc_0/s_axi_aclken"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "clk_wiz_0/s_axi_aclk",
              "v_axi4s_vid_out_0/aclk",
              "v_tc_0/s_axi_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "clk_in1",
              "clk_wiz_0/clk_in1"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "clk_wiz_0/clk_out2",
              "clk_out2"
            ]
          },
          "clk_wiz_0_clk_out3": {
            "ports": [
              "clk_wiz_0/clk_out3",
              "clk_out3"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "ch_1": {
        "interface_ports": {
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CTRL2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "vid_io_out_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dcm_locked": {
            "direction": "I"
          }
        },
        "components": {
          "axis_passthrough_mon_0": {
            "vlnv": "xilinx.com:user:axis_passthrough_monitor:1.0",
            "xci_name": "system_axis_passthrough_mon_0_8"
          },
          "v_tpg_0": {
            "vlnv": "xilinx.com:ip:v_tpg:8.0",
            "xci_name": "system_v_tpg_0_8",
            "parameters": {
              "HAS_AXI4_YUV422_YUV420": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "3840"
              },
              "MAX_ROWS": {
                "value": "2160"
              }
            }
          },
          "axis_switch_0": {
            "vlnv": "xilinx.com:ip:axis_switch:1.1",
            "xci_name": "system_axis_switch_0_5",
            "parameters": {
              "ROUTING_MODE": {
                "value": "1"
              }
            }
          },
          "v_tpg_1": {
            "vlnv": "xilinx.com:ip:v_tpg:8.0",
            "xci_name": "system_v_tpg_1_1",
            "parameters": {
              "HAS_AXI4_YUV422_YUV420": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "3840"
              },
              "MAX_ROWS": {
                "value": "2160"
              }
            }
          },
          "rst_video_clk_wiz": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_video_clk_wiz_2"
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "system_v_axi4s_vid_out_0_2",
            "parameters": {
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "v_tc_0": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "system_v_tc_0_2",
            "parameters": {
              "enable_detection": {
                "value": "false"
              },
              "max_clocks_per_line": {
                "value": "8192"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_4"
          },
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
            "xci_name": "system_v_vid_in_axi4s_0_1",
            "parameters": {
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "s_axi_CTRL2_1": {
            "interface_ports": [
              "s_axi_CTRL2",
              "v_tpg_1/s_axi_CTRL"
            ]
          },
          "S_AXI_CTRL1_1": {
            "interface_ports": [
              "S_AXI_CTRL1",
              "axis_switch_0/S_AXI_CTRL"
            ]
          },
          "axis_passthrough_mon_0_m_axis": {
            "interface_ports": [
              "M00_AXIS",
              "axis_passthrough_mon_0/m_axis"
            ]
          },
          "v_tpg_0_m_axis_video": {
            "interface_ports": [
              "v_tpg_0/m_axis_video",
              "axis_switch_0/S00_AXIS"
            ]
          },
          "ps8_0_axi_periph_M20_AXI": {
            "interface_ports": [
              "s_axi_CTRL",
              "v_tpg_0/s_axi_CTRL"
            ]
          },
          "v_tpg_1_m_axis_video": {
            "interface_ports": [
              "v_tpg_1/m_axis_video",
              "axis_switch_0/S01_AXIS"
            ]
          },
          "ps8_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S00_AXI",
              "axis_passthrough_mon_0/S00_AXI"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_tc_0/vtiming_out",
              "v_axi4s_vid_out_0/vtiming_in"
            ]
          },
          "axis_switch_0_M00_AXIS": {
            "interface_ports": [
              "axis_switch_0/M00_AXIS",
              "v_axi4s_vid_out_0/video_in"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/video_out",
              "axis_passthrough_mon_0/s_axis"
            ]
          },
          "ctrl_1": {
            "interface_ports": [
              "ctrl",
              "v_tc_0/ctrl"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vid_io_out",
              "v_vid_in_axi4s_0/vid_io_in"
            ]
          }
        },
        "nets": {
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "aclk",
              "axis_passthrough_mon_0/aclk",
              "axis_passthrough_mon_0/s00_axi_aclk",
              "v_tpg_0/ap_clk",
              "axis_switch_0/aclk",
              "v_tpg_1/ap_clk",
              "axis_switch_0/s_axi_ctrl_aclk",
              "v_tc_0/s_axi_aclk",
              "v_vid_in_axi4s_0/aclk",
              "v_axi4s_vid_out_0/aclk"
            ]
          },
          "rst_video_clk_wiz_peripheral_aresetn": {
            "ports": [
              "rst_video_clk_wiz/peripheral_aresetn",
              "v_tc_0/resetn"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "v_tc_0/clken",
              "v_tc_0/s_axi_aclken",
              "rst_video_clk_wiz/ext_reset_in",
              "v_axi4s_vid_out_0/aclken",
              "v_vid_in_axi4s_0/aclken",
              "v_vid_in_axi4s_0/axis_enable",
              "v_vid_in_axi4s_0/vid_io_in_ce"
            ]
          },
          "Net": {
            "ports": [
              "vid_io_out_clk",
              "v_tc_0/clk",
              "v_axi4s_vid_out_0/vid_io_out_clk",
              "rst_video_clk_wiz/slowest_sync_clk",
              "v_vid_in_axi4s_0/vid_io_in_clk"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_0/gen_clken"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axis_passthrough_mon_0/aresetn",
              "axis_passthrough_mon_0/s00_axi_aresetn",
              "v_tpg_0/ap_rst_n",
              "axis_switch_0/aresetn",
              "v_tpg_1/ap_rst_n",
              "axis_switch_0/s_axi_ctrl_aresetn",
              "v_tc_0/s_axi_aresetn",
              "v_axi4s_vid_out_0/aresetn",
              "v_vid_in_axi4s_0/aresetn"
            ]
          },
          "dcm_locked_1": {
            "ports": [
              "dcm_locked",
              "rst_video_clk_wiz/dcm_locked"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "processer_ss_M15_AXI": {
        "interface_ports": [
          "processer_ss/M15_AXI",
          "vdma_ss/S00_AXI"
        ]
      },
      "ch_1_M00_AXIS": {
        "interface_ports": [
          "ch_1/M00_AXIS",
          "vdma_ss/video_s1_in"
        ]
      },
      "ps8_0_axi_periph_M20_AXI": {
        "interface_ports": [
          "ch_0/s_axi_CTRL",
          "processer_ss/M02_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_GPIO_0": {
        "interface_ports": [
          "gpio",
          "processer_ss/gpio"
        ]
      },
      "S_AXI_HP0_FPD_1": {
        "interface_ports": [
          "processer_ss/S_AXI_HP0_FPD",
          "vdma_ss/M00_AXI"
        ]
      },
      "ps8_0_axi_periph_M17_AXI": {
        "interface_ports": [
          "processer_ss/M14_AXI",
          "vid_out_ss/ctrl"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "uart_0",
          "processer_ss/uart_0"
        ]
      },
      "ps8_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "processer_ss/M10_AXI",
          "vdma_ss/S_AXI_LITE_0"
        ]
      },
      "processer_ss_IIC_0_0": {
        "interface_ports": [
          "sil9136",
          "processer_ss/IIC_0"
        ]
      },
      "ps8_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ch_0/S00_AXI",
          "processer_ss/M00_AXI"
        ]
      },
      "S_AXI_LITE_1_1": {
        "interface_ports": [
          "processer_ss/M11_AXI",
          "vdma_ss/S_AXI_LITE_1"
        ]
      },
      "ch_0_M00_AXIS": {
        "interface_ports": [
          "ch_0/M00_AXIS",
          "vdma_ss/video_s0_in"
        ]
      },
      "ps8_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "processer_ss/M13_AXI",
          "vid_out_ss/s_axi_lite"
        ]
      },
      "axis_passthrough_mon_4_m_axis": {
        "interface_ports": [
          "vdma_ss/M_AXIS_MM2S",
          "vid_out_ss/video_in"
        ]
      },
      "processer_ss_M12_AXI": {
        "interface_ports": [
          "processer_ss/M12_AXI",
          "vdma_ss/S_AXI_LITE"
        ]
      },
      "processer_ss_M03_AXI1": {
        "interface_ports": [
          "processer_ss/M03_AXI",
          "ch_0/s_axi_CTRL2"
        ]
      },
      "processer_ss_M01_AXI1": {
        "interface_ports": [
          "processer_ss/M01_AXI",
          "ch_0/S_AXI_CTRL1"
        ]
      },
      "processer_ss_IIC_1_0": {
        "interface_ports": [
          "eeprom",
          "processer_ss/IIC_1"
        ]
      },
      "processer_ss_M04_AXI": {
        "interface_ports": [
          "processer_ss/M04_AXI",
          "ch_1/S00_AXI"
        ]
      },
      "processer_ss_M05_AXI": {
        "interface_ports": [
          "processer_ss/M05_AXI",
          "ch_1/S_AXI_CTRL1"
        ]
      },
      "processer_ss_M07_AXI": {
        "interface_ports": [
          "processer_ss/M07_AXI",
          "ch_1/s_axi_CTRL"
        ]
      },
      "processer_ss_M06_AXI": {
        "interface_ports": [
          "processer_ss/M06_AXI",
          "ch_1/ctrl"
        ]
      },
      "processer_ss_M16_AXI": {
        "interface_ports": [
          "processer_ss/M16_AXI",
          "ch_0/ctrl"
        ]
      },
      "s_axi_CTRL2_1": {
        "interface_ports": [
          "ch_1/s_axi_CTRL2",
          "processer_ss/M17_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "vid_out_ss/vid_clk",
          "vid_clk"
        ]
      },
      "rst_ps8_0_300M_peripheral_aresetn": {
        "ports": [
          "processer_ss/aresetn",
          "ch_0/aresetn",
          "vdma_ss/aresetn",
          "vid_out_ss/s_axi_aresetn",
          "ch_1/aresetn"
        ]
      },
      "v_axi4s_vid_out_0_vid_active_video": {
        "ports": [
          "vid_out_ss/vid_de",
          "vid_de"
        ]
      },
      "v_axi4s_vid_out_0_vid_data": {
        "ports": [
          "vid_out_ss/vid_data",
          "vid_data"
        ]
      },
      "v_axi4s_vid_out_0_vid_hsync": {
        "ports": [
          "vid_out_ss/vid_hs",
          "vid_hs"
        ]
      },
      "v_axi4s_vid_out_0_vid_vsync": {
        "ports": [
          "vid_out_ss/vid_vs",
          "vid_vs"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "processer_ss/pl_clk0",
          "ch_0/aclk",
          "vdma_ss/m_axi_mm2s_aclk",
          "vid_out_ss/s_axi_aclk",
          "ch_1/aclk"
        ]
      },
      "vdma_ss_s2mm_introut": {
        "ports": [
          "vdma_ss/s2mm_introut",
          "processer_ss/In1"
        ]
      },
      "vdma_ss_s2mm_introut1": {
        "ports": [
          "vdma_ss/s2mm_introut1",
          "processer_ss/In2"
        ]
      },
      "vdma_ss_mm2s_introut": {
        "ports": [
          "vdma_ss/mm2s_introut",
          "processer_ss/In3"
        ]
      },
      "clk_in1_1": {
        "ports": [
          "processer_ss/pl_clk1",
          "vid_out_ss/clk_in1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "eeprom_wp"
        ]
      },
      "vid_io_out_clk_1": {
        "ports": [
          "vid_out_ss/clk_out2",
          "ch_0/vid_io_out_clk"
        ]
      },
      "vid_io_out_clk_2": {
        "ports": [
          "vid_out_ss/clk_out3",
          "ch_1/vid_io_out_clk"
        ]
      },
      "dcm_locked_1": {
        "ports": [
          "vid_out_ss/locked",
          "ch_1/dcm_locked",
          "ch_0/dcm_locked"
        ]
      }
    },
    "addressing": {
      "/processer_ss/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_AXI_LITE_REG_0_S00_AXI_reg": {
                "address_block": "/processer_ss/AXI_LITE_REG_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00800A0000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/processer_ss/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x00800B0000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/vdma_ss/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x00800C0000",
                "range": "64K"
              },
              "SEG_axi_vdma_1_Reg": {
                "address_block": "/vdma_ss/axi_vdma_1/S_AXI_LITE/Reg",
                "offset": "0x00800D0000",
                "range": "64K"
              },
              "SEG_axi_vdma_2_Reg": {
                "address_block": "/vdma_ss/axi_vdma_2/S_AXI_LITE/Reg",
                "offset": "0x00800E0000",
                "range": "64K"
              },
              "SEG_axis_passthrough_mon_0_S00_AXI_reg": {
                "address_block": "/ch_0/axis_passthrough_mon_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_axis_passthrough_mon_0_S00_AXI_reg1": {
                "address_block": "/ch_1/axis_passthrough_mon_0/S00_AXI/S00_AXI_reg",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_axis_passthrough_mon_0_S00_AXI_reg2": {
                "address_block": "/vdma_ss/axis_passthrough_mon_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00800F0000",
                "range": "64K"
              },
              "SEG_axis_switch_0_Reg": {
                "address_block": "/ch_0/axis_switch_0/S_AXI_CTRL/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              },
              "SEG_axis_switch_0_Reg1": {
                "address_block": "/ch_1/axis_switch_0/S_AXI_CTRL/Reg",
                "offset": "0x0080060000",
                "range": "64K"
              },
              "SEG_clk_wiz_0_Reg": {
                "address_block": "/vid_out_ss/clk_wiz_0/s_axi_lite/Reg",
                "offset": "0x0080100000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/ch_0/v_tc_0/ctrl/Reg",
                "offset": "0x0080020000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg1": {
                "address_block": "/ch_1/v_tc_0/ctrl/Reg",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg2": {
                "address_block": "/vid_out_ss/v_tc_0/ctrl/Reg",
                "offset": "0x0080110000",
                "range": "64K"
              },
              "SEG_v_tpg_0_Reg": {
                "address_block": "/ch_0/v_tpg_0/s_axi_CTRL/Reg",
                "offset": "0x0080030000",
                "range": "64K"
              },
              "SEG_v_tpg_0_Reg1": {
                "address_block": "/ch_1/v_tpg_0/s_axi_CTRL/Reg",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_v_tpg_1_Reg": {
                "address_block": "/ch_0/v_tpg_1/s_axi_CTRL/Reg",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_v_tpg_1_Reg1": {
                "address_block": "/ch_1/v_tpg_1/s_axi_CTRL/Reg",
                "offset": "0x0080090000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/vdma_ss/axi_vdma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/vdma_ss/axi_vdma_1": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/vdma_ss/axi_vdma_2": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/processer_ss/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}