set clock_constraint { \
    name clk \
    module hls_cropping_vert_strm \
    port ap_clk \
    period 17 \
    uncertainty 2.125 \
}

set all_path {}

set false_path {}

