{"url": "https://www.ics.uci.edu/~aces/conferences.htm", "content": "<html>\r\n\r\n<head>\r\n<meta http-equiv=\"Content-Type\" content=\"text/html; charset=windows-1252\">\r\n<title>Conferences</title>\r\n<meta name=\"GENERATOR\" content=\"Microsoft FrontPage 5.0\">\r\n<meta name=\"ProgId\" content=\"FrontPage.Editor.Document\">\r\n<meta name=\"Microsoft Theme\" content=\"none, default\">\r\n<meta name=\"Microsoft Border\" content=\"none, default\">\r\n</head>\r\n\r\n<body>\r\n\r\n<div align=\"left\" style=\"width: 695; height: 117\">\r\n\r\n<div align=\"left\">\r\n<table border=\"1\" cellspacing=\"1\" style=\"border-collapse: collapse; border: 1px solid #000080\" bordercolor=\"#111111\" width=\"701\" id=\"AutoNumber6\">\r\n  <tr>\r\n    <td width=\"699\">\r\n    <img border=\"0\" src=\"images/Architectures.jpg\" width=\"695\" height=\"67\"></td>\r\n  </tr>\r\n</table>\r\n</div>\r\n\r\n<div align=\"left\" style=\"width: 717; height: 44\">\r\n  <!--webbot CLIENTSIDE \r\nbot=\"Ws4FpEx\" MODULEID=\"'navbars (Project)\\bar1_off.xws'\" PREVIEW=\"&lt;img src='images/navbar/bar1.gif?0F40C860' editor='Webstyle4' border='0'&gt;\" startspan  --><script src=\"xaramenu.js\"></script><script Webstyle4 src=\"images/navbar/bar1.js\"></script><noscript><img src=\"images/navbar/bar1.gif?0F40C860\" editor=\"Webstyle4\"></noscript><!--webbot \r\nbot=\"Ws4FpEx\" endspan  --></div>\r\n\r\n</div>\r\n\r\n<table border=\"2\" cellpadding=\"4\" cellspacing=\"4\" style=\"border:1px solid #000080; border-collapse: collapse\" width=\"701\" id=\"AutoNumber3\">\r\n  <tr>\r\n    <td width=\"100%\" bgcolor=\"#000080\">\r\n    <p align=\"center\">\r\n    <b><font size=\"2\" face=\"Arial\" color=\"#FFCC00\">Conferences</font></b></tr>\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"100%\" id=\"AutoNumber7\">\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C1</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">D.D. \r\n    Gajski, N.D. Dutt and B.M. Pangrle, \u201cSilicon Compilation: A Tutorial<i>,\u201d \r\n    Proceedings of the IEEE Custom Integrated Circuits Conference</i>, \r\n    Rochester, NY, May 1986. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C2</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\" style=\"font-size: 9pt\">N.D. \r\n    Dutt and D.D. Gajski, \u201cDesigner Controlled Behavioral Synthesis<i>,\u201d \r\n    Proceedings of the ACM/IEEE 26th Design Automation Conference</i>, Las \r\n    Vegas, NV, June 1989, pp. 754-757.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C3</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">\r\n    N.D. Dutt and D.D. Gajski, \u201cEXEL: A Language for Interactive Behavioral \r\n    Synthesis<i>,\u201d Proceedings of the IFIP/ACM Ninth International Symposium on \r\n    Computer Hardware Description Languages (CHDL 89), </i>Washington DC, \r\n    June&nbsp;1989, pp. 3-17. </span><b><span style=\"font-size: 9pt\">BEST PAPER \r\n        AWARD</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C4</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\" style=\"font-size: 9pt\">N.D. \r\n    Dutt, \u201cLEGEND: A Language for Generic Component Library Description<i>,\u201d \r\n    Proceedings of the IEEE 1990 International Conference on Computer Languages</i>, \r\n        March 1990, pp. 198-207.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C5</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\" style=\"font-size: 9pt\">N.D. \r\n    Dutt, T. Hadley and D.D. Gajski, \u201cAn Intermediate Representation for \r\n    Behavioral Synthesis,\u201d <i>Proceedings of the ACM/IEEE 27th Design Automation \r\n    Conference</i>, June 1990, pp. 14-19.&nbsp; </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C6</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, \r\n    \u201cGeneric Component Library Characterization for High Level Synthesis,\u201d <i>\r\n    VLSI Design 91, The Fourth CSI/IEEE International Symposium on VLSI Design</i>, \r\n    New Delhi, India, January 1991, pp. 5-10. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C7</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">\r\n    N.D. Dutt, J. Cho and T. Hadley, \u201cA User Interface for Behavioral VHDL \r\n    Modeling,\u201d <i>Proceedings of the IFIP/ACM Tenth International Symposium on \r\n    Computer Hardware Description Languages (CHDL 91</i>), Marseille, France, \r\n    April&nbsp;1991, pp.&nbsp;375-390. </span><b><span style=\"font-size: 9pt\">BEST PAPER \r\n    AWARD</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C8</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt and \r\n    J.R. Kipps, \u201cBridging High Level Synthesis to RTL Technology Libraries,\u201d <i>\r\n    Proceedings of the ACM/IEEE 28th Design Automation Conference</i>, June \r\n    1991, pp. 526-529. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C9</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \u201cHarmonic Scheduling of Linear Recurrences in Digital \r\n    Filter Design,\u201d <i>Proceedings of the 1st European Design Automation \r\n    Conference</i>, September 1992, pp. 396-401. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C10</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">D.D. \r\n    Gajski and N.D. Dutt, \u201cBenchmarking and the Art of Synthesis Tool Comparison<i>,\u201d \r\n    Proceedings IFIP Workshop on Control-Dominated Synthesis from a \r\n    Register-Transfer Level Description</i>, September 1992, pp. 439-453. <i>\r\n    (Invited Paper)</i>. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C11</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">R. Ang and N.D. \r\n    Dutt, \u201cEquivalent Design Representations and Transformations for Interactive \r\n    Rescheduling,\u201d <i>Proceedings of International Conference on Computer-Aided \r\n    Design (ICCAD-92)</i>, November 1992, pp. 332-335. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C12</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Capitanio, \r\n    N.D. Dutt and A. Nicolau, \u201cPartitioned Register Files for VLIWs: A \r\n    Preliminary Analysis of Tradeoffs,\u201d <i>MICRO-25: The 25th Annual \r\n    International Symposium on Microarchitecture</i>, Portland, OR, December \r\n    1992. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C13</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \u201cOptimal Scheduling of Recursive Digital Filters with \r\n    Resource Constraints,\u201d <i>Proceedings of 1992 International Computer </i>\r\n    </span><span style=\"font-size: 9pt\"><i><span style=\"font-family: Arial\">\r\n    Symposium</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">, \r\n    Taiwan, December 1992.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C14</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \u201cHarmonic Scheduling: A Technique for Scheduling Beyond \r\n    Loop-Carried Dependencies,\u201d <i>Proceedings of VLSI Design 1993</i>, January \r\n    1993, pp. 198-201. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C15</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">R. Ang and N.D. \r\n    Dutt, \u201cA Representation for the Binding of RT-Component Functionality to HDL \r\n    Behavior,\u201d <i>Proceedings of the IFIP/ACM Eleventh International Conference \r\n    on Hardware Description Languages (CHDL 93</i>), Ottawa, Canada, April 1993, \r\n    pp. 263-280.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C16</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt, A. Nicolau and K.S. Siu, \u201cHigh-Level Synthesis of Scalable \r\n    Architectures for IIR Filters Using Multichip Modules,\u201d <i>Proceedings of \r\n    the ACM/IEEE 30th Design Automation Conference</i>, June 1993, pp. 336-342. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C17</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \u201cMCM-Based Architectural Synthesis of IIR Digital \r\n    Filters,\u201d <i>Proceedings of the Conference on CAD/Graphics 93</i>, Beijing, \r\n    China, 1993. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C18</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \u201cRegular Schedules for Scalable Design of IIR Filters,\u201d\r\n    <i>Proceedings of the 2nd European Design Automation Conference</i>, \r\n    September 1993. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C19</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">C. Ramachandran, \r\n    P.K. Jha, F. Kurdahi and N.D. Dutt, \u201cTowards More Realistic Physical Design \r\n    Models for High-Level Synthesis,\u201d <i>Proceedings of ICVC-93</i>, November \r\n    1993. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C20</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt and \r\n    P.K. Jha, \u201cRT Component Sets for High-Level Design Applications,\u201d <i>The 1st \r\n    IEEE Asia Pacific Conference on Hardware Description Languages, Standards \r\n    and Applications</i>, Brisbane, Australia, December 1993, pp. 43-54. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C21</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, N.D. \r\n    Dutt and A. Nicolau, \u201cUltra-Fine Grain Template Driven Synthesis,\u201d <i>\r\n    Proceedings of VLSI Design 1994</i>, January 1994, pp. 25-28.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C22</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha and N.D. Dutt, \u201cRapid Technology Projection for High-Level Synthesis,\u201d\r\n    <i>Proceedings of VLSI Design 1994</i>, January 1994, pp. 155-158.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C23</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha, C. Ramachandran, N.D. Dutt and F. Kurdahi, \u201cAn Empirical Study in the \r\n    Effects of Physical Design in High-Level Synthesis<i>,\u201d Proceedings of VLSI \r\n    Design 1994</i>, January 1994, pp. 11-16.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C24</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">R. Ang and N.D. \r\n    Dutt, \u201cAn Algorithm for the Allocation of Functional Units from Realistic \r\n    Libraries<i>,\u201d Proceedings of the Seventh International Symposium on \r\n    High-Level Synthesis (HLSS94)</i>, May 1994, pp. 164-169. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C25</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Parameswaran, \r\n    P.K. Jha and N.D. Dutt, \u201cResynthesizing Controllers for Minimum Execution \r\n    Time<i>,\u201d The 2nd </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Asia Pacific Conference on Hardware \r\n    Description Languages</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">, \r\n    Toyohashi, Japan, October 1994. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C26</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, N.D. \r\n    Dutt and A. Nicolau, \u201cMinimization of Memory Traffic in High-Level Synthesis<i>,\u201d \r\n    Proceedings of the 31st ACM/IEEE Design Automation Conference</i>, June \r\n        1994, pp. 149-154.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C27</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Capitanio, \r\n    N.D. Dutt and A. Nicolau, \u201cAllocation of Multiple Register Files for VLIW \r\n    Architectures<i>,\u201d Proceedings of the 1994 International Conference on \r\n    Parallel Processing</i>, August 1994. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C28</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau and N.D. Dutt, \u201cIntegrating Program Transformations in the \r\n    Memory-Based Synthesis of Image and Video Algorithms,\u201d <i>Proceedings of the \r\n    1994 International Conference on Computer-Aided Design (ICCAD-94</i>), \r\n    November 1994, pp. 27-30.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C29</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Oum, F. \r\n    Kurdahi and N.D. Dutt, \u201cComprehensive Lower Bound Estimation from Behavioral \r\n    Descriptions,\u201d&nbsp; <i>Proceedings of the 1994 International Conference on \r\n    Computer-Aided Design (ICCAD-94)</i>, November 1994, pp.&nbsp;182&#8209;187.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C30</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Conradi and \r\n    N.D. Dutt, \u201cA Compound Information Model for High-Level Synthesis<i>,\u201d \r\n    Proceedings of the 4th International IFIP 10.5 Working Conference on \r\n    Electronic Design Automation Frameworks (EDAF-94)</i>, December&nbsp;1994, pp. \r\n    189-198. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C31</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">F. Onion,&nbsp; A. \r\n    Nicolau and N.D. Dutt, \u201cIncorporating Compiler Feedback into the Design of \r\n    ASIPs,\u201d <i>Proceedings of the 1995 European Design and Test Conference (ED&amp;TC \r\n    1995)</i>, March 1995, pp. 508-513.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C32</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha and N.D. Dutt, \u201cDesign Reuse through High-Level Library Mapping<i>,\u201d \r\n    Proceedings of the 1995 European Design and Test Conference (ED&amp;TC 1995)</i>, \r\n    March 1995, pp. 345-350.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C33</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Parameswaran, \r\n    P.K. Jha and N.D. Dutt, \u201cReclocking for High-Level Synthesis,\u201d <i>The First \r\n    Asia-Pacific Design Automation Conference (ASPDAC-95)</i>, Tokyo, Japan, \r\n    August 1995. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C34</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau, N.D. Dutt and K. Kennedy, \u201cOptimal Register Assignment to Loops for \r\n    Embedded Code Generation,\u201d <i>Proceedings of the 1995 International \r\n    Symposium on System Synthesis</i>, September 1995.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C35</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">F. Kurdahi, S. \r\n    Ohm, N.D. Dutt and M. Xu, \u201cA Comprehensive Estimation Technique for \r\n    High-Level Synthesis,\u201d&nbsp; <i>Proceedings of the 1995 International Symposium \r\n    on System Synthesis</i>, September 1995, pp. 122-127. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C36</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \u201cThe 1995 High-Level Synthesis Design Repository,\u201d <i>\r\n    Proceedings of the 1995 International Symposium on System Synthesis</i>, \r\n    September 1995, pp. 170-174. <i>Invited Paper</i>.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C37</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \u201cReducing Address Bus Transitions for Low Power Memory \r\n    Mapping<i>,\u201d Proceedings of the 1996 European Design &amp; Test Conference (ED&amp;TC</i>), \r\n    March 1996.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C38</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau, N.D. Dutt and K. Kennedy, \u201cA Method for Register Allocation to \r\n    Loops in Multiple Register File Architectures,\u201d <i>Proceedings of the 1996 \r\n    International Conference on Parallel Processing (IPPS\u201996)</i>, April 1996.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C39</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">T. Hironaka, A. \r\n    Halambi, A. Nicolau and N.D. Dutt, \u201cSpeculative Execution by Compiler \r\n    Supported Hardware Branch Prediction,\u201d <i>Proceedings of 1996 IPSJ ARC, \r\n    Proceedings of CPSY\u201996</i>, Ritsumeikan, Japan, May 1996.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C40</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \u201cLow-Power Mapping of Behavioral Arrays to Multiple \r\n    Memories<i>,\u201d Proceedings of the 1996 International Symposium on Low Power \r\n    Electronics and Design</i>, August 1996</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C41</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \u201cMemory Organization for Improved Data \r\n    Cache Performance in Embedded Processors,\u201d <i>Proceedings of the 1996 \r\n    International Symposium on System Synthesis</i>, November 1996.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C42</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \u201cBehavioral Array Mapping into Multiport Memories \r\n    Targeting Low Power<i>,\u201d Proceedings of VLSI Design 1997</i>, January 1997.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C43</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha and N.D. Dutt, \u201cLibrary Mapping for Memories,\u201d <i>Proceedings of the \r\n    1997 European Design and Test Conference (ED&amp;TC 1997)</i>, March 1997.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C44</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \u201cEfficient Utilization of Scratch-Pad \r\n    Memory in Embedded Processor Applications,\u201d <i>Proceedings of the 1997 \r\n    European Design and Test Conference (ED&amp;TC 1997)</i>, March 1997. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C45</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Panda, H. \r\n    Nakamura, N.D. Dutt and A. Nicolau, \u201cImproving Cache Performance through \r\n    Tiling and Data Alignment,\u201d <i>Proceedings of the 4th International \r\n    Symposium on Solving Irregularly Structured Problems in Parallel</i>,\u201d&nbsp; June \r\n    11-13, 1997.&nbsp; (<i>Invited Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C46</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \u201cArchitectural Exploration and Optimization \r\n    of Local Memory in Embedded Systems,\u201d <i>Proceedings of the 1997 \r\n    International Symposium on System Synthesis (ISSS\u201997)</i>, September 1997. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C47</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, \r\n    \u201cMemory Organization and Exploration for Embedded Systems-on-Silicon<i>,\u201d \r\n    Proceedings of the 1997 International Conference on VLSI and CAD (ICVC\u201997)</i>, \r\n    October 1997 (<i>Invited Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C48</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, H. Nakamura, N.D. Dutt and A. Nicolau, \u201cData Alignment for Improved \r\n    Data Cache Performance,\u201d&nbsp; <i>Proceedings of the International Conference on \r\n    Computer Design</i>,&nbsp; Austin, TX, October, 1997</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C49</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, S. \r\n    Malik, L. Augusteijn, B. Fu, A. Nicolau and C. Polychronopoulos, \u201cIf \r\n    Software is King for Systems-on-Silicon, What\u2019s New in Compilers?,\u201d <i>\r\n    Proceedings of the International Conference on Computer Design</i>, Austin, \r\n    TX, October, 1997. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C50</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \u201cExploiting Off-Chip Memory Access Modes in \r\n    High-Level Synthesis,\u201d <i>Proceedings of the 1997 International Conference \r\n    on Computer-Aided Design (ICCAD-97),</i> November 1997.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C51</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \u201cData Cache Sizing for Embedded Processor \r\n    Applications,\u201d<i> Proceedings of the 1998 Design, Automation and Test in </i>\r\n    </span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference (DATE-98)</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">, \r\n    February 1998.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C52</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Gr\u00fcn, F. \r\n    Balasa and N.D. Dutt, \u201cMemory Size Estimation for Multimedia Applications,\u201d\r\n    <i>Proceedings of the 6th International Workshop on Hardware/Software \r\n    Co-Design (CODES/CASHE\u201998)</i>, Seattle, WA, March&nbsp;15&#8209;18,&nbsp;1998.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C53</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau and N.D. Dutt, \u201cCopy Elimination for Parallelizing Compilers,\u201d <i>\r\n    Proceedings of LCPC\u201998: The 11th International Workshop on Languages and \r\n    Compilers for Parallel Computing</i>, August 1998. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C54</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Khare, P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \u201cHigh-Level Synthesis with Synchronous \r\n    DRAMs,\u201d <i>Proceedings of SASIMI\u201998: The Eighth Workshop on Synthesis and \r\n    System Integration of Mixed Technologies</i>, October 1998.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C55</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt and A. \r\n    Nicolau, \u201cSupporting Architectural Exploration of Embedded Systems-on-Chip \r\n    through Software Toolkit Generation<i>,\u201d Proceedings of SASIMI\u201998: The \r\n    Eighth Workshop on Synthesis and System Integration of Mixed Technologies</i>, \r\n    October 1998 (<i>Invited Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C56</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, P. \r\n    Gr\u00fcn, V. Ganesh, A. Khare, N.D. Dutt and A. Nicolau, \u201cEXPRESSION: A Language \r\n    for Architectural Exploration through Compiler/Simulator Retargetability<i>,\u201d \r\n    Proceedings of the 1999 Design, Automation and&nbsp; Test in Europe Conference \r\n    (DATE-99)</i>, March 1999.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C57</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Khare, N. \r\n    Savoiu, A. Halambi, P. Gr\u00fcn, N.D. Dutt and A. Nicolau, \u201cV-SAT: A Visual \r\n    Specification and Analysis Tool for System-on-Chip Exploration,\u201d <i>\r\n    Proceedings of the 1999 Digital System Workshop, Euromicro\u201999</i>, September \r\n    1999.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C58</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama, A. \r\n    Halambi, P. Gr\u00fcn, N.D. Dutt and A. Nicolau, &quot;Architectural Description \r\n    Languages for Systems-on-Chip Design,&quot; <i>Proceedings of the 1999 Asia \r\n    Pacific Conference on Chip Design Languages (APChDL'99)</i>, October 1999.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C59</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, H. \r\n    Tomiyama, P. Gr\u00fcn, N.D. Dutt and A. Nicolau, \u201cAutomatic Software Toolkit \r\n    Generation for Embedded Systems-on-Chip,\u201d <i>Proceedings of the 1999 \r\n    International Conference on VLSI and CAD (ICVC\u201999)</i>,&nbsp; October 1999 (<i>Invited \r\n    Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C60</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <b><span style=\"font-style: normal; font-variant: normal; font-weight: normal; font-size: 9pt; font-family: Arial\">&nbsp;</span></b><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama, A. \r\n    Halambi, P. Gr\u00fcn, N.D. Dutt and A. Nicolau, &quot;Modeling and Verification of \r\n    Processor Pipelines in SOC Design Exploration,\u201d&nbsp; <i>Proceedings of the IEEE \r\n    International High Level Design Validationa and Test Workshop (HLDVT'99),</i> \r\n    November 1999.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C61</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Gr\u00fcn, A. \r\n    Halambi, N.D. Dutt and A. Nicolau, \u201cRTGEN: An Algorithm for Automatic \r\n    Generation of Reservation Tables from Architectural Descriptions,\u201d<i> \r\n    Proceedings of the 1999 International Symposium on System Synthesis (ISSS&#8209;99)</i>, \r\n    November 1999.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C62</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">F. Catthoor, N. \r\n    Dutt and C. Kozyrakis, \u201cHot Topic Session: How to Solve the Current Memory \r\n    Access and Data Transfer Bottlenecks: at the Processor Architecture or at \r\n    the Compiler Level?,\u201d <i>Proceedings of the 2000 Design, Automation and&nbsp; \r\n    Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference (DATE-2000</span></i></span><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">), \r\n    March 2000.&nbsp; </span><b><span style=\"font-size: 9pt\">&nbsp;(Invited Paper)</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C63</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, R. \r\n    Cornea, P. Grun, N. Dutt and A. Nicolau, \u201cArchitecture Exploration of \r\n    Parameterizable EPIC SOC Architectures,\u201d<i> Proceedings of the 2000 Design, \r\n    Automation and&nbsp; Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference, (DATE-2000</span></i></span><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">), \r\n    March 2000.&nbsp;&nbsp; </span><b><span style=\"font-size: 9pt\">(Poster Paper)</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C64</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Datta, S. \r\n    Choudhury, A. Basu, H. Tomiyama, and N. Dutt, \u201cTask Layout Generation to \r\n    Minimize Cache Miss Penalty for Preemptive Real Time Tasks: An ILP \r\n    Approach,\u201d<i>Proc. of 9th Workshop on Synthesis and System Integration of \r\n    Mixed Technologies (SASIMI 2000), </i>pp. 202--208, Kyoto, Japan, April \r\n    2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C65</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama and \r\n    N. Dutt, \u201cProgram Path Analysis to Bound Cache-Related Preemption Delay in \r\n    Preemptive Real-Time Systems,\u201d <i>Proc. of the 8th International Workshop on \r\n    Hardware/Software Codesign (CODES2000),</i> pp. 67--71, San Diego, CA, USA, \r\n    May 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C66</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun,&nbsp; N. \r\n    Dutt and A. Nicolau, \u201cMemory aware compilation through accurate timing \r\n    extraction,\u201d <i>Proceedings of the 37th Design Automation Conference \r\n    (DAC-2000</i>), June 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C67</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">L. Nachtergaele, \r\n    V. Tiwari and N. Dutt, \u201cSystem and Architecture-level Power Reduction of \r\n    Microprocessor-based Communication and Multi-media Applications,\u201d embedded \r\n    tutorial in <i>Proceedings of the International Conference on Computer-Aided \r\n    Design 2000 (ICCAD-2000</i>), November 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C68</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun, N. Dutt \r\n    and A. Nicolau, \u201cMIST: An Algorithm for Memory Miss Traffic Management,\u201d <i>\r\n    Proceedings of the International Conference on Computer-Aided Design 2000 \r\n    (ICCAD-2000)</i>, November 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C69</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama, T. \r\n    Yoshino&nbsp; and N. Dutt, \u201cVerification of In-Order Execution in Processor \r\n    Pipelines,\u201d <i>Proceedings of the IEEE International High Level Design \r\n    Validation and Test Workshop (HLDVT'00),</i> November 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C70</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, P. \r\n    Grun, N. Dutt and A. Nicolau, \u201cProcessor-Memory Co-Exploration,\u201d <i>\r\n    Proceedings of the VLSI Design 2001 Conference,</i> January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C71</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Datta, S. \r\n    Choudhury, A. Basu, H. Tomiyama, and N. Dutt, \u201cSatisfying Timing Constraints \r\n    of Preemptive Real-Time Tasks through Task Layout Techniques,\u201d <i>\r\n    Proceedings of the VLSI Design 2001 Conference, </i>January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C72</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N. Dutt, A. \r\n    Nicolau, H. Tomiyama and A. Halambi, \u201cNew Directions in Compiler Technology \r\n    for Embedded Systems,\u201d <i>Proc. Asia and South Pacific Design Automation \r\n    Conference (ASP-DAC 2001),</i> Yokohama, Japan, January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C73</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Azevedo, R. \r\n    Cornea, I. Issenin, R. Gupta, A. Nicolau and N. Dutt, \u201cArchitectural and \r\n    Compiler Strategies for Dynamic Power Management in the COPPER Project,\u201d <i>\r\n    Proceedings of the IWIA, </i>January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C74</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun, N. Dutt \r\n    and A. Nicolau, \u201cAccess Pattern based Local Memory Customization for Low \r\n    Power Embedded Systems,\u201d <i>Proceedings of the 2001 Design, Automation and&nbsp; \r\n    Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference (DATE-2001),</span></i></span><span style=\"font-size: 9pt; font-family: Arial\"> \r\n    March 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C75</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. \r\n    Savoiu, S. Kim, N.D. Dutt, R.K. Gupta and A. Nicolau, \u201cSpeculation \r\n    Techniques for High-Level Synthesis of Control Intensive Designs,\u201d <i>\r\n    Proceedings of the 38th DAC, </i>June 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C76</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, \r\n    D. Hirschberg, N.D. Dutt, \u201cLow Power Address Encoding using Self-Organizing \r\n    Lists,\u201d <i>Proceedings of ISLPED-01</i>, August 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C77</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun,&nbsp; N. \r\n    Dutt and A. Nicolau, \u201cAPEX: Access Pattern Based Memory Exploration,\u201d <i>\r\n    Proceedings of the 2001 International Symposium on System Synthesis \r\n    (ISSS-2001)</i>, pp.&nbsp;25-32,&nbsp; October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C78</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. \r\n    Savoiu, N.D. Dutt, R.K. Gupta and A. Nicolau, \u201cConditional Speculation and \r\n    its Effects on Performance and Area for High-Level Synthesis,\u201d <i>\r\n    Proceedings of the 2001 International Symposium on System Synthesis \r\n    (ISSS-2001), </i>pp. 171-176, October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C79</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, J. \r\n    Astrom, N.D. Dutt, A. Nicolau, \u201cFunctional Abstraction Driven Design Space \r\n    Exploration of Heterogeneous Programmable Architectures,\u201d <i>Proceedings of \r\n    the 2001 International Symposium on System Synthesis (ISSS-2001),</i> pp. \r\n    256-261,&nbsp; October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C80</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, F. \r\n    Rousseau, N. Dutt, A. Nicolau, \u201cArchitecture Description Language Driven \r\n    Design Space Exploration in the Presence of Coprocessors,\u201d <i>Proceedings of \r\n    the 10<sup>th</sup> Workshop on Synthesis and System Integration of Mixed \r\n    Technologies (SASIMI 2001), </i>October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C81</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, N. \r\n    Dutt, A. Nicolau, \u201cAutomatic Validation of Pipeline Specifications,\u201d \r\n    Proceedings of the IEEE International High Level Design Validation and Test&nbsp; \r\n    Workshop (HLDVT'01), pp. 9-13, November 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C82</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, H. \r\n    Tomiyama, A. Halambi, P. Grun, N. Dutt, A. Nicolau, \u201cAutomatic Modeling and \r\n    Validation of Pipeline Specifications driven by an Architecture Description \r\n    Language,\u201d Proceedings of ASPDAC-2002/VLSI Design 2002, pp. 458-463,<i> </i>\r\n    January 2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C83</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, H. Tomiyama, N.D. Dutt and A. \r\n    Nicolau, \u201cAutomatic Verification of In-order Execution in Microprocessors \r\n    with Fragmented Pipeleines and Multicycle Functional Units,\u201d <i>Proceedings \r\n    of the 2002 Design, Automation and Test in Europe Conference (DATE-2002)</i>,&nbsp; \r\n        pp. 36-43, March 2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C84</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Azevedo, I. Issenin, R. Cornea, R. \r\n    Gupta, N. Dutt, A. Veidenbaum and A. Nicolau, \u201cProfile-based Dynamic Voltage \r\n    Scheduling using Program Checkpoints,\u201d <i>Proceedings of the 2002 Design, \r\n    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 168-175, \r\n    March 2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C85</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, A. Shrivastava, P. Biswas, N. \r\n    Dutt, and A. Nicolau, \u201cAn Efficient Compiler Technique for Code Size \r\n    Reduction using Reduced Bit-width ISAs,\u201d <i>Proceedings of the 2002 Design, \r\n    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 402-408, \r\n    March 2002</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C86</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Gr\u00fcn, N. Dutt, and A. Nicolau, \u201cMemory \r\n    System Connectivity Exploration,\u201d <i>Proceedings of the 2002 Design, \r\n    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 894-901, \r\n    March 2002</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C87</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. Savoiu, N.D. Dutt, R.K. \r\n    Gupta, A. Nicolau, T. Kam, M. Kishinevsky, S.&nbsp;Rotem, \u201cCoordinated \r\n    Transformations For High-Level Synthesis Of High Performance Microprocessor Blocks,\u201d <i>Proceedings of the 39<sup>th</sup> DAC</i>, June 2002,&nbsp; pp, \r\n    898-903. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C88</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, A. Shrivastava, P. Biswas, N. \r\n    Dutt, and A. Nicolau, \u201cA Design Space Exploration Framework for Reduced \r\n    Bit-width Instruction Set Architecture (rISA) Design,\u201d <i>Proceedings of the \r\n    2002 International Symposium on System Synthesis (ISSS-2002)</i>, pp. \r\n    120-125, Kyoto, Japan, October 2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C89</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, N. Dutt, and D. Hirschberg, \r\n    \u201cEfficient Power Reduction Techniques for Time Multiplexed Address Buses,\u201d\r\n    <i>&nbsp;&nbsp;Proceedings of the 2002 International Symposium on System Synthesis \r\n    (ISSS-2002)</i>, pp. 207-212, Kyoto, Japan, October 2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C90</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. Savoiu, N.D. Dutt, R.K. Gupta \r\n    and A. Nicolau, \u201cDynamic Common Sub-Expression Elimination during Scheduling \r\n    in High-Level Synthesis,\u201d <i>Proceedings of the 2002 International Symposium \r\n    on System Synthesis (ISSS-2002)</i>, pp. 261-266, Kyoto, Japan, October \r\n    2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C91</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra and N. Dutt,&nbsp; \u201cAutomatic \r\n    Functional Test Program Generation for Pipelined Processors using Model \r\n    Checking,\u201d <i>Proceedings of the High Level Design Validation and Test (HLDVT</i>), \r\n    Cannes, France, , pp. 99-103, October, 2002.</span><font face=\"Arial\"><span style=\"font-size: 9pt\"> </span>\r\n    </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C92</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi and N.D. Dutt, \u201cMapping \r\n    Loops on Coarse-Grain Reconfigurable Architectures using Memory Operation \r\n    Sharing,\u201d&nbsp; <i>Proceedings of the </i>1<sup>st</sup> <i>Workshop on \r\n    Application Specific Processors (WASP-1)</i>, Istanbul, Turkey, November \r\n    2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C93</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi and N.D. Dutt, \u201cEfficient \r\n    Instruction Encoding for Automatic Instruction Set Design of Configurable \r\n    ASIPs,\u201d <i>Proceedings of the International Conference on Computer-Aided \r\n    Design 2002 (ICCAD-2002)</i>, pp. 649-654,<i> </i>November 2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C94</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">P.R. Panda and N.D. Dutt, \u201cMemory \r\n    Architecture Exploration for Embedded Systems,\u201d <i>Proceedings of the 9<sup>th</sup> \r\n    International Conference on High Performance Computing (HiPC02), </i>\r\n    December 2002. </span> </span>\r\n    <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C95</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, K. Khouri and N.D. Dutt, \u201cA \r\n    Methodology for Accurate Modeling of Energy Dissipation in Array \r\n    Structures,\u201d<i> Proceedings of VLSI Design 2003</i>, January 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C96</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, \u201cSPARK: A \r\n    High-Level Synthesis Framework for Applying Parallelizing Compiler \r\n    Transformations,\u201d<i> Proceedings of VLSI Design 2003</i>, January 2003. (<b><i>BEST PAPER AWARD</i></b>)&nbsp; </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C97</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-family: Times-Roman\">M. Mamidipaka and \r\n    N.D. Dutt, </span></font><span style=\"font-size: 9pt\"><span style=\"font-family: Arial\">\u201c</span><font face=\"Arial\"><span style=\"font-family: Times-Roman\">On-chip \r\n    Stack based Memory Organization for Low Power Embedded Architectures</span></font><span style=\"font-family: Arial\">,\u201d\r\n    </span></span><font face=\"Arial\"><span style=\"font-size: 9pt\"><i><span style=\"font-family: Times-Roman\">\r\n    Proceedings of the 2003 Conference on</span></i><span style=\"font-family: Times-Roman\">\r\n    </span><i><span style=\"font-family: Times-Italic\">Design Automation and Test \r\n    in Europe (DATE-2003),</span></i></span><span style=\"font-size: 9pt; font-family: Times-Roman\"> \r\n    Germany (2003). </span></font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C98</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N.D. Dutt,&nbsp; R. Gupta and A. \r\n    Nicolau, \u201cDynamic Conditional Branch Balancing during the High-Level \r\n    Synthesis of Control-Intensive Design,\u201d <i>Proceedings of the 2003 \r\n    Conference on Design, Automation and Test in </i></span>\r\n        <span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2003</span></i><span style=\"font-family: Arial\">), \r\n    March 2003.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\">&nbsp;&nbsp;&nbsp;&nbsp;</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C99</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-family: Times-Roman\">R. \r\n    Cornea, N. D. Dutt, R. K. Gupta, I. Kr\u00fcger, A. Nicolau, D. Schmidt, S.K. \r\n    Shukla, </span></font><span style=\"font-size: 9pt\"><span style=\"font-family: Arial\">\u201c</span><font face=\"Arial\"><span style=\"font-family: Times-Roman\">FORGE: \r\n    A Framework for Optimization of Distributed Embedded Systems Software</span></font><span style=\"font-family: Arial\">,\u201d\r\n    </span><font face=\"Arial\"><span style=\"font-family: Times-Roman\">&nbsp;<i>Proceedings \r\n    of the 17th IEEE/ACM\r\n    <a href=\"http://www.ipdps.org/ipdps2004/\" style=\"color: blue; text-decoration: underline; text-underline: single\">\r\n    <span style=\"color: windowtext; text-decoration: none\">&nbsp;International \r\n    Parallel and Distributed Processing Symposium</span></a> </i></span></font>\r\n    <b><i><span style=\"font-family: Arial\">(</span></i></b><font face=\"Arial\"><i><span style=\"font-family: Times-Roman\">IPDPS \r\n    2003)</span></i><span style=\"font-family: Times-Roman\"> : 208</span></font></span><span style=\"font-size: 9pt; font-family: Arial\"> </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C100</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Reshadi, P. Mishra, and N.D. Dutt, \r\n    \u201cInstruction Set Compiled Simulation: A Technique for Fast and Flexible \r\n    Instruction Set Simulation,\u201d <i>Proceedings of Design Automation Conference \r\n    2003 (DAC 2003)</i> , pages xx-yy, Anaheim, USA, June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C101</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi, and N.D. Dutt, \u201cAn \r\n    Algorithm For Mapping Loops Onto Coarse-Grained Reconfigurable \r\n    Architectures,\u201d <i>Proceedings of&nbsp; the ACM 2003 Languages, Compilers, and \r\n    Tools for Embedded Systems (LCTES-03)</i>, pp. 183-188, <i>&nbsp;</i>San Diego, \r\n    USA,&nbsp; June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C102</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, A. Kejariwal, and N.D. Dutt, \r\n    \u201cRapid Exploration of Pipelined Processors through Automatic Generation of \r\n    RTL Models,\u201d <i>Proceedings of the IEEE 2003 Rapid Systems Prototyping \r\n    Workshop (RSP-2003</i>), pp. 226-232, San Diego, USA,&nbsp; June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C103</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi, and N.D. Dutt, \u201cEvaluating \r\n    Memory Architectures for Media Applications on Coarse-Grained Reconfigurable \r\n    Architectures,\u201d <i>Proceedings of IEEE 14th International Conference on \r\n    Application-specific Systems, Architectures and Processors (ASAP-2003),</i> \r\n    The Hague, Holland, June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C104</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi, and N.D. Dutt, \r\n    \u201cEnergy-Efficient Instruction Set Synthesis for Application Specific \r\n    Processors,\u201d <i>Proceedings of the International Symposium on Low Power \r\n    Electronics and Design (ISLPED-2003), </i>Seoul, Korea, pp. 330-333,&nbsp; August \r\n    2003.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C105</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra and N.D. Dutt, \u201cA Framework for \r\n    Validation of Programmable Embedded Systems driven by an Architecture \r\n    Description Language,\u201d&nbsp; <i>Proceedings of the 4th IEEE International \r\n    Workshop on Microprocessor Testing and Verification (MTV-2003), </i>Austin, \r\n    TX, June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C106</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n<font face=\"Arial\" style=\"font-size: 9pt\">M. Reshadi, \r\n    N. Bansal, P. Mishra, and N.D. Dutt, <span style=\"font-family: Times-Bold\">\r\n    &quot;An Efficient Retargetable Framework for Instruction-Set Simulation&quot;, \r\n    Proceedings of the </span><i><span style=\"font-family: Times-BoldItalic\">\r\n    International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS \r\n    ),</span></i><span style=\"font-family: Times-BoldItalic\">pp. 13-18, Newport \r\n    Beach, California</span><i><span style=\"font-family: Times-BoldItalic\">, \r\n    USA, October 1-3, 2003.</span></i><b><span style=\"font-family: Times-BoldItalic\">(BEST \r\n    PAPER AWARD)</span></b></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C107</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Luthra, S. Gupta, N.D. Dutt, R.K. Gupta, A. Nicolau,\r\n        </span><font face=\"Arial\"><span style=\"font-size: 9pt\"><i><span style=\"font-family: Times-Italic\">Interface Synthesis using \r\n    Memory Mapping for an FPGA Platform</span></i></span><span style=\"font-size: 9pt; font-family: Times-Roman\">,\u201d\r\n    <i>International Conference on Computer Design (ICCD),</i> October 2003.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C108</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <font face=\"Arial\" style=\"font-size: 9pt\">\r\n<span style=\"font-family: Times-Roman\">M. Reshadi and N.D. Dutt,\r\n    </span><i><span style=\"font-family: Times-BoldItalic\">&quot;</span></i><span style=\"font-family: Times-Roman\">Reducing \r\n    Compilation Time Overhead in Compiled Simulators,\u201d</span><i><span style=\"font-family: Times-BoldItalic\">\r\n    </span><span style=\"font-family: Times-Italic\">International Conference on \r\n    Computer Design (ICCD), October 2003</span></i><span style=\"font-family: Times-Italic\">.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C109</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <font face=\"Arial\" style=\"font-size: 9pt\">\r\n<span style=\"font-family: Times-Roman\">P. Biswas and N.D. Dutt, \r\n    \u201cReducing Code Size for Heterogeneous-Connectivity-Based VLIW DSPs through \r\n    Synthesis of Instruction Set Extensions,\u201d <i>Proc. Of the 2003 International \r\n    Conference on Compilers, Architectures and Synthesis for Embedded Systems \r\n    (CASES-2003</i>), Oct 30-Nov 1, 2003, San Jose, CA.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C110</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <font face=\"Arial\" style=\"font-size: 9pt\">S. Mohapatra, R. Cornea,&nbsp; N.D. Dutt, A. Nicolau, and N. \r\n    Venkatasubramanian, &quot; Integrated Power Management for Video Streaming to \r\n    Mobile Handheld Devices<span style=\"font-family: Times-Roman\">,\u201d </span><i>\r\n    ACM Multimedia '03 (Systems Track) (ACM&nbsp; SIGMM -03), </i>Berkeley, CA, 02-08 \r\n    November 2003.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C111</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">M. Mamidipaka, K. Khouri, N. D. Dutt, and M. Abadir,&quot; IDAP: A \r\n    Tool for High Level Power Estimation of Custom Array Structures,&quot; <i>\r\n    <span style=\"font-family: Times-Italic\">Proc. of Int'l Conference on \r\n    Computer Aided Design (ICCAD)</span></i>, San Jose, CA November 2003.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C112</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">\r\n    <i>S. Gupta</i>,\r\n    M. Luthra,\r\n    N.D. Dutt,\r\n    R.K. Gupta,\r\n    A. Nicolau, \u201c<i>Hardware and Interface Synthesis of FPGA Blocks using \r\n    Parallelizing Code Transformations</i>\r\n    International Conference on Parallel and Distributed Computing and Systems, \r\n    November 2003. (Invited Talk)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C113</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\">\r\n    <span style=\"font-size: 9pt\">M. Buss, T. Givargis and N.D. Dutt, \u201cExploring \r\n    Efficient Operating Points for Voltage Scaled Embedded Processor Cores,\u201d <i>\r\n    Proceedings of the 24<sup>th</sup> IEEE International Real-Time Systems \r\n    Symposium (RTSS 2003),</i> December 3-5, 2003, Cancun, Mexico.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C114</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\">\r\n        <span style=\"font-size: 9pt\">P. Mishra, A. Kejariwal, and N.D. Dutt,\r\n    <a href=\"http://www.ics.uci.edu/~pmishra/Publications/vlsi2004.html\" style=\"color: blue; text-decoration: underline; text-underline: single\">\r\n    <span style=\"color: windowtext; text-decoration: none\">Synthesis-driven \r\n    Exploration of Pipelined Embedded Processors</span></a>, <i>Proceedings of \r\n    the 2004 International Conference on VLSI Design, </i>Mumbai, India, January \r\n    5-9, 2004</span><i><span style=\"font-size: 9pt\">.</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C115</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Shrivastava and&nbsp; N.D. Dutt, \u201cEnergy \r\n    Efficient Code Generation Exploiting&nbsp; Reduced Bit-width Instruction Set \r\n    Architectures,\u201d Proceedings of ASPDAC-2004,<i> </i>January 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C116</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N.D. Dutt,&nbsp; \r\n        R. Gupta and A. Nicolau, \u201cLoop Shifting and Compaction for the High-Level Synthesis of \r\n    Designs with Complex Control Flow,\u201d <i>Proceedings of the 2004 Conference on \r\n    Design, Automation and Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2004</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">), \r\n    February 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C117</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra and N.D. Dutt, \u201cGraph-Based \r\n    Functional Test Program Generation for Pipelined Processors,\u201d <i>Proceedings \r\n    of the 2004 Conference on Design, Automation and Test in </i></span>\r\n        <span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2004</span></i><span style=\"font-family: Arial\">), \r\n    February 2004.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\">&nbsp;&nbsp;&nbsp;\r\n        </span> </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C118</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">I. Issenin, E. Brockmeyer, M. Miranda \r\n    and N.D. Dutt, \u201cData Reuse Analysis Techniques for Software-Controlled \r\n    Memory Hierarchies,\u201d <i>Proceedings of the 2004 Conference on Design, \r\n    Automation and Test in </i></span><span style=\"font-size: 9pt\"><i><span style=\"font-family: Arial\">Europe \r\n    (DATE 2004</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">), February 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C119</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Gordon-Ross, F. Vahid and N.D. Dutt, \r\n    \u201cAutomatic Tuning of Two-Level Caches to Embedded Applications\u201d <i>\r\n    Proceedings of the 2004 Conference on Design, Automation and Test in </i>\r\n        </span><span style=\"font-size: 9pt\"><i><span style=\"font-family: Arial\">Europe (DATE 2004</span></i><span style=\"font-family: Arial\">), \r\n    February 2004.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\">&nbsp;&nbsp;&nbsp;\r\n        </span> </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C120</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">N. Bansal, S. Gupta,&nbsp; N.D. Dutt, R. \r\n    Gupta and A. Nicolau, \u201cTowards Network Topology Exploraiton of Mesh-Based \r\n    Coarse-Grained Reconfigurable Architectures,\u201d <i>Proceedings of the 2004 \r\n    Conference on Design, Automation and Test in </i></span>\r\n        <span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2004</span></i><span style=\"font-family: Arial\">), \r\n    February 2004.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\"> </span> </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C121</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">H. van Antwerpen, N.D. Dutt, R. Gupta, \r\n    S. Mohapatra, C. Pereira, N. Venkatasubramanian, and R. von Vignau, \r\n    \u201cEnergy-Aware System Design for Wireless Multimedia,\u201d <i>Proceedings of the \r\n    2004 Conference on Design, Automation and Test in Europe (DATE 2004</i>), \r\n    February 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C122</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Banerjee and N.D. Dutt, \u201cFIFO Power \r\n    Optimization for On-Chip Networks,\u201d Proceedings of the International Great \r\n    Lakes VLSI Conference (GLVLSI-2004), Boston, April 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C123</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Pasricha, N.D. Dutt, \r\n        and M. Ben-Romdhane, \u201cExtending the Transaction Level Modeling Approach \r\n        for Fast Communication Architecture Exploration,\u201d<i> Proceedings of the Design \r\n    Automation Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C124</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Biswas, L. Pozzi, K. Atasu, V. \r\n    Choudhary, P. Ienne, and N.D. Dutt, \u201cIntroduction of Local Memory Elements \r\n    in Instruction Set Extensions,\u201d<i> Proceedings of the Design Automation \r\n    Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C125</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Kejariwal, S. Gupta,&nbsp; N.D. Dutt, R. \r\n    Gupta and A. Nicolau, \u201cProxy-based Partitioning of Watermarking Algorithms \r\n    for Reducing Energy Consumption in Mobile Devices,\u201d <i>Proceedings of the \r\n    Design Automation Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C126</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">N. Bansal, S. Gupta, N.D. Dutt, R. \r\n    Gupta and A. Nicolau, \u201cInterconnect-Aware Mapping of Applications to \r\n    Coarse-Grained Reconfigurable Architectures,\u201d <i>Proceedings of the 2004 \r\n    Conference on Field Programmable Logic (FPL 2004</i>), August 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C127</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\">\r\n        <span style=\"font-size: 9pt\">N. Dutt and P. Mishra, \u201cFunctional \r\n    Validation of Processors,\u201d <i>Proceedings of the 2004 EuroMicro Digital \r\n    System Design Conference (DSD 2004</i>), August 2004. <br></span> <i>\r\n        <span style=\"font-size: 9pt\">(Invited Keynote \r\n    Paper)</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C128</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Pasricha, N. Dutt, \r\n        M. Ben-Romdhane, \u201cFast Exploration of Bus-based On-chip Communication \r\n        Architectures\u201d, </span><span style=\"font-size: 9pt\">\r\n    <font face=\"Arial\"><span style=\"font-family: Times-Bold\">Proceedings of the\r\n    </span><i><span style=\"font-family: Times-BoldItalic\">International \r\n    Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS\r\n    </span></i></font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C129</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, K. Khouri, N. Dutt, and \r\n    M. Abadir, \u201cAnalytical Models for Leakage Power Estimation of Memory Array \r\n    Structures,\u201d </span><span style=\"font-size: 9pt\"><font face=\"Arial\">\r\n    <span style=\"font-family: Times-Bold\">Proceedings of the </span><i>\r\n    <span style=\"font-family: Times-BoldItalic\">International Symposium on \r\n    Hardware/Software Codesign and System Synthesis (CODES+ISSS </span></i>\r\n    </font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C130</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Banerjee and N. Dutt, \u201cEfficient \r\n    search space exploration for HW-SW Partitioning,\u201d </span>\r\n        <span style=\"font-size: 9pt\"><font face=\"Arial\">\r\n    <span style=\"font-family: Times-Bold\">Proceedings of the </span><i>\r\n    <span style=\"font-family: Times-BoldItalic\">International Symposium on \r\n    Hardware/Software Codesign and System Synthesis (CODES+ISSS </span></i>\r\n    </font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C131</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Shrivastava, E. Earlie, N. Dutt, A. \r\n    Nicolau, \u201cOperation Tables for Scheduling in the presence of&nbsp; Incomplete \r\n    Bypassing,\u201d </span><span style=\"font-size: 9pt\"><font face=\"Arial\"><span style=\"font-family: Times-Bold\">\r\n    Proceedings of the </span><i><span style=\"font-family: Times-BoldItalic\">\r\n    International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS\r\n    </span></i></font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C132</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, N. Dutt, and Y. Kashai, \u201cFunctional Verification of Pipelined \r\n    Processors:&nbsp; A Case Study,\u201d&nbsp; <i>Proceedings of the 5th IEEE International \r\n    Workshop on Microprocessor Testing and Verification (MTV-2004), </i>Austin, \r\n    TX, Sep. 9-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C133</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Seo and&nbsp; N.D. Dutt, \u201cA Generalized \r\n    Technique for Energy-efficient Operating Voltage Set-up in Dynamic Voltage \r\n    Scaled Processors,\u201d  Proceedings of <i>ASPDAC-2005</i>,<i> </i>\r\n    January 2005.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C134</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        S. Pasricha, N.D. Dutt, and M. Ben-Romdhane \u201cAutomated Throughput-Driven \r\n        Synthesis of Bus-Based Communication Architectures,\u201d <i>\r\n    Proceedings of ASPDAC-2005</i>,<i> </i>January 2005.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C135</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Shrivastava, E. Earlie, N. \r\n        Dutt, A. Nicolau, &quot;PBExplore: A Framework for Compiler-in-the-Loop \r\n        Exploration of Partial Bypassing in Embedded Processors&quot; Proceedings of \r\n        the 2005 Conference on Design, Automation and Test in Europe (DATE \r\n        2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C136</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">Partha Biswas, Sudarshan \r\n        Banerjee, Nikil Dutt, Laura Pozzi, and Paolo Ienne, &quot;ISEGEN: Generation \r\n        of High-Quality Instruction Set Extensions by Iterative Improvement&quot;, \r\n        Proceedings of the 2005 Conference on Design, Automation and Test in \r\n        Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C137</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">P. Mishra and N.D. Dutt, \r\n        &quot;Functional Coverage Driven Test Generation for Validation of Pipelined \r\n        Processors&quot;, Proceedings of the 2005 Conference on Design, Automation \r\n        and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C138</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">I. Issenin and N.D. Dutt, \r\n        &quot;FORAY-GEN: Automatic Generation of Affine Functions for Memory \r\n        Optimizations&quot;, Proceedings of the 2005 Conference on Design, Automation \r\n        and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C139</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">M. Reshadi and N.D. Dutt, \r\n        &quot;Generic Pipelined Processor Modeling and High Performance \r\n        Cycle-Accurate Simulator Generation&quot;, Proceedings of the 2005 Conference \r\n        on Design, Automation and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C140</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Mohapatra, R. Cornea, H. \r\n        Oh, K. Lee, M. Kim, N. Dutt, R.Gupta, A. Nicolau, S. Shukla, \r\n        N.Venkatasubramanian, &quot;A Cross-Layer Approach for Power-Performance \r\n        Optimization in Distributed Mobile Systems&quot;, Proceedings of the 19th \r\n        IEEE/ACM International Parallel and Distributed Processing Symposium (IPDPS \r\n        2005), April 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C141</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Gordon-Ross, F. Vahid and \r\n        N.D. Dutt, &quot;A First Look at the Interplay of Code Reordering and \r\n        Configurable Caches&quot;, Proceedings of the IEEE/ACM 2005 Great Lakes \r\n        Symposium on VLSI (GLSVLSI 2005), April 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C142</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">M. Kim, H. Oh, N. Dutt, A. \r\n        Nicolau, N.Venkatasubramanian, &quot;Probability-based Power Aware Error \r\n        Resilient Coding&quot;, Proceedings of the First International Workshop on \r\n        Services and Infrastructures for the Ubiquitous and Mobile Internet \r\n        (SIUMI\u00b905), June 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C143</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Pasricha, N.D. Dutt, E. \r\n        Bozorgzadeh, and M. Ben-Romdhane, &quot;Floorplan-aware Automated Synthesis \r\n        of Bus-based Communication Architectures&quot;, Proceedings of the Design \r\n        Automation Conference 2005 (DAC 2005), Anaheim, CA, June 2005. <b>(BEST \r\n        PAPER AWARD NOMINATION)</b></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C144</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Banerjee, E. Bozorgzadeh, \r\n        and N.D. Dutt, &quot;Physically-aware HW-SW Partitioning for Reconfigurable \r\n        Architectures with Partial Dynamic Reconfiguration&quot;, Proceedings of the \r\n        Design Automation Conference 2005 (DAC 2005), Anaheim, CA, June 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C145</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">K. Lee, N. Dutt, and \r\n        N.Venkatasubramanian, &quot;An Experimental Study on Energy Consumption of \r\n        Video Encryption for Mobile Handheld Devices&quot; IEEE International \r\n        Conference on Multimedia &amp; Expo (ICME 2005), Amsterdam, The Netherlands, \r\n        July 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C146</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Pasricha, N.D. Dutt and M. \r\n        Ben-Romdhane, &quot;Using TLM for Exploring Bus-based SoC Communication \r\n        Architectures&quot;, Proceedings of IEEE 16th International Conference on \r\n        Application-specific Systems, Architectures and Processors (ASAP-2005), \r\n        Greece, July 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C147</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Gordon-Ross, F. Vahid and \r\n        N.D. Dutt, &quot;Fast Configurable-Cache Tuning with a Unified Second-Level \r\n        Cache&quot;, Proceedings of the International Symposium on Low Power \r\n        Electronics and Design (ISLPED-2005), San Diego, CA, August 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C148</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Shrivastava, E. Earlie, N. \r\n        Dutt, A. Nicolau, &quot;Aggregating Processor Free Time for Energy \r\n        Reduction&quot;, Proceedings of the International Symposium on \r\n        Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005), \r\n        September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C149</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Oh, S. Ha and N. Dutt, \r\n        &quot;Shift Buffering Technique for Automatic Code Synthesis from Synchronous \r\n        Dataflow Graphs&quot;, Proceedings of the International Symposium on \r\n        Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005), \r\n        September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C150</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Kejariwal, S. Gupta, A. \r\n        Nicolau, N. Dutt, and R. Gupta, &quot;Energy Analysis of Multimedia \r\n        Watermarking on Mobile Handheld Devices&quot;, Proceedings of the IEEE 2005 \r\n        3rd Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA \r\n        2005), New York, September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><span style=\"font-weight: 700\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">C151</font></span></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Shrivastava, I. Issenin and \r\n        N.D. Dutt, &quot;Compilation Techniques for Energy Reduction In Horizontally \r\n        Partitioned Cache Architectures&quot;, Proc. Of the 2005 International \r\n        Conference on Compilers, Architectures and Synthesis for Embedded \r\n        Systems (CASES-2005), San Francisco, CA, September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><span style=\"font-weight: 700\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">C152</font></span></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Oh, N. Dutt and S. Ha, \r\n        &quot;Single Appearance Schedule with Dynamic Loop Count for Minimum Data \r\n        Buffer from Synchronous Dataflow Graphs&quot;, Proc. Of the 2005 \r\n        International Conference on Compilers, Architectures and Synthesis for \r\n        Embedded Systems (CASES-2005), San Francisco, CA, September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n    </table>\r\n  </tr>\r\n</table>\r\n\r\n<table border=\"2\" cellpadding=\"4\" cellspacing=\"4\" style=\"border:1px solid #000080; border-collapse: collapse\" width=\"701\" id=\"AutoNumber3\">\r\n  <tr>\r\n    <td width=\"100%\" bgcolor=\"#000080\">\r\n    <p align=\"center\"><b><font face=\"Arial\" size=\"2\" color=\"#FFCC00\">Workshops</font></b></tr>\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"100%\" id=\"AutoNumber8\">\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W1</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, \u201cA Language for Designer Controlled Behavioral Synthesis,\u201d <i>1989 \r\n    ACM/IEEE Physical Design Workshop</i>, Long Beach, CA, May 2, 1989 (<i>Invitation-only \r\n    workshop</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W2</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, \u201cAnnotated Textual State Tables: An Intermediate Representation for \r\n    Synthesis,\u201d <i>IEEE Design Automation Workshop</i>, Scottsdale, AZ, Jan 22, \r\n    1990 (<i>Invitation-only workshop</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W3</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt and J.R. Kipps, \u201cBridging High Level Synthesis to RTL Technology \r\n    Libraries,\u201d <i>ACM/IEEE Fifth International Workshop on High Level Synthesis</i>, \r\n    Buehlerhoehe, Germany, March 1991 (<i>Refereed by Program Committee</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W4</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P.K. \r\n    Jha and N.D. Dutt, \u201cRapid Estimation for Parameterized Components in \r\n    High-Level Synthesis<i>,\u201d ACM/IEEE Sixth International Workshop on High \r\n    Level Synthesis</i>, Dana Point, CA, November 1992 (<i>Refereed by Program \r\n    Committee</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W5</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P.K. \r\n    Jha and N.D. Dutt, \u201cGeneric Component Sets and Rapid Technology Projection \r\n    for High-Level Design Applications,\u201d <i>The 4th ACM/IEEE Physical Design \r\n    Workshop</i>, Lake Arrowhead, CA, April 1993 (<i>Refereed by Program \r\n    Committee</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W6</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">C. \r\n    Ramachandran, P.K. Jha, F. Kurdahi and N.D. Dutt, \u201cThe Effects of Variations \r\n    in Component Styles and Shapes on Functional Synthesis,\u201d <i>Proceedings of \r\n    The International IFIP Workshop on Logic and Architecture Synthesis</i>, \r\n    Grenoble, France, December 1993. (<i>Refereed by Program Committee</i>)</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W7</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, \u201cHigh-Level Synthesis for Real Architectures -- An Academic HLS View<i>,\u201d \r\n    1994 IEEE Winter VLSI Workshop</i>, La Jolla, CA, April 1994&nbsp; (<i>Invited \r\n    talk</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W8</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. \r\n    Novack, A. Nicolau and N.D. Dutt, \u201cA Unified Code Generation Approach Using \r\n    Mutation Scheduling,\u201d <i>First Workshop on Code Generation for Embedded \r\n    Processors</i>, Schloss Dagstuhl, Germany, August 1994 (<i>Invited talk and \r\n    paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W9</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. \r\n    Kolson, A. Nicolau and N.D. Dutt, \u201cRegister Allocation for Embedded \r\n    Processors with Non-Uniform Register Files,\u201d <i>Second Workshop on Code \r\n    Generation for Embedded Processors</i>, Belgium, March 1996 (<i>Invited talk</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W10</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, \r\n    \u201cSoftware Synthesis for Embedded Systems: What\u2019s new?,\u201d <i>1996 Dagstuhl \r\n    workshop on Design Automation for Embedded Systems</i>, Schloss Dagstuhl, \r\n    Germany, April 1996. (<i>Invited talk</i>)</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W11</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, Position Statement at the <i>National Science Foundation Workshop on \r\n    Future Research Directions in CAD for Electronic Systems</i>: \u201cPutting the \r\n    `D\u2019 Back in CAD,\u201d Seattle, WA, May 13-14, 1996.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W12</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. \r\n    Halambi, A. Nicolau and N.D. Dutt, \u201cRetaining Semantic Information for \r\n    Improved Code Generation<i>,\u201d Third Workshop on Code Generation for Embedded \r\n    Processors</i>, Haus Bommerholz, Witten, Germany, March 1998 (<i>Invited \r\n    talk</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W13</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">P. \r\n    Gr\u00fcn, A. Nicolau &amp; N.D. Dutt, &quot;Automatic Generation of a Software Toolkit \r\n    from EXPRESSION,&quot; <i>Fourth Workshop on Software and Compilers for Embedded \r\n    Systems, </i>St. Goar, Germany, August 1999.&nbsp; </span><i>\r\n    <span style=\"font-size: 9pt\">(Invited talk).</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W14</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. \r\n    Halambi, N.D. Dutt and A. Nicolau, &quot;Customizing Software Toolkits for \r\n    Embedded System-On-Chip,&quot; <i>International IFIP Workshop on Distributed and \r\n    Parallel Embedded Systems</i>(DIPES2000), Paderborn University, Germany, \r\n    October 2000. (<i>Refereed by Program Committee</i>)</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W15</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">P. \r\n    Grun, N.D. Dutt and A. Nicolau, &quot;Aggressive Memory-Aware Compilation,&quot; <i>\r\n    The 2nd Workshop on Intelligent Memory Systems,</i> In conjunction with <i>\r\n    ASPLOS-IX</i>, Boston Massachusetts, November 12, 2000 </span><i>\r\n    <span style=\"font-size: 9pt\">(Reviewed by Program Committee)</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W16</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">A. \r\n    Halambi, A. Shrivastava, N.D. Dutt and A. Nicolau, &quot;A Customizable Compiler \r\n    Framework for Embedded Systems,&quot; <i>Fifth Workshop on Software and Compilers \r\n    for Embedded Systems (SCOPES 2001),</i> St. Goar, Germany, March 2001 </span>\r\n    <i><span style=\"font-size: 9pt\">(Reviewed by Program Committee).</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W17</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">P. Mishra, F. Rousseau, N.D. Dutt and A. Nicolau, \r\n    \u201cArchitecture Description Language Driven Design Space Exploration in the \r\n    Presence of Coprocessors,\u201d <i>Proceedings of the 10<sup>th</sup>&nbsp; </i>(SASIMI \r\n    2001), October 2001. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W18</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">P. Mishra, N. Krishnamurthy, N. Dutt and M. Abadir, \u201cA \r\n    Property Checking Approach to Microprocessor Verification using Symbolic \r\n    Simulation,\u201d <i>Microprocessor Test and Verification (MTV),</i> Austin, \r\n    Texas, June 2002. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W19</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">R.&nbsp; Cornea, S. Mohapatra, N.D. Dutt, R.K. Gupta, I. Kreuger, \r\n    A. Nicolau, D. Schmidt, S.K. Shukla, and N. Venkatasubramanian, \u201cA \r\n    Model-Based Approach to System Specification for Distributed Real-time and \r\n    Embedded Systems,\u201d <i>9th IEEE Real-time/Embedded Technology and \r\n    Applications Symposium Workshop on Model-Driven Embedded Systems, (RTAS 2003</i>), \r\n    Washington, D.C., May 2003.(<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W20</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Mohapatra, R. Cornea,&nbsp; N.D. Dutt, A. Nicolau, and N. \r\n    Venkatasubramanian, \u201cPower-Aware Multimedia Streaming in Heterogenous \r\n    Multi-User Environments,\u201d<i> IFIP/IEEE International Workshop on&nbsp;&nbsp; \r\n    Concurrent Information Processing and Computing (CIPC 2003</i>)&nbsp; Sinaia, \r\n    Romania, July 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W21</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">R. Cornea, N.D. Dutt, R. \r\n        Gupta, S. Mohapatra, A. Nicolau, C. Pereira, S. Shukla and N.&nbsp;Venkatasubramanian, \r\n        \u201cServiceFORGE: A Software Architecture for Power and Quality Aware \r\n        Services,\u201d <i>International Workshop on Service-Based Software \r\n        Engineering (co-located with Formal Methods in Europe \u2013 FME)</i>, Pisa, \r\n        Italy, September 2003. (Refereed by Program Committee)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W22</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Pasricha, S. Mohapatra, M. Luthra, N.D. Dutt and N. \r\n    Venkatasubramanian, \u201cReducing Backlight Power Consumption for Streaming \r\n    Video Applications on Mobile Handheld Devices,\u201d First Workshop on Embedded \r\n    Systems for Real-Time Multimedia, Newport Beach, CA, October 3-4 2003. (<i>Refereed \r\n    by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W23</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Tomiyama, H. Takada and&nbsp; N.D. Dutt, \u201cData Organization \r\n    Exploration for Low Energy Address Buses,\u201d First Workshop on Embedded \r\n    Systems for Real-Time Multimedia, Newport Beach, CA, October 3-4 2003. (<i>Refereed \r\n    by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W24</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">N. Bansal, S. Gupta, N.D. Dutt and A. Nicolau, \u201cAnalysis \r\n    of&nbsp; Coarse-Grain Reconfigurable Architectures with Different Processing \r\n    Element Configurations,\u201d Second Workshop on Application-Specific Processors \r\n    (WASP\u201903), San Diego, CA, Dec. 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W25</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">R. Cornea,&nbsp; S. Mohapatra, N.D. Dutt, A. Nicolau, and N. \r\n    Venkatasubramanian, \u201cManaging Cross-Layer Constraints for Interactive Mobile \r\n    Multimedia,\u201d<i> Workshop on&nbsp;&nbsp; Constraint-aware Embedded Software,</i>&nbsp; \r\n    Cancun, December 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W26</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span class=\"spelle\">P.</span> <span class=\"spelle\">Biswas</span>,\r\n    <span class=\"spelle\">S.</span> <span class=\"spelle\">Banerjee</span>,\r\n    <span class=\"spelle\">N.</span> <span class=\"spelle\">Dutt, L</span>.\r\n    <span class=\"spelle\">Pozzi</span>,&nbsp; and P. <span class=\"spelle\">Ienne</span>,<i>\r\n    </i>&nbsp;\u201cFast Automated Generation of High-Quality Instruction Set Extensions \r\n    for Processor Customization,\u201d Third Workshop on Application-Specific \r\n    Processors (WASP\u201904), Stockholm, Sweden, September 2004. (<i>Refereed by \r\n    Program Committee</i>)</font></td>\r\n      </tr>\r\n    </table>\r\n  </tr>\r\n</table>\r\n\r\n<br>\r\n<table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"698\" id=\"AutoNumber7\">\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <p align=\"center\">\r\n<font size=\"1\" face=\"Arial\"><a href=\"http://www.ics.uci.edu/~aces/index.htm\">Home</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/projects.htm\">Projects</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/publications.htm\">Publications</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/news.htm\">News &amp; Events</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/people.htm\">People</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/sponsors.htm\">Sponsors</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/downloads.htm\">Downloads</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/links.htm\">Links</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/joinaces.htm\">Join ACES</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/aboutus.htm\">About Us</a></font></p>\r\n    </td>\r\n  </tr>\r\n</table>\r\n<br><table border=\"0\" cellspacing=\"1\" width=\"696\" id=\"AutoNumber2\" align=\"left\">\r\n    <tr>\r\n      <td width=\"692\" align=\"center\">\r\n<address align=\"center\">\r\n<span style=\"font-style: normal\">\r\n<!--webbot CLIENTSIDE \r\nbot=\"Ws4FpEx\" MODULEID=\"'navbars (Project)\\ACES.xws'\" PREVIEW=\"&lt;img src='images/ACES.gif?1935C307' editor='Webstyle4' border='0'&gt;\" startspan  --><img src=\"images/ACES.gif?1935C307\" editor=\"Webstyle4\" border=\"0\"><!--webbot \r\nbot=\"Ws4FpEx\" endspan  --></span></address>\r\n<address align=\"center\">\r\n  <font size=\"1\">Please e-mail your comments and suggestions to Sudeep Pasricha \r\n  (<a href=\"mailto:sudeep@ics.uci.edu\">sudeep@ics.uci.edu</a>) <br>\r\n  \u00a9 Copyright 1997-2004 ACES-UCI. All rights reserved </font></address>\r\n  <!-- Begin Nedstat Basic code -->\r\n<!-- Title: conf -->\r\n<!-- URL: http://www.ics.uci.edu/~aces/conferences.htm -->\r\n<script language=\"JavaScript\" type=\"text/javascript\" src=\"http://m1.nedstatbasic.net/basic.js\">\r\n</script>\r\n<script language=\"JavaScript\" type=\"text/javascript\" >\r\n<!--\r\nnedstatbasic(\"ADHW8w20pjGshv/rbpYCQ8ttZA3w\", 0);\r\n// -->\r\n</script>\r\n<noscript>\r\n<a target=\"_blank\" href=\"http://www.nedstatbasic.net/stats?ADHW8w20pjGshv/rbpYCQ8ttZA3w\"><img\r\nsrc=\"http://m1.nedstatbasic.net/n?id=ADHW8w20pjGshv/rbpYCQ8ttZA3w\"\r\nborder=\"0\" width=\"18\" height=\"18\"\r\nalt=\"Nedstat Basic - Free web site statistics\r\nPersonal homepage website counter\"></a><br>\r\n<a target=\"_blank\" href=\"http://www.nedstatbasic.net/\">Free counter</a></noscript>\r\n<!-- End Nedstat Basic code -->\r\n      </td>\r\n    </tr>\r\n  </table>\r\n\r\n&nbsp;</body></html>", "encoding": "Windows-1252"}