/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_13z ? celloutsig_1_3z[2] : celloutsig_1_15z;
  assign celloutsig_0_5z = celloutsig_0_3z[0] ? celloutsig_0_1z[1] : celloutsig_0_1z[0];
  assign celloutsig_0_7z = celloutsig_0_1z[1] ? celloutsig_0_0z : celloutsig_0_5z;
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_7z : celloutsig_0_1z[2];
  assign celloutsig_1_4z = celloutsig_1_3z[2] ? in_data[147] : in_data[139];
  assign celloutsig_1_11z = ~((celloutsig_1_10z[0] | celloutsig_1_3z[2]) & (celloutsig_1_2z[2] | celloutsig_1_1z));
  assign celloutsig_1_19z = ~(celloutsig_1_16z ^ celloutsig_1_0z[7]);
  assign celloutsig_1_10z = { celloutsig_1_5z[5:4], celloutsig_1_3z } + { in_data[102:101], celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_10z, celloutsig_0_3z } + { celloutsig_0_13z[3], celloutsig_0_0z, celloutsig_0_1z };
  reg [7:0] _09_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 8'h00;
    else _09_ <= { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z };
  assign out_data[7:0] = _09_;
  assign celloutsig_0_13z = { celloutsig_0_12z[2], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } & { celloutsig_0_12z[5], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_2z = { in_data[167:165], celloutsig_1_1z } / { 1'h1, in_data[164:163], in_data[96] };
  assign celloutsig_1_13z = { celloutsig_1_6z[1], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z } == celloutsig_1_10z;
  assign celloutsig_0_2z = in_data[55:49] == in_data[84:78];
  assign celloutsig_1_18z = { in_data[113:107], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_8z } === { celloutsig_1_9z[5:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } <= { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[178:164] <= in_data[178:164];
  assign celloutsig_0_0z = ! in_data[51:41];
  assign celloutsig_0_1z = { in_data[77:76], celloutsig_0_0z } % { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[1], celloutsig_1_2z[3:1], in_data[96] };
  assign celloutsig_0_20z = { celloutsig_0_11z[4:1], celloutsig_0_12z } % { 1'h1, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_3z = celloutsig_1_2z[3:1] % { 1'h1, in_data[122:121] };
  assign celloutsig_1_8z = { celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z } != { in_data[146:141], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z[5:0], celloutsig_1_6z, celloutsig_1_6z[1:0] } !== { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z[2:1], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_12z = ~ { celloutsig_0_1z[2], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_0z = ~ in_data[188:181];
  assign celloutsig_1_15z = | in_data[138:136];
  assign celloutsig_0_6z = | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[64:62], celloutsig_0_0z } >>> { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z } ^ { in_data[186:181], celloutsig_1_1z };
  assign celloutsig_0_11z = in_data[45:40] ^ { in_data[49:45], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z } ^ { celloutsig_0_13z[1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_6z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_6z = { celloutsig_1_5z[2:1], celloutsig_1_4z };
  assign celloutsig_0_8z = ~((in_data[90] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_7z));
  assign { out_data[128], out_data[96], out_data[43:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z };
endmodule
