{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1646745478898 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de10_lite 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de10_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1646745478934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646745478992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1646745478993 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1646745479074 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 2227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1646745479074 ""}  } { { "db/pll_altpll.v" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1646745479074 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1646745479390 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1646745479397 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1646745479547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1646745479547 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 12870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646745479568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 12872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646745479568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 12874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646745479568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 12876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1646745479568 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1646745479568 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646745479568 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646745479568 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646745479568 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1646745479568 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1646745479574 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1646745480334 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1646745482515 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646745482522 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1646745482522 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1646745482522 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1646745482522 ""}
{ "Info" "ISTA_SDC_FOUND" "de10_lite.sdc " "Reading SDC File: 'de10_lite.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1646745482554 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1646745482558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1646745482558 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1646745482558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1646745482558 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer\|prescaler\[0\] " "Node: Timer:timer\|prescaler\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Timer:timer\|internal_clock~1 Timer:timer\|prescaler\[0\] " "Latch Timer:timer\|internal_clock~1 is being clocked by Timer:timer\|prescaler\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1646745482576 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1646745482576 "|de0_lite|Timer:timer|prescaler[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646745482581 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1646745482581 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1646745482619 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1646745482621 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1646745482621 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1646745482621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646745483237 ""}  } { { "db/pll_altpll.v" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646745483237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646745483237 ""}  } { { "db/pll_altpll.v" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646745483237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646745483237 ""}  } { { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 12337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646745483237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timer:timer\|internal_clock~2  " "Automatically promoted node Timer:timer\|internal_clock~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1646745483237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timer:timer\|internal_clock~4 " "Destination node Timer:timer\|internal_clock~4" {  } { { "../../../timer/Timer.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/timer/Timer.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 3452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1646745483237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1646745483237 ""}  } { { "../../../timer/Timer.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/timer/Timer.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1646745483237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1646745484516 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646745484525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1646745484526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646745484541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1646745484557 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1646745484572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1646745485009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier block " "Packed 128 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1646745485018 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "128 " "Created 128 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1646745485018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1646745485018 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646745486010 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1646745486025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1646745489048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646745491143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1646745491290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1646745515529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646745515530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1646745517835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1646745525122 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1646745525122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1646745533724 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1646745533724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646745533727 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.78 " "Total time spent on timing analysis during the Fitter is 6.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1646745534134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646745534208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646745539586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1646745539591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1646745545665 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1646745547892 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/benitez/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_lite.vhd" "" { Text "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/de0_lite.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1646745549028 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1646745549028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/output_files/de10_lite.fit.smsg " "Generated suppressed messages file /home/benitez/Documents/Semester temp/workspace_vhdl/riscv-multicycle/peripherals/gpio/sint/de10_lite/output_files/de10_lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1646745549503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646745551022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 10:19:11 2022 " "Processing ended: Tue Mar  8 10:19:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646745551022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646745551022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646745551022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1646745551022 ""}
