Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Nov 20 10:51:32 2017
| Host         : all running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_wrapper_timing_summary_routed.rpt -rpx system_top_wrapper_timing_summary_routed.rpx
| Design       : system_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.756        0.000                      0                18502        0.018        0.000                      0                18502        3.000        0.000                       0                  6543  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk_fpga_0                           {0.000 5.000}      10.000          100.000         
system_top_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_top_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  
system_top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_top_clk_wiz_0_0          9.756        0.000                      0                12865        0.018        0.000                      0                12865        9.020        0.000                       0                  6538  
  clkfbout_system_top_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_system_top_clk_wiz_0_0  clk_out1_system_top_clk_wiz_0_0        9.965        0.000                      0                 5637        0.600        0.000                      0                 5637  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_top_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.756ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 1.692ns (16.996%)  route 8.263ns (83.004%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 21.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.703     1.706    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y98         FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.419     2.125 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/Q
                         net (fo=5, routed)           1.330     3.455    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot_reg[4]_0[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I0_O)        0.323     3.778 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[2]_INST_0/O
                         net (fo=119, routed)         3.116     6.894    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X56Y114        LUT3 (Prop_lut3_I1_O)        0.376     7.270 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_17[7]_i_2/O
                         net (fo=25, routed)          0.400     7.670    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_17[7]_i_2_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I2_O)        0.326     7.996 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_2/O
                         net (fo=5, routed)           0.870     8.866    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_2_n_0
    SLICE_X54Y115        LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_22[7]_i_2/O
                         net (fo=4, routed)           0.630     9.620    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_22[7]_i_2_n_0
    SLICE_X57Y115        LUT5 (Prop_lut5_I0_O)        0.124     9.744 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_28[7]_i_1/O
                         net (fo=8, routed)           1.917    11.661    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[4][0]
    SLICE_X42Y138        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.653    21.656    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y138        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[5]/C
                         clock pessimism              0.014    21.670    
                         clock uncertainty           -0.084    21.586    
    SLICE_X42Y138        FDCE (Setup_fdce_C_CE)      -0.169    21.417    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_28_reg[5]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  9.756    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 5.125ns (50.507%)  route 5.022ns (49.493%))
  Logic Levels:           21  (CARRY4=15 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.847     1.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X33Y106        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.419     2.269 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.825     3.094    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay70_reg_reg[1][1]
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.296     3.390 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75/O
                         net (fo=1, routed)           0.000     3.390    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.923 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.923    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.040 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.040    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.157 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.157    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.274 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.274    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.333    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.628 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.332    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.456 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.185    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.309 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.309    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.842 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.842    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.795    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.105 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         1.200    10.305    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.124    10.429 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.429    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.979 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.979    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.093 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.093    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.997 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.997    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1_n_6
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.697    21.700    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[29]/C
                         clock pessimism              0.132    21.832    
                         clock uncertainty           -0.084    21.748    
    SLICE_X31Y113        FDCE (Setup_fdce_C_D)        0.062    21.810    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[29]
  -------------------------------------------------------------------
                         required time                         21.810    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.834ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.126ns  (logic 5.104ns (50.405%)  route 5.022ns (49.595%))
  Logic Levels:           21  (CARRY4=15 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.847     1.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X33Y106        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.419     2.269 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.825     3.094    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay70_reg_reg[1][1]
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.296     3.390 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75/O
                         net (fo=1, routed)           0.000     3.390    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.923 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.923    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.040 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.040    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.157 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.157    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.274 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.274    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.333    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.628 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.332    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.456 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.185    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.309 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.309    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.842 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.842    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.795    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.105 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         1.200    10.305    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.124    10.429 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.429    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.979 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.979    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.093 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.093    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.976 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.976    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1_n_4
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.697    21.700    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[31]/C
                         clock pessimism              0.132    21.832    
                         clock uncertainty           -0.084    21.748    
    SLICE_X31Y113        FDCE (Setup_fdce_C_D)        0.062    21.810    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[31]
  -------------------------------------------------------------------
                         required time                         21.810    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  9.834    

Slack (MET) :             9.908ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.052ns  (logic 5.030ns (50.039%)  route 5.022ns (49.961%))
  Logic Levels:           21  (CARRY4=15 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.847     1.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X33Y106        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.419     2.269 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.825     3.094    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay70_reg_reg[1][1]
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.296     3.390 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75/O
                         net (fo=1, routed)           0.000     3.390    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.923 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.923    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.040 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.040    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.157 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.157    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.274 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.274    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.333    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.628 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.332    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.456 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.185    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.309 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.309    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.842 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.842    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.795    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.105 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         1.200    10.305    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.124    10.429 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.429    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.979 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.979    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.093 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.093    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.902 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.902    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1_n_5
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.697    21.700    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[30]/C
                         clock pessimism              0.132    21.832    
                         clock uncertainty           -0.084    21.748    
    SLICE_X31Y113        FDCE (Setup_fdce_C_D)        0.062    21.810    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[30]
  -------------------------------------------------------------------
                         required time                         21.810    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  9.908    

Slack (MET) :             9.924ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.036ns  (logic 5.014ns (49.960%)  route 5.022ns (50.040%))
  Logic Levels:           21  (CARRY4=15 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.847     1.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X33Y106        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.419     2.269 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.825     3.094    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay70_reg_reg[1][1]
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.296     3.390 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75/O
                         net (fo=1, routed)           0.000     3.390    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.923 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.923    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.040 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.040    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.157 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.157    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.274 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.274    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.333    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.628 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.332    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.456 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.185    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.309 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.309    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.842 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.842    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.795    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.105 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         1.200    10.305    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.124    10.429 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.429    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.979 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.979    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.093 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.093    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.663 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.663    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.886 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.886    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]_i_1_n_7
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.697    21.700    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X31Y113        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]/C
                         clock pessimism              0.132    21.832    
                         clock uncertainty           -0.084    21.748    
    SLICE_X31Y113        FDCE (Setup_fdce_C_D)        0.062    21.810    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[28]
  -------------------------------------------------------------------
                         required time                         21.810    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  9.924    

Slack (MET) :             9.928ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 5.011ns (49.945%)  route 5.022ns (50.055%))
  Logic Levels:           20  (CARRY4=14 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.847     1.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X33Y106        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.419     2.269 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.825     3.094    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay70_reg_reg[1][1]
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.296     3.390 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75/O
                         net (fo=1, routed)           0.000     3.390    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.923 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.923    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.040 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.040    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.157 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.157    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.274 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.274    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.333    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.628 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.332    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.456 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.185    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.309 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.309    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.842 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.842    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.795    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.105 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         1.200    10.305    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.124    10.429 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.429    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.979 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.979    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.093 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.093    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.883 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.883    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1_n_6
    SLICE_X31Y112        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.698    21.701    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X31Y112        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[25]/C
                         clock pessimism              0.132    21.833    
                         clock uncertainty           -0.084    21.749    
    SLICE_X31Y112        FDCE (Setup_fdce_C_D)        0.062    21.811    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[25]
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  9.928    

Slack (MET) :             9.949ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 4.990ns (49.840%)  route 5.022ns (50.160%))
  Logic Levels:           20  (CARRY4=14 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.847     1.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X33Y106        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.419     2.269 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.825     3.094    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay70_reg_reg[1][1]
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.296     3.390 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75/O
                         net (fo=1, routed)           0.000     3.390    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.923 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.923    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.040 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.040    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.157 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.157    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.274 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.274    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.333    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.628 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.332    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.456 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.185    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.309 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.309    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.842 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.842    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.795    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.105 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         1.200    10.305    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.124    10.429 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.429    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.979 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.979    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.093 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.093    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.862 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.862    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1_n_4
    SLICE_X31Y112        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.698    21.701    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X31Y112        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[27]/C
                         clock pessimism              0.132    21.833    
                         clock uncertainty           -0.084    21.749    
    SLICE_X31Y112        FDCE (Setup_fdce_C_D)        0.062    21.811    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[27]
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  9.949    

Slack (MET) :             9.962ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_22_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 1.692ns (17.361%)  route 8.054ns (82.639%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 21.653 - 20.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.703     1.706    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y98         FDRE                                         r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.419     2.125 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]/Q
                         net (fo=5, routed)           1.330     3.455    system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot_reg[4]_0[2]
    SLICE_X32Y101        LUT4 (Prop_lut4_I0_O)        0.323     3.778 r  system_top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[2]_INST_0/O
                         net (fo=119, routed)         3.116     6.894    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ARVALID
    SLICE_X56Y114        LUT3 (Prop_lut3_I1_O)        0.376     7.270 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_17[7]_i_2/O
                         net (fo=25, routed)          0.400     7.670    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_17[7]_i_2_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I2_O)        0.326     7.996 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_2/O
                         net (fo=5, routed)           0.870     8.866    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_16[7]_i_2_n_0
    SLICE_X54Y115        LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_22[7]_i_2/O
                         net (fo=4, routed)           0.319     9.309    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_22[7]_i_2_n_0
    SLICE_X55Y115        LUT5 (Prop_lut5_I4_O)        0.124     9.433 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_22[7]_i_1/O
                         net (fo=8, routed)           2.019    11.452    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/gen_no_arbiter.m_amesg_i_reg[6]_4[0]
    SLICE_X38Y134        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_22_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.650    21.653    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y134        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_22_reg[6]/C
                         clock pessimism              0.014    21.667    
                         clock uncertainty           -0.084    21.583    
    SLICE_X38Y134        FDCE (Setup_fdce_C_CE)      -0.169    21.414    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_22_reg[6]
  -------------------------------------------------------------------
                         required time                         21.414    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  9.962    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 4.916ns (49.466%)  route 5.022ns (50.534%))
  Logic Levels:           20  (CARRY4=14 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.847     1.850    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X33Y106        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDCE (Prop_fdce_C_Q)         0.419     2.269 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay70_reg_reg[1][1]/Q
                         net (fo=2, routed)           0.825     3.094    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay70_reg_reg[1][1]
    SLICE_X30Y106        LUT2 (Prop_lut2_I1_O)        0.296     3.390 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75/O
                         net (fo=1, routed)           0.000     3.390    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_75_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.923 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     3.923    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_44_n_0
    SLICE_X30Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.040 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.040    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_42_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.157 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.157    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.274 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.274    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.493 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.333    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.628 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.332    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.456 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.185    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.309 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.309    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.842 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.842    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.071 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.795    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.105 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         1.200    10.305    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.124    10.429 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7/O
                         net (fo=1, routed)           0.000    10.429    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_7_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.979 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.979    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[0]_i_2_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.093 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.093    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[4]_i_1_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.207    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[8]_i_1_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.321    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[12]_i_1_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.435    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[16]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.549 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.549    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[20]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.788 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.788    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[24]_i_1_n_5
    SLICE_X31Y112        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.698    21.701    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X31Y112        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[26]/C
                         clock pessimism              0.132    21.833    
                         clock uncertainty           -0.084    21.749    
    SLICE_X31Y112        FDCE (Setup_fdce_C_D)        0.062    21.811    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1_reg[26]
  -------------------------------------------------------------------
                         required time                         21.811    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.029ns  (required time - arrival time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 4.874ns (49.301%)  route 5.012ns (50.699%))
  Logic Levels:           19  (CARRY4=13 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 21.653 - 20.000 ) 
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.845     1.848    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X35Y109        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDCE (Prop_fdce_C_Q)         0.419     2.267 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay11_out1_reg[8]/Q
                         net (fo=3, routed)           1.076     3.343    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Delay11_out1[8]
    SLICE_X30Y108        LUT2 (Prop_lut2_I0_O)        0.299     3.642 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_66/O
                         net (fo=1, routed)           0.000     3.642    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_66_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.155 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     4.155    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_40_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.272 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.272    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_27_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.491 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_25/O[0]
                         net (fo=1, routed)           0.840     5.331    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Add2_out1[16]
    SLICE_X29Y107        LUT5 (Prop_lut5_I3_O)        0.295     5.626 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61/O
                         net (fo=1, routed)           0.704     6.329    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_61_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I5_O)        0.124     6.453 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28/O
                         net (fo=1, routed)           0.729     7.183    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_28_n_0
    SLICE_X32Y109        LUT6 (Prop_lut6_I5_O)        0.124     7.307 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12/O
                         net (fo=1, routed)           0.000     7.307    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_i_12_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.840 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.840    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_5_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.069 f  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/SA12_out1_reg_i_3/CO[2]
                         net (fo=9, routed)           0.724     8.792    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/Relational_Operator2_relop1
    SLICE_X35Y114        LUT2 (Prop_lut2_I1_O)        0.310     9.102 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3/O
                         net (fo=102, routed)         0.940    10.042    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter_out1[0]_i_3_n_0
    SLICE_X33Y108        LUT2 (Prop_lut2_I1_O)        0.124    10.166 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1[0]_i_6/O
                         net (fo=1, routed)           0.000    10.166    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1[0]_i_6_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.716 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.716    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[0]_i_2_n_0
    SLICE_X33Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.830 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.830    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[4]_i_1_n_0
    SLICE_X33Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.944 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[8]_i_1_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.058 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.058    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[12]_i_1_n_0
    SLICE_X33Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.172 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.172    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[16]_i_1_n_0
    SLICE_X33Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.286 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.286    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[20]_i_1_n_0
    SLICE_X33Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.400 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.400    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[24]_i_1_n_0
    SLICE_X33Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.734 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.734    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[28]_i_1_n_6
    SLICE_X33Y115        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.650    21.653    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/IPCORE_CLK
    SLICE_X33Y115        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[29]/C
                         clock pessimism              0.132    21.785    
                         clock uncertainty           -0.084    21.701    
    SLICE_X33Y115        FDCE (Setup_fdce_C_D)        0.062    21.763    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Reciver/HDL_Counter8_out1_reg[29]
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                 10.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.550     0.552    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.148     0.700 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[9]/Q
                         net (fo=1, routed)           0.158     0.858    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][9]
    SLICE_X49Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.821     0.823    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[9]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.022     0.840    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_21_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay26_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.638%)  route 0.215ns (60.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.635     0.637    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X49Y136        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_21_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_21_reg[1]/Q
                         net (fo=1, routed)           0.215     0.993    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_21_reg[7][1]
    SLICE_X50Y133        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay26_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.901     0.903    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y133        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay26_out1_reg[1]/C
                         clock pessimism             -0.009     0.894    
    SLICE_X50Y133        FDCE (Hold_fdce_C_D)         0.075     0.969    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay26_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.550     0.552    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.148     0.700 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[6]/Q
                         net (fo=1, routed)           0.159     0.858    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][6]
    SLICE_X49Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.821     0.823    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[6]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.016     0.834    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.150%)  route 0.207ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.628     0.630    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X50Y119        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDCE (Prop_fdce_C_Q)         0.164     0.794 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay7_out1_reg[8]/Q
                         net (fo=1, routed)           0.207     1.002    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay7_out1_reg[11][8]
    SLICE_X49Y117        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.904     0.906    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/IPCORE_CLK
    SLICE_X49Y117        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[8]/C
                         clock pessimism             -0.009     0.897    
    SLICE_X49Y117        FDCE (Hold_fdce_C_D)         0.076     0.973    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Transmit/Delay2_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_55_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay60_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.726%)  route 0.214ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.633     0.635    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y132        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_55_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_55_reg[1]/Q
                         net (fo=1, routed)           0.214     0.990    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_55_reg[7][1]
    SLICE_X50Y133        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay60_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.901     0.903    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X50Y133        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay60_out1_reg[1]/C
                         clock pessimism             -0.009     0.894    
    SLICE_X50Y133        FDCE (Hold_fdce_C_D)         0.064     0.958    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay60_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay25_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable23_switch_delay_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.022%)  route 0.201ns (51.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.634     0.636    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y133        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay25_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay25_out1_reg[1]/Q
                         net (fo=1, routed)           0.201     0.978    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Delay25_out1[1]
    SLICE_X51Y134        LUT2 (Prop_lut2_I0_O)        0.045     1.023 r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable23_switch_delay[1]_i_1/O
                         net (fo=1, routed)           0.000     1.023    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable23_switch_delay[1]_i_1_n_0
    SLICE_X51Y134        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable23_switch_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.902     0.904    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y134        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable23_switch_delay_reg[1]/C
                         clock pessimism             -0.009     0.895    
    SLICE_X51Y134        FDCE (Hold_fdce_C_D)         0.092     0.987    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable23_switch_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_64_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.509%)  route 0.213ns (56.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.637     0.639    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y101        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_64_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.164     0.803 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_64_reg[5]/Q
                         net (fo=1, routed)           0.213     1.016    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_64_reg[7][5]
    SLICE_X49Y103        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.912     0.914    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y103        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X49Y103        FDCE (Hold_fdce_C_D)         0.072     0.977    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay69_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.452%)  route 0.178ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.550     0.552    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X50Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.148     0.700 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_Time_interval_reg[7]/Q
                         net (fo=1, routed)           0.178     0.877    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_Time_interval_reg[31][7]
    SLICE_X49Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.821     0.823    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X49Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[7]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.019     0.837    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay13_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.449%)  route 0.208ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.630     0.632    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X47Y128        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_10_reg[1]/Q
                         net (fo=1, routed)           0.208     0.981    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_10_reg[7][1]
    SLICE_X51Y128        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.896     0.898    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X51Y128        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[1]/C
                         clock pessimism             -0.009     0.889    
    SLICE_X51Y128        FDCE (Hold_fdce_C_D)         0.047     0.936    system_top_i/head_ip_1/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay15_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay17_out1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.611%)  route 0.162ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.664     0.666    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X61Y100        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141     0.807 r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[2]/Q
                         net (fo=1, routed)           0.162     0.969    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/write_reg_data_in_12_reg[7][2]
    SLICE_X62Y98         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay17_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.851     0.853    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X62Y98         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay17_out1_reg[2]/C
                         clock pessimism             -0.005     0.848    
    SLICE_X62Y98         FDCE (Hold_fdce_C_D)         0.076     0.924    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay17_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    system_top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y95     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y73     system_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y73     system_top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y96     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X36Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y91     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y93     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_clk_wiz_0_0
  To Clock:  clkfbout_system_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.965ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_62_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 0.670ns (7.238%)  route 8.586ns (92.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 21.538 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.800    10.896    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X59Y85         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_62_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.535    21.538    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X59Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_62_reg[2]/C
                         clock pessimism              0.014    21.552    
                         clock uncertainty           -0.084    21.468    
    SLICE_X59Y85         FDCE (Recov_fdce_C_CLR)     -0.607    20.861    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_62_reg[2]
  -------------------------------------------------------------------
                         required time                         20.861    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  9.965    

Slack (MET) :             9.977ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_51_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 0.670ns (7.258%)  route 8.561ns (92.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 21.525 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.774    10.871    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X55Y75         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_51_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.522    21.525    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X55Y75         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_51_reg[2]/C
                         clock pessimism              0.014    21.539    
                         clock uncertainty           -0.084    21.455    
    SLICE_X55Y75         FDCE (Recov_fdce_C_CLR)     -0.607    20.848    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_51_reg[2]
  -------------------------------------------------------------------
                         required time                         20.848    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  9.977    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_55_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 0.670ns (7.280%)  route 8.533ns (92.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 21.527 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.747    10.843    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X55Y76         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_55_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.524    21.527    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X55Y76         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_55_reg[2]/C
                         clock pessimism              0.014    21.541    
                         clock uncertainty           -0.084    21.457    
    SLICE_X55Y76         FDCE (Recov_fdce_C_CLR)     -0.607    20.850    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_55_reg[2]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_35_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 0.670ns (7.465%)  route 8.305ns (92.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 21.540 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.519    10.615    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X60Y84         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_35_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.537    21.540    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X60Y84         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_35_reg[2]/C
                         clock pessimism              0.014    21.554    
                         clock uncertainty           -0.084    21.470    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.607    20.863    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_35_reg[2]
  -------------------------------------------------------------------
                         required time                         20.863    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.289ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 0.670ns (7.512%)  route 8.250ns (92.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 21.526 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.463    10.560    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X56Y75         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.523    21.526    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X56Y75         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[2]/C
                         clock pessimism              0.014    21.540    
                         clock uncertainty           -0.084    21.456    
    SLICE_X56Y75         FDCE (Recov_fdce_C_CLR)     -0.607    20.849    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_49_reg[2]
  -------------------------------------------------------------------
                         required time                         20.849    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 10.289    

Slack (MET) :             10.300ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_53_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.670ns (7.518%)  route 8.242ns (92.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 21.528 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.455    10.552    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X55Y77         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_53_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.525    21.528    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X55Y77         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_53_reg[2]/C
                         clock pessimism              0.014    21.542    
                         clock uncertainty           -0.084    21.458    
    SLICE_X55Y77         FDCE (Recov_fdce_C_CLR)     -0.607    20.851    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_53_reg[2]
  -------------------------------------------------------------------
                         required time                         20.851    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 10.300    

Slack (MET) :             10.306ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.642ns (6.957%)  route 8.586ns (93.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          4.367     6.525    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X41Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.649 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[6]_i_1/O
                         net (fo=125, routed)         4.219    10.868    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[6]
    SLICE_X37Y131        FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.646    21.649    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X37Y131        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]/C
                         clock pessimism              0.014    21.663    
                         clock uncertainty           -0.084    21.579    
    SLICE_X37Y131        FDCE (Recov_fdce_C_CLR)     -0.405    21.174    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_18_reg[6]
  -------------------------------------------------------------------
                         required time                         21.174    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                 10.306    

Slack (MET) :             10.335ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_59_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 0.670ns (7.538%)  route 8.219ns (92.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.432    10.529    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X60Y85         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_59_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.538    21.541    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X60Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_59_reg[2]/C
                         clock pessimism              0.014    21.555    
                         clock uncertainty           -0.084    21.471    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.607    20.864    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_59_reg[2]
  -------------------------------------------------------------------
                         required time                         20.864    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                 10.335    

Slack (MET) :             10.340ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_39_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 0.670ns (7.541%)  route 8.214ns (92.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          2.786     4.944    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.152     5.096 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[1]_i_1/O
                         net (fo=125, routed)         5.428    10.524    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[1]
    SLICE_X61Y85         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_39_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.538    21.541    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X61Y85         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_39_reg[2]/C
                         clock pessimism              0.014    21.555    
                         clock uncertainty           -0.084    21.471    
    SLICE_X61Y85         FDCE (Recov_fdce_C_CLR)     -0.607    20.864    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_39_reg[2]
  -------------------------------------------------------------------
                         required time                         20.864    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 10.340    

Slack (MET) :             10.342ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@20.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 0.642ns (6.994%)  route 8.537ns (93.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 21.635 - 20.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.637     1.640    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y76         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.518     2.158 r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=50, routed)          3.941     6.099    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X51Y116        LUT2 (Prop_lut2_I0_O)        0.124     6.223 f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[3]_i_1/O
                         net (fo=125, routed)         4.596    10.819    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[3]
    SLICE_X52Y129        FDCE                                         f  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    21.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    18.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    19.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        1.632    21.635    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X52Y129        FDCE                                         r  system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[3]/C
                         clock pessimism              0.014    21.649    
                         clock uncertainty           -0.084    21.565    
    SLICE_X52Y129        FDCE (Recov_fdce_C_CLR)     -0.405    21.160    system_top_i/head_ip_1/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_12_reg[3]
  -------------------------------------------------------------------
                         required time                         21.160    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                 10.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay62_out1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.372%)  route 0.649ns (75.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.332     1.057    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.102 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[5]_i_1/O
                         net (fo=125, routed)         0.316     1.418    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3[5]
    SLICE_X48Y100        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay62_out1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.913     0.915    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X48Y100        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay62_out1_reg[5]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay62_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay63_out1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.372%)  route 0.649ns (75.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.332     1.057    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.102 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[5]_i_1/O
                         net (fo=125, routed)         0.316     1.418    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3[5]
    SLICE_X48Y100        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay63_out1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.913     0.915    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X48Y100        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay63_out1_reg[5]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay63_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay64_out1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.372%)  route 0.649ns (75.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.332     1.057    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.102 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[5]_i_1/O
                         net (fo=125, routed)         0.316     1.418    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3[5]
    SLICE_X48Y100        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay64_out1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.913     0.915    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X48Y100        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay64_out1_reg[5]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay64_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay68_out1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.372%)  route 0.649ns (75.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.332     1.057    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.102 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[5]_i_1/O
                         net (fo=125, routed)         0.316     1.418    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_3[5]
    SLICE_X48Y100        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay68_out1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.913     0.915    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/IPCORE_CLK
    SLICE_X48Y100        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay68_out1_reg[6]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/Delay68_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_57_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.471%)  route 0.681ns (76.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.332     1.057    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.102 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[5]_i_1/O
                         net (fo=125, routed)         0.349     1.451    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[5]
    SLICE_X46Y101        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_57_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.913     0.915    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X46Y101        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_57_reg[5]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X46Y101        FDCE (Remov_fdce_C_CLR)     -0.067     0.843    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_57_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_58_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.392%)  route 0.684ns (76.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.332     1.057    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.102 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_1[5]_i_1/O
                         net (fo=125, routed)         0.352     1.454    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_1[5]
    SLICE_X48Y101        FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_58_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.913     0.915    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X48Y101        FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_58_reg[5]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_addr_decoder_inst/write_reg_data_in_58_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.967%)  route 0.628ns (75.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.394     1.118    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.163 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_18[0]_i_1/O
                         net (fo=125, routed)         0.234     1.398    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/AR[0]
    SLICE_X51Y93         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.822     0.824    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/IPCORE_CLK
    SLICE_X51Y93         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.727    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/Delay12_out1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable52_switch_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.967%)  route 0.628ns (75.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.394     1.118    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.163 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_18[0]_i_1/O
                         net (fo=125, routed)         0.234     1.398    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/AR[0]
    SLICE_X51Y93         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable52_switch_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.822     0.824    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y93         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable52_switch_delay_reg[3]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.727    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable52_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable61_switch_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.967%)  route 0.628ns (75.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.394     1.118    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.163 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_18[0]_i_1/O
                         net (fo=125, routed)         0.234     1.398    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/AR[0]
    SLICE_X51Y93         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable61_switch_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.822     0.824    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y93         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable61_switch_delay_reg[3]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.727    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable61_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable63_switch_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.967%)  route 0.628ns (75.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.559     0.561    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X42Y97         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164     0.725 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=23, routed)          0.394     1.118    system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/soft_reset
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.163 f  system_top_i/head_ip_0/U0/u_head_ip_axi_lite_inst/u_head_ip_axi_lite_module_inst/write_reg_data_in_18[0]_i_1/O
                         net (fo=125, routed)         0.234     1.398    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/AR[0]
    SLICE_X51Y93         FDCE                                         f  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable63_switch_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6537, routed)        0.822     0.824    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/IPCORE_CLK
    SLICE_X51Y93         FDCE                                         r  system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable63_switch_delay_reg[3]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.727    system_top_i/head_ip_0/U0/u_head_ip_dut_inst/u_head_ip_src_head/u_Manager/u_Atomic_Subsystem/Unit_Delay_Enabled_Resettable63_switch_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.671    





