{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702510896317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702510896317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 01:41:17 2023 " "Processing started: Thu Dec 14 01:41:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702510896317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510896317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dcsk_modem -c dcsk_modem " "Command: quartus_map --read_settings_files=on --write_settings_files=off dcsk_modem -c dcsk_modem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510896317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702510896570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702510896570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/dcsk_modem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/dcsk_modem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dcsk_modem " "Found entity 1: dcsk_modem" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logistic_map " "Found entity 1: logistic_map" {  } { { "../hdl/tx/chaos_gen/logistic_map.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/logistic_map.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_xpander " "Found entity 1: chaos_xpander" {  } { { "../hdl/tx/chaos_gen/chaos_xpander.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_xpander.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_gen " "Found entity 1: chaos_gen" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "../hdl/tx/tx_fsm.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx_fsm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903779 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "modulator.sv(41) " "Verilog HDL warning at modulator.sv(41): extended using \"x\" or \"z\"" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702510903780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_bit_ctr " "Found entity 1: chip_bit_ctr" {  } { { "../hdl/tx/chip_bit_ctr.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chip_bit_ctr.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../hdl/rx/FSM.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/FSM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/demod_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/demod_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demod_Top " "Found entity 1: Demod_Top" {  } { { "../hdl/rx/Demod_Top.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_Top.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/demod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/demod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demod_TB " "Found entity 1: Demod_TB" {  } { { "../hdl/rx/Demod_TB.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/rx/demod_dp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/rx/demod_dp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demod_DP " "Found entity 1: Demod_DP" {  } { { "../hdl/rx/Demod_DP.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_DP.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wire_shuffler_pkg (SystemVerilog) " "Found design unit 1: wire_shuffler_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/wire_shuffler_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/wire_shuffler_pkg.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spreading_factors_pkg (SystemVerilog) " "Found design unit 1: spreading_factors_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/spreading_factors_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/spreading_factors_pkg.sv" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/wait_then_high.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/wait_then_high.sv" { { "Info" "ISGN_ENTITY_NAME" "1 st_trigger " "Found entity 1: st_trigger" {  } { { "../hdl/misc/wait_then_high.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/wait_then_high.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/ro_sig_tap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/ro_sig_tap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ro_sig_tap " "Found entity 1: ro_sig_tap" {  } { { "../hdl/misc/ro_sig_tap.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/ro_sig_tap.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negedge_detector " "Found entity 1: negedge_detector" {  } { { "../hdl/misc/negedge_detector.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/negedge_detector.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_if " "Found entity 1: tx_if" {  } { { "../hdl/interfaces/tx_if.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/interfaces/tx_if.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc_partial_product " "Found entity 1: calc_partial_product" {  } { { "../hdl/booth/calc_partial_product.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/calc_partial_product.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mul " "Found entity 1: booth_mul" {  } { { "../hdl/booth/booth_mul.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/booth_mul.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702510903793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510903793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dcsk_modem " "Elaborating entity \"dcsk_modem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702510903822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:U_TX " "Elaborating entity \"tx\" for hierarchy \"tx:U_TX\"" {  } { { "../hdl/dcsk_modem.sv" "U_TX" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm tx:U_TX\|tx_fsm:U_tx_fsm " "Elaborating entity \"tx_fsm\" for hierarchy \"tx:U_TX\|tx_fsm:U_tx_fsm\"" {  } { { "../hdl/tx/tx.sv" "U_tx_fsm" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedge_detector tx:U_TX\|tx_fsm:U_tx_fsm\|negedge_detector:U_negedge_detector " "Elaborating entity \"negedge_detector\" for hierarchy \"tx:U_TX\|tx_fsm:U_tx_fsm\|negedge_detector:U_negedge_detector\"" {  } { { "../hdl/tx/tx_fsm.sv" "U_negedge_detector" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx_fsm.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaos_gen tx:U_TX\|chaos_gen:U_chaos_gen " "Elaborating entity \"chaos_gen\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\"" {  } { { "../hdl/tx/tx.sv" "U_chaos_gen" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logistic_map tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map " "Elaborating entity \"logistic_map\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_logistic_map" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mul tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul " "Elaborating entity \"booth_mul\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\"" {  } { { "../hdl/tx/chaos_gen/logistic_map.sv" "U_booth_mul" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/logistic_map.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_partial_product tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\|calc_partial_product:gen_partial_products\[0\].U_partial_product " "Elaborating entity \"calc_partial_product\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\|calc_partial_product:gen_partial_products\[0\].U_partial_product\"" {  } { { "../hdl/booth/booth_mul.sv" "gen_partial_products\[0\].U_partial_product" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/booth_mul.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 calc_partial_product.sv(55) " "Verilog HDL assignment warning at calc_partial_product.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/booth/calc_partial_product.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/calc_partial_product.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510903872 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|logistic_map:U_logistic_map|booth_mul:U_booth_mul|calc_partial_product:gen_partial_products[0].U_partial_product"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaos_xpander tx:U_TX\|chaos_gen:U_chaos_gen\|chaos_xpander:U_chaos_xpander " "Elaborating entity \"chaos_xpander\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|chaos_xpander:U_chaos_xpander\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_chaos_xpander" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso tx:U_TX\|chaos_gen:U_chaos_gen\|piso:U_chaos_piso " "Elaborating entity \"piso\" for hierarchy \"tx:U_TX\|chaos_gen:U_chaos_gen\|piso:U_chaos_piso\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_chaos_piso" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903897 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(30) " "Verilog HDL error at piso.sv(30): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510903899 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 piso.sv(30) " "Verilog HDL assignment warning at piso.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510903899 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 piso.sv(34) " "Verilog HDL assignment warning at piso.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510903899 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(38) " "Verilog HDL error at piso.sv(38): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 38 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510903899 "|dcsk_modem|tx:U_TX|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_bit_ctr tx:U_TX\|chip_bit_ctr:U_chip_bit_ctr " "Elaborating entity \"chip_bit_ctr\" for hierarchy \"tx:U_TX\|chip_bit_ctr:U_chip_bit_ctr\"" {  } { { "../hdl/tx/tx.sv" "U_chip_bit_ctr" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso tx:U_TX\|piso:U_msg_buffer " "Elaborating entity \"piso\" for hierarchy \"tx:U_TX\|piso:U_msg_buffer\"" {  } { { "../hdl/tx/tx.sv" "U_msg_buffer" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903922 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(30) " "Verilog HDL error at piso.sv(30): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510903922 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 piso.sv(30) " "Verilog HDL assignment warning at piso.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510903923 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 piso.sv(34) " "Verilog HDL assignment warning at piso.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702510903923 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(38) " "Verilog HDL error at piso.sv(38): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 38 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702510903923 "|dcsk_modem|tx:U_TX|piso:U_msg_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator tx:U_TX\|modulator:U_modulator " "Elaborating entity \"modulator\" for hierarchy \"tx:U_TX\|modulator:U_modulator\"" {  } { { "../hdl/tx/tx.sv" "U_modulator" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demod_Top Demod_Top:U_RX " "Elaborating entity \"Demod_Top\" for hierarchy \"Demod_Top:U_RX\"" {  } { { "../hdl/dcsk_modem.sv" "U_RX" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demod_DP Demod_Top:U_RX\|Demod_DP:Demod " "Elaborating entity \"Demod_DP\" for hierarchy \"Demod_Top:U_RX\|Demod_DP:Demod\"" {  } { { "../hdl/rx/Demod_Top.sv" "Demod" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_Top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Demod_Top:U_RX\|FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"Demod_Top:U_RX\|FSM:FSM\"" {  } { { "../hdl/rx/Demod_Top.sv" "FSM" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/rx/Demod_Top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510903950 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "tx_if.o_is_sending " "Inserted always-enabled tri-state buffer between \"tx_if.o_is_sending\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "tx_if.o_tx " "Inserted always-enabled tri-state buffer between \"tx_if.o_tx\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[0\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[0\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[1\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[1\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[2\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[2\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[3\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[3\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[4\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[4\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[5\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[5\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[6\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[6\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[7\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[7\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[8\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[8\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[9\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[9\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[10\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[10\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[11\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[11\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[12\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[12\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[13\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[13\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[14\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[14\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[15\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[15\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[16\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[16\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[17\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[17\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[18\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[18\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[19\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[19\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[20\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[20\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[21\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[21\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[22\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[22\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[23\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[23\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[24\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[24\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[25\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[25\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[26\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[26\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[27\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[27\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[28\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[28\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[29\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[29\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[30\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[30\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Out_Data\[31\] " "Inserted always-enabled tri-state buffer between \"Out_Data\[31\]\" and its non-tri-state driver." {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702510904673 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1702510904673 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_sf\[0\] " "bidirectional pin \"tx_if.i_sf\[0\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_sf\[1\] " "bidirectional pin \"tx_if.i_sf\[1\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_load_seed " "bidirectional pin \"tx_if.i_load_seed\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[0\] " "bidirectional pin \"tx_if.i_seed\[0\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[1\] " "bidirectional pin \"tx_if.i_seed\[1\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[2\] " "bidirectional pin \"tx_if.i_seed\[2\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[3\] " "bidirectional pin \"tx_if.i_seed\[3\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[4\] " "bidirectional pin \"tx_if.i_seed\[4\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[5\] " "bidirectional pin \"tx_if.i_seed\[5\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[6\] " "bidirectional pin \"tx_if.i_seed\[6\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[7\] " "bidirectional pin \"tx_if.i_seed\[7\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_send " "bidirectional pin \"tx_if.i_send\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[0\] " "bidirectional pin \"tx_if.i_msg\[0\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[1\] " "bidirectional pin \"tx_if.i_msg\[1\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[2\] " "bidirectional pin \"tx_if.i_msg\[2\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[3\] " "bidirectional pin \"tx_if.i_msg\[3\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[4\] " "bidirectional pin \"tx_if.i_msg\[4\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[5\] " "bidirectional pin \"tx_if.i_msg\[5\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[6\] " "bidirectional pin \"tx_if.i_msg\[6\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[7\] " "bidirectional pin \"tx_if.i_msg\[7\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[8\] " "bidirectional pin \"tx_if.i_msg\[8\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[9\] " "bidirectional pin \"tx_if.i_msg\[9\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[10\] " "bidirectional pin \"tx_if.i_msg\[10\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[11\] " "bidirectional pin \"tx_if.i_msg\[11\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[12\] " "bidirectional pin \"tx_if.i_msg\[12\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[13\] " "bidirectional pin \"tx_if.i_msg\[13\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[14\] " "bidirectional pin \"tx_if.i_msg\[14\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[15\] " "bidirectional pin \"tx_if.i_msg\[15\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[16\] " "bidirectional pin \"tx_if.i_msg\[16\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[17\] " "bidirectional pin \"tx_if.i_msg\[17\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[18\] " "bidirectional pin \"tx_if.i_msg\[18\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[19\] " "bidirectional pin \"tx_if.i_msg\[19\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[20\] " "bidirectional pin \"tx_if.i_msg\[20\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[21\] " "bidirectional pin \"tx_if.i_msg\[21\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[22\] " "bidirectional pin \"tx_if.i_msg\[22\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[23\] " "bidirectional pin \"tx_if.i_msg\[23\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[24\] " "bidirectional pin \"tx_if.i_msg\[24\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[25\] " "bidirectional pin \"tx_if.i_msg\[25\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[26\] " "bidirectional pin \"tx_if.i_msg\[26\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[27\] " "bidirectional pin \"tx_if.i_msg\[27\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[28\] " "bidirectional pin \"tx_if.i_msg\[28\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[29\] " "bidirectional pin \"tx_if.i_msg\[29\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[30\] " "bidirectional pin \"tx_if.i_msg\[30\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[31\] " "bidirectional pin \"tx_if.i_msg\[31\]\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_arst_n " "bidirectional pin \"tx_if.i_arst_n\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_clk " "bidirectional pin \"tx_if.i_clk\" has no driver" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702510904673 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1702510904673 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tx_if.o_is_sending~synth " "Node \"tx_if.o_is_sending~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tx_if.o_tx~synth " "Node \"tx_if.o_tx~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[0\]~synth " "Node \"Out_Data\[0\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[1\]~synth " "Node \"Out_Data\[1\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[2\]~synth " "Node \"Out_Data\[2\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[3\]~synth " "Node \"Out_Data\[3\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[4\]~synth " "Node \"Out_Data\[4\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[5\]~synth " "Node \"Out_Data\[5\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[6\]~synth " "Node \"Out_Data\[6\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[7\]~synth " "Node \"Out_Data\[7\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[8\]~synth " "Node \"Out_Data\[8\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[9\]~synth " "Node \"Out_Data\[9\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[10\]~synth " "Node \"Out_Data\[10\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[11\]~synth " "Node \"Out_Data\[11\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[12\]~synth " "Node \"Out_Data\[12\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[13\]~synth " "Node \"Out_Data\[13\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[14\]~synth " "Node \"Out_Data\[14\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[15\]~synth " "Node \"Out_Data\[15\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[16\]~synth " "Node \"Out_Data\[16\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[17\]~synth " "Node \"Out_Data\[17\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[18\]~synth " "Node \"Out_Data\[18\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[19\]~synth " "Node \"Out_Data\[19\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[20\]~synth " "Node \"Out_Data\[20\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[21\]~synth " "Node \"Out_Data\[21\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[22\]~synth " "Node \"Out_Data\[22\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[23\]~synth " "Node \"Out_Data\[23\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[24\]~synth " "Node \"Out_Data\[24\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[25\]~synth " "Node \"Out_Data\[25\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[26\]~synth " "Node \"Out_Data\[26\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[27\]~synth " "Node \"Out_Data\[27\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[28\]~synth " "Node \"Out_Data\[28\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[29\]~synth " "Node \"Out_Data\[29\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[30\]~synth " "Node \"Out_Data\[30\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Out_Data\[31\]~synth " "Node \"Out_Data\[31\]~synth\"" {  } { { "../hdl/dcsk_modem.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/dcsk_modem.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702510907182 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702510907182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702510907259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702510907609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/DCSK/DCSK/DCSK/modem_synth/output_files/dcsk_modem.map.smsg " "Generated suppressed messages file G:/Projects/DCSK/DCSK/DCSK/modem_synth/output_files/dcsk_modem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510907652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702510907761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702510907761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702510907826 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702510907826 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702510907826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "711 " "Implemented 711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702510907826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702510907826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702510907842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 01:41:47 2023 " "Processing ended: Thu Dec 14 01:41:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702510907842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702510907842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702510907842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702510907842 ""}
