#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov  9 16:58:43 2022
# Process ID: 66249
# Current directory: /media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.runs/synth_1
# Command line: vivado -log primitives.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source primitives.tcl
# Log file: /media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.runs/synth_1/primitives.vds
# Journal file: /media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.runs/synth_1/vivado.jou
# Running On: brookz-hq, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 32, Host memory: 33564 MB
#-----------------------------------------------------------
source primitives.tcl -notrace
Command: synth_design -top primitives -part xc7a100tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66330
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2440.105 ; gain = 371.770 ; free physical = 5719 ; free virtual = 82870
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3441.477; parent = 2443.078; children = 998.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'primitives' [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.srcs/sources_1/new/primitives.v:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.runs/synth_1/.Xil/Vivado-66249-brookz-hq/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.runs/synth_1/.Xil/Vivado-66249-brookz-hq/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ena' of module 'blk_mem_gen_0' is unconnected for instance 'rom' [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.srcs/sources_1/new/primitives.v:34]
WARNING: [Synth 8-7023] instance 'rom' of module 'blk_mem_gen_0' has 4 connections declared, but only 3 given [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.srcs/sources_1/new/primitives.v:34]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79181]
INFO: [Synth 8-6155] done synthesizing module 'primitives' (0#1) [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.srcs/sources_1/new/primitives.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2510.043 ; gain = 441.707 ; free physical = 5805 ; free virtual = 82958
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3508.445; parent = 2510.047; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.855 ; gain = 459.520 ; free physical = 5804 ; free virtual = 82958
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3526.258; parent = 2527.859; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2527.855 ; gain = 459.520 ; free physical = 5804 ; free virtual = 82958
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3526.258; parent = 2527.859; children = 998.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.793 ; gain = 0.000 ; free physical = 5796 ; free virtual = 82950
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom'
Finished Parsing XDC File [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'rom'
Parsing XDC File [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.srcs/constrs_1/new/a100.xdc]
Finished Parsing XDC File [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.srcs/constrs_1/new/a100.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.srcs/constrs_1/new/a100.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/primitives_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/primitives_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.762 ; gain = 0.000 ; free physical = 5731 ; free virtual = 82884
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.762 ; gain = 0.000 ; free physical = 5731 ; free virtual = 82884
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5751 ; free virtual = 82909
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5751 ; free virtual = 82908
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5751 ; free virtual = 82908
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5747 ; free virtual = 82908
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5719 ; free virtual = 82886
Synthesis current peak Physical Memory [PSS] (MB): peak = 1868.270; parent = 1656.797; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5596 ; free virtual = 82748
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.193; parent = 1737.195; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5596 ; free virtual = 82748
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.318; parent = 1737.352; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5593 ; free virtual = 82746
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.725; parent = 1737.758; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rom has unconnected pin ena
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5605 ; free virtual = 82758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.920; parent = 1737.953; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5605 ; free virtual = 82758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.920; parent = 1737.953; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5605 ; free virtual = 82758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.943; parent = 1737.977; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5605 ; free virtual = 82758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.959; parent = 1737.992; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5605 ; free virtual = 82758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.959; parent = 1737.992; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5605 ; free virtual = 82758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1948.975; parent = 1738.008; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |LUT6        |     1|
|3     |IBUF        |     7|
|4     |OBUF        |    11|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5605 ; free virtual = 82758
Synthesis current peak Physical Memory [PSS] (MB): peak = 1949.006; parent = 1738.039; children = 211.473
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3578.148; parent = 2579.750; children = 998.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2611.762 ; gain = 459.520 ; free physical = 5656 ; free virtual = 82809
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2611.762 ; gain = 543.426 ; free physical = 5656 ; free virtual = 82809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.762 ; gain = 0.000 ; free physical = 5649 ; free virtual = 82802
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.762 ; gain = 0.000 ; free physical = 5729 ; free virtual = 82882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 80ef120e
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2611.762 ; gain = 865.590 ; free physical = 5934 ; free virtual = 83087
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/media/brookz/Storage/Research/FPGA-RE/XilinxExample/XilinxExample.runs/synth_1/primitives.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file primitives_utilization_synth.rpt -pb primitives_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 16:59:04 2022...
