Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: digital_system_n2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digital_system_n2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digital_system_n2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : digital_system_n2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/ISE_Projects/digital_watch_n2/clk_division.vhd" in Library work.
Architecture behavioral of Entity clk_division is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/digital_watch_n2/two_bits_regs.vhd" in Library work.
Architecture behavioral of Entity two_bits_regs is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/digital_watch_n2/regs.vhd" in Library work.
Architecture behavioral of Entity four_bits_regs is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/digital_watch_n2/conversor_bin_to_hex.vhd" in Library work.
Architecture behavioral of Entity conversor_bin_to_hex is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/digital_watch_n2/data_flow_n2.vhd" in Library work.
Architecture behavioral of Entity data_flow_n2 is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/digital_watch_n2/control_unit_n2.vhd" in Library work.
Architecture behavioral of Entity control_unit_n2 is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/digital_watch_n2/digital_system_n2.vhd" in Library work.
Entity <digital_system_n2> compiled.
Entity <digital_system_n2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <digital_system_n2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <data_flow_n2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_unit_n2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_division> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <two_bits_regs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <four_bits_regs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <conversor_bin_to_hex> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <digital_system_n2> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/ISE_Projects/digital_watch_n2/digital_system_n2.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <counter_display>, <H1_out_signal>, <H0_out_signal>, <M1_out_signal>, <M0_out_signal>
Entity <digital_system_n2> analyzed. Unit <digital_system_n2> generated.

Analyzing Entity <data_flow_n2> in library <work> (Architecture <behavioral>).
Entity <data_flow_n2> analyzed. Unit <data_flow_n2> generated.

Analyzing Entity <clk_division> in library <work> (Architecture <behavioral>).
Entity <clk_division> analyzed. Unit <clk_division> generated.

Analyzing Entity <two_bits_regs> in library <work> (Architecture <behavioral>).
Entity <two_bits_regs> analyzed. Unit <two_bits_regs> generated.

Analyzing Entity <four_bits_regs> in library <work> (Architecture <behavioral>).
Entity <four_bits_regs> analyzed. Unit <four_bits_regs> generated.

Analyzing Entity <conversor_bin_to_hex> in library <work> (Architecture <behavioral>).
Entity <conversor_bin_to_hex> analyzed. Unit <conversor_bin_to_hex> generated.

Analyzing Entity <control_unit_n2> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <RST_WATCH_OUT> in unit <control_unit_n2> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <control_unit_n2> analyzed. Unit <control_unit_n2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_unit_n2>.
    Related source file is "/home/ise/ISE_Projects/digital_watch_n2/control_unit_n2.vhd".
    Using one-hot encoding for signal <CURRENT_STATE>.
WARNING:Xst:737 - Found 1-bit latch for signal <CLEAR_OUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ENABLE_H0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ENABLE_H1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ENABLE_M0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ENABLE_M1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 7-bit register for signal <CURRENT_STATE>.
Unit <control_unit_n2> synthesized.


Synthesizing Unit <clk_division>.
    Related source file is "/home/ise/ISE_Projects/digital_watch_n2/clk_division.vhd".
    Found 28-bit comparator less for signal <CLK_1s$cmp_lt0000> created at line 26.
    Found 28-bit up counter for signal <counter>.
    Found 28-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 20.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <clk_division> synthesized.


Synthesizing Unit <two_bits_regs>.
    Related source file is "/home/ise/ISE_Projects/digital_watch_n2/two_bits_regs.vhd".
    Found 2-bit register for signal <q_out_temp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <two_bits_regs> synthesized.


Synthesizing Unit <four_bits_regs>.
    Related source file is "/home/ise/ISE_Projects/digital_watch_n2/regs.vhd".
    Found 4-bit register for signal <q_out_temp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <four_bits_regs> synthesized.


Synthesizing Unit <conversor_bin_to_hex>.
    Related source file is "/home/ise/ISE_Projects/digital_watch_n2/conversor_bin_to_hex.vhd".
    Found 16x7-bit ROM for signal <RESULT>.
    Summary:
	inferred   1 ROM(s).
Unit <conversor_bin_to_hex> synthesized.


Synthesizing Unit <data_flow_n2>.
    Related source file is "/home/ise/ISE_Projects/digital_watch_n2/data_flow_n2.vhd".
WARNING:Xst:643 - "/home/ise/ISE_Projects/digital_watch_n2/data_flow_n2.vhd" line 139: The result of a 2x4-bit multiplication is partially used. Only the 5 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/ise/ISE_Projects/digital_watch_n2/data_flow_n2.vhd" line 177: The result of a 4x4-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/ise/ISE_Projects/digital_watch_n2/data_flow_n2.vhd" line 164: The result of a 4x4-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32-bit up counter for signal <counter_hour>.
    Found 5-bit adder carry out for signal <counter_hour$addsub0000> created at line 139.
    Found 32-bit comparator greatequal for signal <counter_hour$cmp_ge0000> created at line 150.
    Found 32-bit comparator less for signal <counter_hour$cmp_lt0000> created at line 147.
    Found 32-bit comparator less for signal <counter_hour$cmp_lt0001> created at line 144.
    Found 2x4-bit multiplier for signal <counter_hour$mult0000> created at line 139.
    Found 32-bit up counter for signal <counter_minute>.
    Found 8-bit adder for signal <counter_minute$add0000> created at line 140.
    Found 32-bit comparator greatequal for signal <counter_minute$cmp_ge0000> created at line 144.
    Found 32-bit comparator greatequal for signal <counter_minute$cmp_ge0001> created at line 147.
    Found 4x4-bit multiplier for signal <counter_minute$mult0000> created at line 140.
    Found 32-bit up counter for signal <counter_second>.
    Found 4-bit subtractor for signal <H_out0_bin>.
    Found 4x4-bit multiplier for signal <H_out0_bin$mult0001> created at line 164.
    Found 32-bit comparator greatequal for signal <H_out1_bin$cmp_ge0000> created at line 158.
    Found 32-bit comparator greatequal for signal <H_out1_bin$cmp_ge0001> created at line 158.
    Found 4-bit subtractor for signal <M_out0_bin>.
    Found 4x4-bit multiplier for signal <M_out0_bin$mult0001> created at line 177.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0000> created at line 168.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0001> created at line 168.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0002> created at line 168.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0003> created at line 168.
    Found 32-bit comparator greatequal for signal <M_out1_bin$cmp_ge0004> created at line 168.
    Summary:
	inferred   3 Counter(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred  12 Comparator(s).
Unit <data_flow_n2> synthesized.


Synthesizing Unit <digital_system_n2>.
    Related source file is "/home/ise/ISE_Projects/digital_watch_n2/digital_system_n2.vhd".
WARNING:Xst:646 - Signal <RST_WATCH_UC_RST_WATCH_DF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <counter_display>.
Unit <digital_system_n2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Multipliers                                          : 4
 2x4-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 2
 5-bit adder carry out                                 : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 28-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 5
 2-bit register                                        : 1
 4-bit register                                        : 3
 7-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 14
 28-bit comparator greatequal                          : 1
 28-bit comparator less                                : 1
 32-bit comparator greatequal                          : 10
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <convert_hex_M_out1> is unconnected in block <data_flow>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Multipliers                                          : 4
 2x4-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 2
 5-bit adder carry out                                 : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 28-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 14
 28-bit comparator greatequal                          : 1
 28-bit comparator less                                : 1
 32-bit comparator greatequal                          : 10
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <CURRENT_STATE_6> of sequential type is unconnected in block <control_unit_n2>.
WARNING:Xst:2170 - Unit digital_system_n2 : the following signal(s) form a combinatorial loop: SEVEN_SEGMENTS_DISPLAYS_CONTROL<0>.

Optimizing unit <digital_system_n2> ...

Optimizing unit <control_unit_n2> ...

Optimizing unit <data_flow_n2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digital_system_n2, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : digital_system_n2.ngr
Top Level Output File Name         : digital_system_n2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 797
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 102
#      LUT2                        : 69
#      LUT3                        : 53
#      LUT3_D                      : 3
#      LUT4                        : 154
#      LUT4_D                      : 1
#      MUXCY                       : 246
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 131
# FlipFlops/Latches                : 149
#      FDC                         : 37
#      FDCE                        : 14
#      FDCPE                       : 64
#      FDP                         : 1
#      FDR                         : 28
#      LD_1                        : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      218  out of    960    22%  
 Number of Slice Flip Flops:            149  out of   1920     7%  
 Number of 4 input LUTs:                410  out of   1920    21%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                                                             | Clock buffer(FF name)              | Load  |
-------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------+
CLK_UC                                                                                                                   | BUFGP                              | 48    |
control_unit/CURRENT_STATE_0                                                                                             | NONE(control_unit/CLEAR_OUT)       | 1     |
control_unit/ENABLE_H0_or0000(control_unit/ENABLE_H0_or00001:O)                                                          | NONE(*)(control_unit/ENABLE_H0)    | 4     |
data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1(data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>:O)| BUFG(*)(data_flow/counter_minute_0)| 96    |
-------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------+----------------------------------------+-------+
Control Signal                                                                 | Buffer(FF name)                        | Load  |
-------------------------------------------------------------------------------+----------------------------------------+-------+
data_flow/counter_hour_10__and0001(data_flow/counter_hour_10__and00011_INV_0:O)| NONE(data_flow/counter_hour_10)        | 82    |
N0(XST_GND:G)                                                                  | NONE(data_flow/counter_hour_10)        | 50    |
control_unit/CLEAR_OUT(control_unit/CLEAR_OUT:Q)                               | NONE(data_flow/H_in0_regs/q_out_temp_0)| 14    |
RST_UC                                                                         | IBUF                                   | 6     |
data_flow/counter_hour_0__and0001(data_flow/counter_hour_0__and00011:O)        | NONE(data_flow/counter_hour_0)         | 1     |
data_flow/counter_hour_0__and0002(data_flow/counter_hour_0__and00021:O)        | NONE(data_flow/counter_hour_0)         | 1     |
data_flow/counter_hour_1__and0001(data_flow/counter_hour_1__and00011:O)        | NONE(data_flow/counter_hour_1)         | 1     |
data_flow/counter_hour_1__and0002(data_flow/counter_hour_1__and00021:O)        | NONE(data_flow/counter_hour_1)         | 1     |
data_flow/counter_hour_2__and0001(data_flow/counter_hour_2__and00011:O)        | NONE(data_flow/counter_hour_2)         | 1     |
data_flow/counter_hour_2__and0002(data_flow/counter_hour_2__and00021:O)        | NONE(data_flow/counter_hour_2)         | 1     |
data_flow/counter_hour_3__and0001(data_flow/counter_hour_3__and00011:O)        | NONE(data_flow/counter_hour_3)         | 1     |
data_flow/counter_hour_3__and0002(data_flow/counter_hour_3__and00021:O)        | NONE(data_flow/counter_hour_3)         | 1     |
data_flow/counter_hour_4__and0001(data_flow/counter_hour_4__and00011:O)        | NONE(data_flow/counter_hour_4)         | 1     |
data_flow/counter_hour_4__and0002(data_flow/counter_hour_4__and00021:O)        | NONE(data_flow/counter_hour_4)         | 1     |
data_flow/counter_hour_5__and0001(data_flow/counter_hour_5__and0001:O)         | NONE(data_flow/counter_hour_5)         | 1     |
data_flow/counter_hour_5__and0002(data_flow/counter_hour_5__and00021:O)        | NONE(data_flow/counter_hour_5)         | 1     |
data_flow/counter_minute_0__and0001(data_flow/counter_minute_0__and00011:O)    | NONE(data_flow/counter_minute_0)       | 1     |
data_flow/counter_minute_0__and0002(data_flow/counter_minute_0__and00021:O)    | NONE(data_flow/counter_minute_0)       | 1     |
data_flow/counter_minute_1__and0001(data_flow/counter_minute_1__and00011:O)    | NONE(data_flow/counter_minute_1)       | 1     |
data_flow/counter_minute_1__and0002(data_flow/counter_minute_1__and00021:O)    | NONE(data_flow/counter_minute_1)       | 1     |
data_flow/counter_minute_2__and0001(data_flow/counter_minute_2__and00011:O)    | NONE(data_flow/counter_minute_2)       | 1     |
data_flow/counter_minute_2__and0002(data_flow/counter_minute_2__and00021:O)    | NONE(data_flow/counter_minute_2)       | 1     |
data_flow/counter_minute_3__and0001(data_flow/counter_minute_3__and00011:O)    | NONE(data_flow/counter_minute_3)       | 1     |
data_flow/counter_minute_3__and0002(data_flow/counter_minute_3__and00021:O)    | NONE(data_flow/counter_minute_3)       | 1     |
data_flow/counter_minute_4__and0001(data_flow/counter_minute_4__and00011:O)    | NONE(data_flow/counter_minute_4)       | 1     |
data_flow/counter_minute_4__and0002(data_flow/counter_minute_4__and00021:O)    | NONE(data_flow/counter_minute_4)       | 1     |
data_flow/counter_minute_5__and0001(data_flow/counter_minute_5__and00011:O)    | NONE(data_flow/counter_minute_5)       | 1     |
data_flow/counter_minute_5__and0002(data_flow/counter_minute_5__and00021:O)    | NONE(data_flow/counter_minute_5)       | 1     |
data_flow/counter_minute_6__and0001(data_flow/counter_minute_6__and00011:O)    | NONE(data_flow/counter_minute_6)       | 1     |
data_flow/counter_minute_6__and0002(data_flow/counter_minute_6__and00021:O)    | NONE(data_flow/counter_minute_6)       | 1     |
data_flow/counter_minute_7__and0001(data_flow/counter_minute_7__and00011:O)    | NONE(data_flow/counter_minute_7)       | 1     |
data_flow/counter_minute_7__and0002(data_flow/counter_minute_7__and00021:O)    | NONE(data_flow/counter_minute_7)       | 1     |
-------------------------------------------------------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.779ns (Maximum Frequency: 102.262MHz)
   Minimum input arrival time before clock: 5.721ns
   Maximum output required time after clock: 15.909ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1'
  Clock period: 9.779ns (frequency: 102.262MHz)
  Total number of paths / destination ports: 28112 / 160
-------------------------------------------------------------------------
Delay:               9.779ns (Levels of Logic = 44)
  Source:            data_flow/counter_second_0 (FF)
  Destination:       data_flow/counter_second_31 (FF)
  Source Clock:      data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1 rising
  Destination Clock: data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1 rising

  Data Path: data_flow/counter_second_0 to data_flow/counter_second_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  data_flow/counter_second_0 (data_flow/counter_second_0)
     LUT2:I0->O            1   0.704   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_lut<0> (data_flow/Mcompar_counter_minute_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<0> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<1> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<2> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<3> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<4> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<5> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<6> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<7> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.459   0.455  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<8> (data_flow/Mcompar_counter_minute_cmp_ge0000_cy<8>)
     LUT3:I2->O           94   0.704   1.317  data_flow/Mcompar_counter_minute_cmp_ge0000_cy<10>1 (data_flow/counter_minute_0__or0000)
     LUT3:I2->O            1   0.704   0.000  data_flow/Mcount_counter_second_lut<0> (data_flow/Mcount_counter_second_lut<0>)
     MUXCY:S->O            1   0.464   0.000  data_flow/Mcount_counter_second_cy<0> (data_flow/Mcount_counter_second_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<1> (data_flow/Mcount_counter_second_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<2> (data_flow/Mcount_counter_second_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<3> (data_flow/Mcount_counter_second_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<4> (data_flow/Mcount_counter_second_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<5> (data_flow/Mcount_counter_second_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<6> (data_flow/Mcount_counter_second_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<7> (data_flow/Mcount_counter_second_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<8> (data_flow/Mcount_counter_second_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<9> (data_flow/Mcount_counter_second_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<10> (data_flow/Mcount_counter_second_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<11> (data_flow/Mcount_counter_second_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<12> (data_flow/Mcount_counter_second_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<13> (data_flow/Mcount_counter_second_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<14> (data_flow/Mcount_counter_second_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<15> (data_flow/Mcount_counter_second_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<16> (data_flow/Mcount_counter_second_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<17> (data_flow/Mcount_counter_second_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<18> (data_flow/Mcount_counter_second_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<19> (data_flow/Mcount_counter_second_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<20> (data_flow/Mcount_counter_second_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<21> (data_flow/Mcount_counter_second_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<22> (data_flow/Mcount_counter_second_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<23> (data_flow/Mcount_counter_second_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<24> (data_flow/Mcount_counter_second_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<25> (data_flow/Mcount_counter_second_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<26> (data_flow/Mcount_counter_second_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<27> (data_flow/Mcount_counter_second_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<28> (data_flow/Mcount_counter_second_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcount_counter_second_cy<29> (data_flow/Mcount_counter_second_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  data_flow/Mcount_counter_second_cy<30> (data_flow/Mcount_counter_second_cy<30>)
     XORCY:CI->O           1   0.804   0.000  data_flow/Mcount_counter_second_xor<31> (data_flow/Mcount_counter_second31)
     FDC:D                     0.308          data_flow/counter_second_31
    ----------------------------------------
    Total                      9.779ns (7.385ns logic, 2.394ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_UC'
  Clock period: 5.322ns (frequency: 187.901MHz)
  Total number of paths / destination ports: 1134 / 56
-------------------------------------------------------------------------
Delay:               5.322ns (Levels of Logic = 9)
  Source:            data_flow/one_second_clock/counter_2 (FF)
  Destination:       data_flow/one_second_clock/counter_27 (FF)
  Source Clock:      CLK_UC rising
  Destination Clock: CLK_UC rising

  Data Path: data_flow/one_second_clock/counter_2 to data_flow/one_second_clock/counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  data_flow/one_second_clock/counter_2 (data_flow/one_second_clock/counter_2)
     LUT1:I0->O            1   0.704   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<0>_0_rt (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<0>_0_rt)
     MUXCY:S->O            1   0.464   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<0>_0 (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<0>1)
     MUXCY:CI->O           1   0.059   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<1>_0 (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<2>_0 (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<3>_0 (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<4>_0 (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<5>_0 (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<6>_0 (data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<6>1)
     MUXCY:CI->O          28   0.331   1.261  data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>_0 (data_flow/one_second_clock/counter_cmp_ge0000)
     FDR:R                     0.911          data_flow/one_second_clock/counter_0
    ----------------------------------------
    Total                      5.322ns (3.355ns logic, 1.967ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_UC'
  Total number of paths / destination ports: 35 / 20
-------------------------------------------------------------------------
Offset:              4.864ns (Levels of Logic = 3)
  Source:            RST_WATCH (PAD)
  Destination:       control_unit/CURRENT_STATE_4 (FF)
  Destination Clock: CLK_UC rising

  Data Path: RST_WATCH to control_unit/CURRENT_STATE_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            67   1.218   1.308  RST_WATCH_IBUF (RST_WATCH_IBUF)
     LUT3:I2->O            2   0.704   0.622  control_unit/NEXT_STATE<5>11 (control_unit/N01)
     LUT3:I0->O            1   0.704   0.000  control_unit/NEXT_STATE<4>1 (control_unit/NEXT_STATE<4>)
     FDC:D                     0.308          control_unit/CURRENT_STATE_4
    ----------------------------------------
    Total                      4.864ns (2.934ns logic, 1.930ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1'
  Total number of paths / destination ports: 72 / 64
-------------------------------------------------------------------------
Offset:              5.721ns (Levels of Logic = 3)
  Source:            RST_WATCH (PAD)
  Destination:       data_flow/counter_hour_6 (FF)
  Destination Clock: data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1 rising

  Data Path: RST_WATCH to data_flow/counter_hour_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            67   1.218   1.448  RST_WATCH_IBUF (RST_WATCH_IBUF)
     LUT4_D:I0->O         25   0.704   1.339  data_flow/counter_hour_4__and000011 (data_flow/N12)
     LUT2:I1->O            1   0.704   0.000  data_flow/counter_hour_9__and00001 (data_flow/counter_hour_9__and0000)
     FDCPE:D                   0.308          data_flow/counter_hour_9
    ----------------------------------------
    Total                      5.721ns (2.934ns logic, 2.787ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1'
  Total number of paths / destination ports: 13506 / 7
-------------------------------------------------------------------------
Offset:              15.909ns (Levels of Logic = 21)
  Source:            data_flow/counter_minute_1 (FF)
  Destination:       DISPLAY_SEGMENTS_OUT<3> (PAD)
  Source Clock:      data_flow/one_second_clock/Mcompar_CLK_1s_cmp_lt0000_cy<7>1 rising

  Data Path: data_flow/counter_minute_1 to DISPLAY_SEGMENTS_OUT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           22   0.591   1.339  data_flow/counter_minute_1 (data_flow/counter_minute_1)
     LUT1:I0->O            1   0.704   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<0>_rt (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<0> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<1> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<2> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<3> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<4> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<5> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<6> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<7> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<8> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<9> (data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<9>)
     MUXCY:CI->O           6   0.459   0.844  data_flow/Mcompar_M_out1_bin_cmp_ge0000_cy<10> (data_flow/M_out1<1>)
     LUT3:I0->O            1   0.704   0.000  data_flow/M_out1_bin<0>2 (data_flow/M_out1_bin<0>2)
     MUXF5:I0->O          14   0.321   1.035  data_flow/M_out1_bin<0>_f5 (data_flow/M_out1_bin<0>)
     LUT4:I2->O            6   0.704   0.748  data_flow/Msub_M_out0_bin_lut<3>1 (data_flow/Msub_M_out0_bin_lut<3>)
     LUT4:I1->O            1   0.704   0.595  DISPLAY_SEGMENTS_OUT<3>106 (DISPLAY_SEGMENTS_OUT<3>106)
     LUT3:I0->O            1   0.704   0.000  DISPLAY_SEGMENTS_OUT<3>142_F (N43)
     MUXF5:I0->O           1   0.321   0.424  DISPLAY_SEGMENTS_OUT<3>142 (DISPLAY_SEGMENTS_OUT<3>142)
     LUT4:I3->O            1   0.704   0.000  DISPLAY_SEGMENTS_OUT<3>1862 (DISPLAY_SEGMENTS_OUT<3>1861)
     MUXF5:I0->O           1   0.321   0.420  DISPLAY_SEGMENTS_OUT<3>186_f5 (DISPLAY_SEGMENTS_OUT_3_OBUF)
     OBUF:I->O                 3.272          DISPLAY_SEGMENTS_OUT_3_OBUF (DISPLAY_SEGMENTS_OUT<3>)
    ----------------------------------------
    Total                     15.909ns (10.504ns logic, 5.405ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 13.50 secs
 
--> 


Total memory usage is 524756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    7 (   0 filtered)

