GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v'
Analyzing Verilog file '/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/top_ps2_test.v'
Compiling module 'top_ps2_test'("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/top_ps2_test.v":2)
Compiling module 'ps2_mouse_init'("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":4)
Compiling module 'ps2_transmitter'("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":318)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":398)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":410)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":423)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":433)
Compiling module 'ps2_receiver'("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":463)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/ps2_mouse_init.v":518)
NOTE  (EX0101) : Current top module is "top_ps2_test"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input rst_n is unused("/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/top_ps2_test.v":4)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
