//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32965470
// Cuda compilation tools, release 12.2, V12.2.91
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	nextRand3Kernel

.visible .entry nextRand3Kernel(
	.param .u64 nextRand3Kernel_param_0,
	.param .u64 nextRand3Kernel_param_1,
	.param .u32 nextRand3Kernel_param_2,
	.param .u32 nextRand3Kernel_param_3,
	.param .u32 nextRand3Kernel_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<225>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd4, [nextRand3Kernel_param_0];
	ld.param.u64 	%rd5, [nextRand3Kernel_param_1];
	ld.param.u32 	%r25, [nextRand3Kernel_param_2];
	ld.param.u32 	%r26, [nextRand3Kernel_param_3];
	ld.param.u32 	%r27, [nextRand3Kernel_param_4];
	mov.u32 	%r28, %ntid.x;
	mov.u32 	%r29, %ctaid.x;
	mov.u32 	%r30, %tid.x;
	mad.lo.s32 	%r1, %r29, %r28, %r30;
	setp.ge.s32 	%p1, %r1, %r27;
	@%p1 bra 	$L__BB0_10;

	cvta.to.global.u64 	%rd6, %rd4;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd2, %rd6, %rd7;
	ld.global.u32 	%r222, [%rd2];
	setp.lt.s32 	%p2, %r25, 1;
	@%p2 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd8, %rd5;
	shl.b64 	%rd9, %rd1, 2;
	add.s64 	%rd3, %rd8, %rd9;
	ld.global.u32 	%r223, [%rd3];
	and.b32  	%r4, %r25, 3;
	add.s32 	%r32, %r25, -1;
	setp.lt.u32 	%p3, %r32, 3;
	@%p3 bra 	$L__BB0_5;

	sub.s32 	%r214, %r25, %r4;

$L__BB0_4:
	mul.hi.s32 	%r33, %r222, -2092037281;
	add.s32 	%r34, %r33, %r222;
	shr.u32 	%r35, %r34, 31;
	shr.s32 	%r36, %r34, 16;
	add.s32 	%r37, %r36, %r35;
	mad.lo.s32 	%r38, %r37, -127773, %r222;
	mul.lo.s32 	%r39, %r37, -2836;
	mad.lo.s32 	%r40, %r38, 16807, %r39;
	shr.s32 	%r41, %r40, 31;
	and.b32  	%r42, %r41, 2147483647;
	add.s32 	%r43, %r42, %r40;
	mul.hi.s32 	%r44, %r43, -2092037281;
	add.s32 	%r45, %r44, %r43;
	shr.u32 	%r46, %r45, 31;
	shr.s32 	%r47, %r45, 16;
	add.s32 	%r48, %r47, %r46;
	mad.lo.s32 	%r49, %r48, -127773, %r43;
	mul.lo.s32 	%r50, %r48, -2836;
	mad.lo.s32 	%r51, %r49, 16807, %r50;
	shr.s32 	%r52, %r51, 31;
	and.b32  	%r53, %r52, 2147483647;
	add.s32 	%r54, %r53, %r51;
	mul.hi.s32 	%r55, %r54, -2092037281;
	add.s32 	%r56, %r55, %r54;
	shr.u32 	%r57, %r56, 31;
	shr.s32 	%r58, %r56, 16;
	add.s32 	%r59, %r58, %r57;
	mad.lo.s32 	%r60, %r59, -127773, %r54;
	mul.lo.s32 	%r61, %r59, -2836;
	mad.lo.s32 	%r62, %r60, 16807, %r61;
	shr.s32 	%r63, %r62, 31;
	and.b32  	%r64, %r63, 2147483647;
	add.s32 	%r65, %r64, %r62;
	setp.lt.s32 	%p4, %r65, %r26;
	selp.u32 	%r66, 1, 0, %p4;
	add.s32 	%r67, %r223, %r66;
	mul.hi.s32 	%r68, %r65, -2092037281;
	add.s32 	%r69, %r68, %r65;
	shr.u32 	%r70, %r69, 31;
	shr.s32 	%r71, %r69, 16;
	add.s32 	%r72, %r71, %r70;
	mad.lo.s32 	%r73, %r72, -127773, %r65;
	mul.lo.s32 	%r74, %r72, -2836;
	mad.lo.s32 	%r75, %r73, 16807, %r74;
	shr.s32 	%r76, %r75, 31;
	and.b32  	%r77, %r76, 2147483647;
	add.s32 	%r78, %r77, %r75;
	mul.hi.s32 	%r79, %r78, -2092037281;
	add.s32 	%r80, %r79, %r78;
	shr.u32 	%r81, %r80, 31;
	shr.s32 	%r82, %r80, 16;
	add.s32 	%r83, %r82, %r81;
	mad.lo.s32 	%r84, %r83, -127773, %r78;
	mul.lo.s32 	%r85, %r83, -2836;
	mad.lo.s32 	%r86, %r84, 16807, %r85;
	shr.s32 	%r87, %r86, 31;
	and.b32  	%r88, %r87, 2147483647;
	add.s32 	%r89, %r88, %r86;
	mul.hi.s32 	%r90, %r89, -2092037281;
	add.s32 	%r91, %r90, %r89;
	shr.u32 	%r92, %r91, 31;
	shr.s32 	%r93, %r91, 16;
	add.s32 	%r94, %r93, %r92;
	mad.lo.s32 	%r95, %r94, -127773, %r89;
	mul.lo.s32 	%r96, %r94, -2836;
	mad.lo.s32 	%r97, %r95, 16807, %r96;
	shr.s32 	%r98, %r97, 31;
	and.b32  	%r99, %r98, 2147483647;
	add.s32 	%r100, %r99, %r97;
	setp.lt.s32 	%p5, %r100, %r26;
	selp.u32 	%r101, 1, 0, %p5;
	add.s32 	%r102, %r67, %r101;
	mul.hi.s32 	%r103, %r100, -2092037281;
	add.s32 	%r104, %r103, %r100;
	shr.u32 	%r105, %r104, 31;
	shr.s32 	%r106, %r104, 16;
	add.s32 	%r107, %r106, %r105;
	mad.lo.s32 	%r108, %r107, -127773, %r100;
	mul.lo.s32 	%r109, %r107, -2836;
	mad.lo.s32 	%r110, %r108, 16807, %r109;
	shr.s32 	%r111, %r110, 31;
	and.b32  	%r112, %r111, 2147483647;
	add.s32 	%r113, %r112, %r110;
	mul.hi.s32 	%r114, %r113, -2092037281;
	add.s32 	%r115, %r114, %r113;
	shr.u32 	%r116, %r115, 31;
	shr.s32 	%r117, %r115, 16;
	add.s32 	%r118, %r117, %r116;
	mad.lo.s32 	%r119, %r118, -127773, %r113;
	mul.lo.s32 	%r120, %r118, -2836;
	mad.lo.s32 	%r121, %r119, 16807, %r120;
	shr.s32 	%r122, %r121, 31;
	and.b32  	%r123, %r122, 2147483647;
	add.s32 	%r124, %r123, %r121;
	mul.hi.s32 	%r125, %r124, -2092037281;
	add.s32 	%r126, %r125, %r124;
	shr.u32 	%r127, %r126, 31;
	shr.s32 	%r128, %r126, 16;
	add.s32 	%r129, %r128, %r127;
	mad.lo.s32 	%r130, %r129, -127773, %r124;
	mul.lo.s32 	%r131, %r129, -2836;
	mad.lo.s32 	%r132, %r130, 16807, %r131;
	shr.s32 	%r133, %r132, 31;
	and.b32  	%r134, %r133, 2147483647;
	add.s32 	%r135, %r134, %r132;
	setp.lt.s32 	%p6, %r135, %r26;
	selp.u32 	%r136, 1, 0, %p6;
	add.s32 	%r137, %r102, %r136;
	mul.hi.s32 	%r138, %r135, -2092037281;
	add.s32 	%r139, %r138, %r135;
	shr.u32 	%r140, %r139, 31;
	shr.s32 	%r141, %r139, 16;
	add.s32 	%r142, %r141, %r140;
	mad.lo.s32 	%r143, %r142, -127773, %r135;
	mul.lo.s32 	%r144, %r142, -2836;
	mad.lo.s32 	%r145, %r143, 16807, %r144;
	shr.s32 	%r146, %r145, 31;
	and.b32  	%r147, %r146, 2147483647;
	add.s32 	%r148, %r147, %r145;
	mul.hi.s32 	%r149, %r148, -2092037281;
	add.s32 	%r150, %r149, %r148;
	shr.u32 	%r151, %r150, 31;
	shr.s32 	%r152, %r150, 16;
	add.s32 	%r153, %r152, %r151;
	mad.lo.s32 	%r154, %r153, -127773, %r148;
	mul.lo.s32 	%r155, %r153, -2836;
	mad.lo.s32 	%r156, %r154, 16807, %r155;
	shr.s32 	%r157, %r156, 31;
	and.b32  	%r158, %r157, 2147483647;
	add.s32 	%r159, %r158, %r156;
	mul.hi.s32 	%r160, %r159, -2092037281;
	add.s32 	%r161, %r160, %r159;
	shr.u32 	%r162, %r161, 31;
	shr.s32 	%r163, %r161, 16;
	add.s32 	%r164, %r163, %r162;
	mad.lo.s32 	%r165, %r164, -127773, %r159;
	mul.lo.s32 	%r166, %r164, -2836;
	mad.lo.s32 	%r167, %r165, 16807, %r166;
	shr.s32 	%r168, %r167, 31;
	and.b32  	%r169, %r168, 2147483647;
	add.s32 	%r222, %r169, %r167;
	setp.lt.s32 	%p7, %r222, %r26;
	selp.u32 	%r170, 1, 0, %p7;
	add.s32 	%r223, %r137, %r170;
	add.s32 	%r214, %r214, -4;
	setp.ne.s32 	%p8, %r214, 0;
	@%p8 bra 	$L__BB0_4;

$L__BB0_5:
	ld.param.u32 	%r209, [nextRand3Kernel_param_2];
	and.b32  	%r208, %r209, 3;
	setp.eq.s32 	%p9, %r208, 0;
	@%p9 bra 	$L__BB0_8;

	ld.param.u32 	%r211, [nextRand3Kernel_param_2];
	and.b32  	%r221, %r211, 3;

$L__BB0_7:
	.pragma "nounroll";
	mul.hi.s32 	%r171, %r222, -2092037281;
	add.s32 	%r172, %r171, %r222;
	shr.u32 	%r173, %r172, 31;
	shr.s32 	%r174, %r172, 16;
	add.s32 	%r175, %r174, %r173;
	mad.lo.s32 	%r176, %r175, -127773, %r222;
	mul.lo.s32 	%r177, %r175, -2836;
	mad.lo.s32 	%r178, %r176, 16807, %r177;
	shr.s32 	%r179, %r178, 31;
	and.b32  	%r180, %r179, 2147483647;
	add.s32 	%r181, %r180, %r178;
	mul.hi.s32 	%r182, %r181, -2092037281;
	add.s32 	%r183, %r182, %r181;
	shr.u32 	%r184, %r183, 31;
	shr.s32 	%r185, %r183, 16;
	add.s32 	%r186, %r185, %r184;
	mad.lo.s32 	%r187, %r186, -127773, %r181;
	mul.lo.s32 	%r188, %r186, -2836;
	mad.lo.s32 	%r189, %r187, 16807, %r188;
	shr.s32 	%r190, %r189, 31;
	and.b32  	%r191, %r190, 2147483647;
	add.s32 	%r192, %r191, %r189;
	mul.hi.s32 	%r193, %r192, -2092037281;
	add.s32 	%r194, %r193, %r192;
	shr.u32 	%r195, %r194, 31;
	shr.s32 	%r196, %r194, 16;
	add.s32 	%r197, %r196, %r195;
	mad.lo.s32 	%r198, %r197, -127773, %r192;
	mul.lo.s32 	%r199, %r197, -2836;
	mad.lo.s32 	%r200, %r198, 16807, %r199;
	shr.s32 	%r201, %r200, 31;
	and.b32  	%r202, %r201, 2147483647;
	add.s32 	%r222, %r202, %r200;
	setp.lt.s32 	%p10, %r222, %r26;
	selp.u32 	%r203, 1, 0, %p10;
	add.s32 	%r223, %r223, %r203;
	add.s32 	%r221, %r221, -1;
	setp.ne.s32 	%p11, %r221, 0;
	@%p11 bra 	$L__BB0_7;

$L__BB0_8:
	st.global.u32 	[%rd3], %r223;

$L__BB0_9:
	ld.param.u64 	%rd13, [nextRand3Kernel_param_0];
	mov.u32 	%r207, %tid.x;
	mov.u32 	%r206, %ntid.x;
	mov.u32 	%r205, %ctaid.x;
	mad.lo.s32 	%r204, %r205, %r206, %r207;
	mul.wide.s32 	%rd12, %r204, 4;
	cvta.to.global.u64 	%rd11, %rd13;
	add.s64 	%rd10, %rd11, %rd12;
	st.global.u32 	[%rd10], %r222;

$L__BB0_10:
	ret;

}

