#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  5 16:33:21 2014
# Process ID: 26504
# Current directory: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl
# Command line: vivado.exe -notrace -mode batch -source run_vivadosyn.tcl
# Log file: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/vivado.log
# Journal file: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl\vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uni/VIVADO/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'greyScale_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'greyScale_ap_dadd_3_full_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'greyScale_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'greyScale_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'greyScale_ap_dmul_4_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'greyScale_ap_dmul_4_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'greyScale_ap_sitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'greyScale_ap_sitodp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'greyScale_ap_sitodp_4_no_dsp_32'...
[Fri Dec  5 16:33:43 2014] Launched synth_1...
Run output will be captured here: C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Fri Dec  5 16:33:43 2014] Waiting for synth_1 to finish...

*** Running vivado
    with args -log greyScale.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source greyScale.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source greyScale.tcl -notrace
Command: synth_design -top greyScale -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 311.293 ; gain = 82.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'greyScale' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:206]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:210]
INFO: [Synth 8-3491] module 'greyScale_AXILiteS_s_axi' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:12' bound to instance 'greyScale_AXILiteS_s_axi_U' of component 'greyScale_AXILiteS_s_axi' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:327]
INFO: [Synth 8-638] synthesizing module 'greyScale_AXILiteS_s_axi' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:87]
INFO: [Synth 8-3491] module 'greyScale_AXILiteS_s_axi_ram' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:581' bound to instance 'int_pixelInput' of component 'greyScale_AXILiteS_s_axi_ram' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:191]
INFO: [Synth 8-638] synthesizing module 'greyScale_AXILiteS_s_axi_ram' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:604]
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'greyScale_AXILiteS_s_axi_ram' (1#1) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:604]
INFO: [Synth 8-3491] module 'greyScale_AXILiteS_s_axi_ram' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:581' bound to instance 'int_pixelOutput' of component 'greyScale_AXILiteS_s_axi_ram' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element int_pixelOutput_shift_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:568]
WARNING: [Synth 8-6014] Unused sequential element int_pixelOutput_address1_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'greyScale_AXILiteS_s_axi' (2#1) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:87]
INFO: [Synth 8-3491] module 'greyScale_dadd_64bkb' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dadd_64bkb.vhd:11' bound to instance 'greyScale_dadd_64bkb_U0' of component 'greyScale_dadd_64bkb' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:365]
INFO: [Synth 8-638] synthesizing module 'greyScale_dadd_64bkb' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dadd_64bkb.vhd:29]
INFO: [Synth 8-3491] module 'greyScale_ap_dadd_3_full_dsp_64' declared at 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dadd_3_full_dsp_64/synth/greyScale_ap_dadd_3_full_dsp_64.vhd:59' bound to instance 'greyScale_ap_dadd_3_full_dsp_64_u' of component 'greyScale_ap_dadd_3_full_dsp_64' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dadd_64bkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'greyScale_ap_dadd_3_full_dsp_64' [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dadd_3_full_dsp_64/synth/greyScale_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_sitodp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dadd_3_full_dsp_64/synth/greyScale_ap_dadd_3_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'greyScale_ap_dadd_3_full_dsp_64' (29#1) [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dadd_3_full_dsp_64/synth/greyScale_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'greyScale_dadd_64bkb' (30#1) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dadd_64bkb.vhd:29]
INFO: [Synth 8-3491] module 'greyScale_dmul_64cud' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dmul_64cud.vhd:11' bound to instance 'greyScale_dmul_64cud_U1' of component 'greyScale_dmul_64cud' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:380]
INFO: [Synth 8-638] synthesizing module 'greyScale_dmul_64cud' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dmul_64cud.vhd:29]
INFO: [Synth 8-3491] module 'greyScale_ap_dmul_4_max_dsp_64' declared at 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dmul_4_max_dsp_64/synth/greyScale_ap_dmul_4_max_dsp_64.vhd:59' bound to instance 'greyScale_ap_dmul_4_max_dsp_64_u' of component 'greyScale_ap_dmul_4_max_dsp_64' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dmul_64cud.vhd:56]
INFO: [Synth 8-638] synthesizing module 'greyScale_ap_dmul_4_max_dsp_64' [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dmul_4_max_dsp_64/synth/greyScale_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_sitodp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dmul_4_max_dsp_64/synth/greyScale_ap_dmul_4_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'greyScale_ap_dmul_4_max_dsp_64' (37#1) [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_dmul_4_max_dsp_64/synth/greyScale_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'greyScale_dmul_64cud' (38#1) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dmul_64cud.vhd:29]
INFO: [Synth 8-3491] module 'greyScale_dmul_64cud' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_dmul_64cud.vhd:11' bound to instance 'greyScale_dmul_64cud_U2' of component 'greyScale_dmul_64cud' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:395]
INFO: [Synth 8-3491] module 'greyScale_sitodp_dEe' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_sitodp_dEe.vhd:11' bound to instance 'greyScale_sitodp_dEe_U3' of component 'greyScale_sitodp_dEe' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:410]
INFO: [Synth 8-638] synthesizing module 'greyScale_sitodp_dEe' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_sitodp_dEe.vhd:27]
INFO: [Synth 8-3491] module 'greyScale_ap_sitodp_4_no_dsp_32' declared at 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_sitodp_4_no_dsp_32/synth/greyScale_ap_sitodp_4_no_dsp_32.vhd:59' bound to instance 'greyScale_ap_sitodp_4_no_dsp_32_u' of component 'greyScale_ap_sitodp_4_no_dsp_32' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_sitodp_dEe.vhd:49]
INFO: [Synth 8-638] synthesizing module 'greyScale_ap_sitodp_4_no_dsp_32' [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_sitodp_4_no_dsp_32/synth/greyScale_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_sitodp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_sitodp_4_no_dsp_32/synth/greyScale_ap_sitodp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'greyScale_ap_sitodp_4_no_dsp_32' (41#1) [c:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.srcs/sources_1/ip/greyScale_ap_sitodp_4_no_dsp_32/synth/greyScale_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'greyScale_sitodp_dEe' (42#1) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_sitodp_dEe.vhd:27]
INFO: [Synth 8-3491] module 'greyScale_sitodp_dEe' declared at 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_sitodp_dEe.vhd:11' bound to instance 'greyScale_sitodp_dEe_U4' of component 'greyScale_sitodp_dEe' [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:423]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element pixelOutput_we0_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'greyScale' (43#1) [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:40]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized110 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized110 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized110 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized110 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized110 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized61 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 419.504 ; gain = 190.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 419.504 ; gain = 190.391
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 891 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.xdc]
Finished Parsing XDC File [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.xdc]
Parsing XDC File [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  FDE => FDRE: 37 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 689.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 689.656 ; gain = 460.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 689.656 ; gain = 460.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for greyScale_dmul_64cud_U1/greyScale_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for greyScale_dmul_64cud_U2/greyScale_ap_dmul_4_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for greyScale_sitodp_dEe_U3/greyScale_ap_sitodp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for greyScale_sitodp_dEe_U4/greyScale_ap_sitodp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 689.656 ; gain = 460.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_pixelInput_shift_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:474]
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp_fu_193_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pixelStart_1_fu_84_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:474]
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 689.656 ; gain = 460.543
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'greyScale_dadd_64bkb_U0/greyScale_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized7) to 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'greyScale_ap_dmul_4_max_dsp_64:/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'greyScale_ap_sitodp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_fu_193_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pixelStart_1_fu_84_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.vhd:474]
INFO: [Synth 8-3971] The signal greyScale_AXILiteS_s_axi_U/int_pixelInput/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element greyScale_AXILiteS_s_axi_U/int_pixelOutput/q0_reg was removed.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale_AXILiteS_s_axi.vhd:639]
INFO: [Synth 8-3971] The signal greyScale_AXILiteS_s_axi_U/int_pixelOutput/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U2/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[0] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[1]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[2] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[3]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[4]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[7] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[8]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[9]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[10]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[11]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[12] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[13]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[14]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[17] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[18]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[19]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[20]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[21]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[23]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[24]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[27] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[28]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[29]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[30]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[31]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[32] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[33]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[34]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[37] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[38]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[39]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[40]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[41]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[42] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[43]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[44]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[47] )
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[48]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[49]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[50]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'greyScale_dmul_64cud_U1/din1_buf1_reg[51]' (FD) to 'greyScale_dmul_64cud_U1/din1_buf1_reg[53]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_dmul_64cud_U1/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\greyScale_AXILiteS_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\greyScale_AXILiteS_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_AXILiteS_s_axi_U/wstate_reg[2]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_AXILiteS_s_axi_U/rstate_reg[2]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (sum2_cast_reg_417_reg[11]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (sum4_cast_reg_442_reg[11]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[63]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[62]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[61]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[60]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[59]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[58]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[57]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[56]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[55]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[52]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[47]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[46]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[45]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[42]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[37]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[36]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[35]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[32]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[27]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[26]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[25]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[22]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[17]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[16]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[15]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[12]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[7]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[6]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[5]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[2]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U1/din1_buf1_reg[0]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[63]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[62]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[61]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[60]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[59]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[58]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[57]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[56]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[55]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[54]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[53]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[52]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[51]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[50]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[49]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[48]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[47]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[46]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[45]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[44]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[43]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[42]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[41]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[40]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[39]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[38]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[37]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[36]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[35]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[34]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[33]) is unused and will be removed from module greyScale.
WARNING: [Synth 8-3332] Sequential element (greyScale_dmul_64cud_U2/din1_buf1_reg[32]) is unused and will be removed from module greyScale.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sh_assign_1_reg_492_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 689.656 ; gain = 460.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 763.969 ; gain = 534.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 774.988 ; gain = 545.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance greyScale_AXILiteS_s_axi_U/int_pixelInput/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance greyScale_AXILiteS_s_axi_U/int_pixelInput/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance greyScale_AXILiteS_s_axi_U/int_pixelOutput/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    33|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_2  |     2|
|7     |DSP48E1_3  |     2|
|8     |DSP48E1_4  |     2|
|9     |DSP48E1_5  |     2|
|10    |DSP48E1_6  |     2|
|11    |DSP48E1_7  |     2|
|12    |DSP48E1_8  |     2|
|13    |DSP48E1_9  |     2|
|14    |LUT1       |    73|
|15    |LUT2       |   254|
|16    |LUT3       |   439|
|17    |LUT4       |   276|
|18    |LUT5       |   278|
|19    |LUT6       |   682|
|20    |MUXCY      |   471|
|21    |MUXF7      |    25|
|22    |MUXF8      |     2|
|23    |RAMB36E1   |     2|
|24    |SRL16E     |    30|
|25    |XORCY      |   304|
|26    |FDE        |    37|
|27    |FDRE       |  1855|
|28    |FDSE       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 801.289 ; gain = 572.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 432 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:17 . Memory (MB): peak = 801.289 ; gain = 302.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 801.289 ; gain = 572.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 157 instances
  FDE => FDRE: 37 instances

298 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:40 . Memory (MB): peak = 801.289 ; gain = 573.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/project.runs/synth_1/greyScale.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 801.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 16:35:35 2014...
[Fri Dec  5 16:35:38 2014] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:55 . Memory (MB): peak = 271.602 ; gain = 7.883
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.xdc:2]
Finished Parsing XDC File [C:/Users/mathi/Desktop/Kandidat/Embedded/Project/testings/TestPorject/solution1/impl/vhdl/greyScale.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 543.434 ; gain = 271.832
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 543.434 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.203 ; gain = 492.770


Implementation tool: Xilinx Vivado v.2017.2
Project:             TestPorject
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Fri Dec 05 16:36:11 +0100 2014

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1767
FF:            1918
DSP:             25
BRAM:             4
SRL:             30
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.764
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 16:36:11 2014...
