--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml LC3.twx LC3.ncd -o LC3.twr LC3.pcf -ucf Nexys3_Master.ucf

Design file:              LC3.ncd
Physical constraint file: LC3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1138675 paths analyzed, 2424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.953ns.
--------------------------------------------------------------------------------

Paths for end point cpu/PSR_1 (SLICE_X15Y37.C6), 33431 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_0 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.901ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_0 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.447   cpu/IR<3>
                                                       cpu/IR_0
    SLICE_X6Y36.A1       net (fanout=12)       1.615   cpu/IR<0>
    SLICE_X6Y36.A        Tilo                  0.203   cpu/SR2OUT<11>
                                                       cpu/regfile/Mram_REGFILE12_RAMA_D1
    SLICE_X12Y35.D2      net (fanout=2)        1.482   cpu/SR2OUT<7>
    SLICE_X12Y35.DMUX    Topdd                 0.374   g_memory/MAR<6>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_lut<7>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X9Y35.B5       net (fanout=1)        0.446   cpu/alu/OPA[15]_OPB[15]_add_1_OUT<7>
    SLICE_X9Y35.B        Tilo                  0.259   cpu/Saved_USP<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A286
    SLICE_X9Y35.A1       net (fanout=2)        1.184   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A285
    SLICE_X9Y35.A        Tilo                  0.259   cpu/Saved_USP<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A287
    SLICE_X14Y35.DX      net (fanout=1)        0.686   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<7>
    SLICE_X14Y35.COUT    Tdxcy                 0.087   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X14Y36.BMUX    Tcinb                 0.292   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X15Y36.A6      net (fanout=1)        0.733   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<9>
    SLICE_X15Y36.A       Tilo                  0.259   cpu/PC<10>
                                                       BUS<9>LogicTrst1
    SLICE_X13Y36.A3      net (fanout=9)        0.527   BUS<9>
    SLICE_X13Y36.A       Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A24
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X15Y37.C6      net (fanout=1)        0.464   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.901ns (2.761ns logic, 7.140ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_1 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_1 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.447   cpu/IR<3>
                                                       cpu/IR_1
    SLICE_X6Y36.A2       net (fanout=13)       1.544   cpu/IR<1>
    SLICE_X6Y36.A        Tilo                  0.203   cpu/SR2OUT<11>
                                                       cpu/regfile/Mram_REGFILE12_RAMA_D1
    SLICE_X12Y35.D2      net (fanout=2)        1.482   cpu/SR2OUT<7>
    SLICE_X12Y35.DMUX    Topdd                 0.374   g_memory/MAR<6>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_lut<7>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<7>
    SLICE_X9Y35.B5       net (fanout=1)        0.446   cpu/alu/OPA[15]_OPB[15]_add_1_OUT<7>
    SLICE_X9Y35.B        Tilo                  0.259   cpu/Saved_USP<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A286
    SLICE_X9Y35.A1       net (fanout=2)        1.184   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A285
    SLICE_X9Y35.A        Tilo                  0.259   cpu/Saved_USP<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A287
    SLICE_X14Y35.DX      net (fanout=1)        0.686   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<7>
    SLICE_X14Y35.COUT    Tdxcy                 0.087   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X14Y36.BMUX    Tcinb                 0.292   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X15Y36.A6      net (fanout=1)        0.733   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<9>
    SLICE_X15Y36.A       Tilo                  0.259   cpu/PC<10>
                                                       BUS<9>LogicTrst1
    SLICE_X13Y36.A3      net (fanout=9)        0.527   BUS<9>
    SLICE_X13Y36.A       Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A24
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X15Y37.C6      net (fanout=1)        0.464   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.830ns (2.761ns logic, 7.069ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.783ns (Levels of Logic = 12)
  Clock Path Skew:      -0.026ns (0.244 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_9
    SLICE_X11Y36.A1      net (fanout=4)        1.006   cpu/IR<9>
    SLICE_X11Y36.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<9>1
    SLICE_X10Y35.A1      net (fanout=8)        0.664   cpu/SR1<0>
    SLICE_X10Y35.AMUX    Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X11Y37.A6      net (fanout=8)        0.523   cpu/SR1OUT<0>
    SLICE_X11Y37.A       Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A32
                                                       cpu/Mmux_ADDR1MUX_OUT17
    SLICE_X16Y35.AX      net (fanout=1)        0.754   cpu/ADDR1MUX_OUT<0>
    SLICE_X16Y35.COUT    Taxcy                 0.225   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   cpu/Madd_ADDER_cy<3>
    SLICE_X16Y36.DMUX    Tcind                 0.272   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X11Y35.D4      net (fanout=2)        0.708   cpu/ADDER<7>
    SLICE_X11Y35.D       Tilo                  0.259   cpu/IR<8>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A281
    SLICE_X9Y35.A6       net (fanout=2)        0.308   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A28
    SLICE_X9Y35.A        Tilo                  0.259   cpu/Saved_USP<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A287
    SLICE_X14Y35.DX      net (fanout=1)        0.686   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<7>
    SLICE_X14Y35.COUT    Tdxcy                 0.087   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X14Y36.BMUX    Tcinb                 0.292   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X15Y36.A6      net (fanout=1)        0.733   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<9>
    SLICE_X15Y36.A       Tilo                  0.259   cpu/PC<10>
                                                       BUS<9>LogicTrst1
    SLICE_X13Y36.A3      net (fanout=9)        0.527   BUS<9>
    SLICE_X13Y36.A       Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A24
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X15Y37.C6      net (fanout=1)        0.464   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.783ns (3.404ns logic, 6.379ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu/PSR_0 (SLICE_X15Y37.A6), 11248 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.850ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.244 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_9
    SLICE_X11Y36.A1      net (fanout=4)        1.006   cpu/IR<9>
    SLICE_X11Y36.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<9>1
    SLICE_X10Y35.B1      net (fanout=8)        0.710   cpu/SR1<0>
    SLICE_X10Y35.BMUX    Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMB
    SLICE_X6Y34.B6       net (fanout=9)        0.923   cpu/SR1OUT<2>
    SLICE_X6Y34.B        Tilo                  0.203   cpu/Saved_USP<2>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A182
    SLICE_X9Y34.C6       net (fanout=3)        0.480   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A181
    SLICE_X9Y34.C        Tilo                  0.259   N216
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A184_SW0
    SLICE_X15Y35.C5      net (fanout=1)        1.281   N216
    SLICE_X15Y35.C       Tilo                  0.259   g_memory/MAR<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A185
    SLICE_X14Y34.CX      net (fanout=1)        0.404   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<2>
    SLICE_X14Y34.COUT    Tcxcy                 0.093   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.AMUX    Tcina                 0.202   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X11Y34.C6      net (fanout=1)        0.542   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<4>
    SLICE_X11Y34.C       Tilo                  0.259   cpu/PC<4>
                                                       BUS<4>LogicTrst1
    SLICE_X11Y35.A6      net (fanout=8)        1.200   BUS<4>
    SLICE_X11Y35.A       Tilo                  0.259   cpu/IR<8>
                                                       cpu/Mmux_PSRMUX_OUT<0>13
    SLICE_X15Y37.A6      net (fanout=1)        0.534   cpu/Mmux_PSRMUX_OUT<0>12
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>14
                                                       cpu/PSR_0
    -------------------------------------------------  ---------------------------
    Total                                      9.850ns (2.767ns logic, 7.083ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_10 (FF)
  Destination:          cpu/PSR_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.808ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.244 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_10 to cpu/PSR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_10
    SLICE_X11Y36.D3      net (fanout=4)        1.023   cpu/IR<10>
    SLICE_X11Y36.D       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<10>1
    SLICE_X10Y35.B2      net (fanout=8)        0.651   cpu/SR1<1>
    SLICE_X10Y35.BMUX    Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMB
    SLICE_X6Y34.B6       net (fanout=9)        0.923   cpu/SR1OUT<2>
    SLICE_X6Y34.B        Tilo                  0.203   cpu/Saved_USP<2>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A182
    SLICE_X9Y34.C6       net (fanout=3)        0.480   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A181
    SLICE_X9Y34.C        Tilo                  0.259   N216
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A184_SW0
    SLICE_X15Y35.C5      net (fanout=1)        1.281   N216
    SLICE_X15Y35.C       Tilo                  0.259   g_memory/MAR<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A185
    SLICE_X14Y34.CX      net (fanout=1)        0.404   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<2>
    SLICE_X14Y34.COUT    Tcxcy                 0.093   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.AMUX    Tcina                 0.202   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X11Y34.C6      net (fanout=1)        0.542   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<4>
    SLICE_X11Y34.C       Tilo                  0.259   cpu/PC<4>
                                                       BUS<4>LogicTrst1
    SLICE_X11Y35.A6      net (fanout=8)        1.200   BUS<4>
    SLICE_X11Y35.A       Tilo                  0.259   cpu/IR<8>
                                                       cpu/Mmux_PSRMUX_OUT<0>13
    SLICE_X15Y37.A6      net (fanout=1)        0.534   cpu/Mmux_PSRMUX_OUT<0>12
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>14
                                                       cpu/PSR_0
    -------------------------------------------------  ---------------------------
    Total                                      9.808ns (2.767ns logic, 7.041ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.244 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_9
    SLICE_X11Y36.A1      net (fanout=4)        1.006   cpu/IR<9>
    SLICE_X11Y36.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<9>1
    SLICE_X10Y35.A1      net (fanout=8)        0.664   cpu/SR1<0>
    SLICE_X10Y35.AMUX    Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X12Y34.A4      net (fanout=8)        0.504   cpu/SR1OUT<0>
    SLICE_X12Y34.DMUX    Topad                 0.550   cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<3>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_lut<0>
                                                       cpu/alu/Madd_OPA[15]_OPB[15]_add_1_OUT_cy<3>
    SLICE_X15Y33.B6      net (fanout=1)        0.492   cpu/alu/OPA[15]_OPB[15]_add_1_OUT<3>
    SLICE_X15Y33.B       Tilo                  0.259   cpu/OPB<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A206
    SLICE_X15Y33.A1      net (fanout=2)        1.201   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A205
    SLICE_X15Y33.A       Tilo                  0.259   cpu/OPB<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A207
    SLICE_X14Y34.DX      net (fanout=1)        0.402   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<3>
    SLICE_X14Y34.COUT    Tdxcy                 0.087   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.AMUX    Tcina                 0.202   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X11Y34.C6      net (fanout=1)        0.542   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<4>
    SLICE_X11Y34.C       Tilo                  0.259   cpu/PC<4>
                                                       BUS<4>LogicTrst1
    SLICE_X11Y35.A6      net (fanout=8)        1.200   BUS<4>
    SLICE_X11Y35.A       Tilo                  0.259   cpu/IR<8>
                                                       cpu/Mmux_PSRMUX_OUT<0>13
    SLICE_X15Y37.A6      net (fanout=1)        0.534   cpu/Mmux_PSRMUX_OUT<0>12
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<0>14
                                                       cpu/PSR_0
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (3.108ns logic, 6.548ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu/PSR_1 (SLICE_X15Y37.C3), 15871 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.244 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_9
    SLICE_X11Y36.A1      net (fanout=4)        1.006   cpu/IR<9>
    SLICE_X11Y36.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<9>1
    SLICE_X10Y36.C1      net (fanout=8)        1.147   cpu/SR1<0>
    SLICE_X10Y36.CMUX    Tilo                  0.261   cpu/SR1OUT<11>
                                                       cpu/regfile/Mram_REGFILE2_RAMC
    SLICE_X16Y37.C1      net (fanout=8)        1.524   cpu/SR1OUT<10>
    SLICE_X16Y37.CMUX    Topcc                 0.392   cpu/Madd_ADDER_cy<11>
                                                       cpu/Madd_ADDER_lut<10>
                                                       cpu/Madd_ADDER_cy<11>
    SLICE_X18Y36.C6      net (fanout=4)        0.715   cpu/ADDER<10>
    SLICE_X18Y36.C       Tilo                  0.204   g_memory/MAR<10>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A44_SW0
    SLICE_X18Y36.A1      net (fanout=1)        0.474   N225
    SLICE_X18Y36.A       Tilo                  0.203   g_memory/MAR<10>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A45
    SLICE_X14Y36.CX      net (fanout=1)        0.812   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<10>
    SLICE_X14Y36.DMUX    Tcxd                  0.288   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X14Y38.A6      net (fanout=1)        0.336   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X14Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X15Y39.A6      net (fanout=9)        0.326   BUS<11>
    SLICE_X15Y39.A       Tilo                  0.259   cpu/PSR_9
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X15Y37.C3      net (fanout=1)        0.611   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (2.782ns logic, 6.951ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.565ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.244 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_9
    SLICE_X11Y36.A1      net (fanout=4)        1.006   cpu/IR<9>
    SLICE_X11Y36.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<9>1
    SLICE_X10Y36.C1      net (fanout=8)        1.147   cpu/SR1<0>
    SLICE_X10Y36.CMUX    Tilo                  0.261   cpu/SR1OUT<11>
                                                       cpu/regfile/Mram_REGFILE2_RAMC
    SLICE_X16Y37.C1      net (fanout=8)        1.524   cpu/SR1OUT<10>
    SLICE_X16Y37.CMUX    Topcc                 0.392   cpu/Madd_ADDER_cy<11>
                                                       cpu/Madd_ADDER_lut<10>
                                                       cpu/Madd_ADDER_cy<11>
    SLICE_X18Y36.B6      net (fanout=4)        0.609   cpu/ADDER<10>
    SLICE_X18Y36.B       Tilo                  0.203   g_memory/MAR<10>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A44_SW1
    SLICE_X18Y36.A3      net (fanout=1)        0.413   N226
    SLICE_X18Y36.A       Tilo                  0.203   g_memory/MAR<10>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A45
    SLICE_X14Y36.CX      net (fanout=1)        0.812   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<10>
    SLICE_X14Y36.DMUX    Tcxd                  0.288   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X14Y38.A6      net (fanout=1)        0.336   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X14Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X15Y39.A6      net (fanout=9)        0.326   BUS<11>
    SLICE_X15Y39.A       Tilo                  0.259   cpu/PSR_9
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X15Y37.C3      net (fanout=1)        0.611   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.565ns (2.781ns logic, 6.784ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.564ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.244 - 0.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.391   cpu/IR<7>
                                                       cpu/IR_9
    SLICE_X11Y36.A1      net (fanout=4)        1.006   cpu/IR<9>
    SLICE_X11Y36.A       Tilo                  0.259   cpu/IR<7>
                                                       cpu/SR1<9>1
    SLICE_X10Y35.B1      net (fanout=8)        0.710   cpu/SR1<0>
    SLICE_X10Y35.BMUX    Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMB
    SLICE_X6Y34.B6       net (fanout=9)        0.923   cpu/SR1OUT<2>
    SLICE_X6Y34.B        Tilo                  0.203   cpu/Saved_USP<2>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A182
    SLICE_X9Y34.C6       net (fanout=3)        0.480   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A181
    SLICE_X9Y34.C        Tilo                  0.259   N216
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A184_SW0
    SLICE_X15Y35.C5      net (fanout=1)        1.281   N216
    SLICE_X15Y35.C       Tilo                  0.259   g_memory/MAR<5>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A185
    SLICE_X14Y34.CX      net (fanout=1)        0.404   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<2>
    SLICE_X14Y34.COUT    Tcxcy                 0.093   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<3>
    SLICE_X14Y35.AMUX    Tcina                 0.202   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X11Y34.C6      net (fanout=1)        0.542   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<4>
    SLICE_X11Y34.C       Tilo                  0.259   cpu/PC<4>
                                                       BUS<4>LogicTrst1
    SLICE_X15Y39.A5      net (fanout=8)        0.837   BUS<4>
    SLICE_X15Y39.A       Tilo                  0.259   cpu/PSR_9
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X15Y37.C3      net (fanout=1)        0.611   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X15Y37.CLK     Tas                   0.322   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.564ns (2.767ns logic, 6.797ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG2/DP (SLICE_X30Y14.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_14 (FF)
  Destination:          g_memory/display/Mram_SEGREG2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_14 to g_memory/display/Mram_SEGREG2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.198   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_14
    SLICE_X30Y14.D3      net (fanout=2)        0.162   g_memory/display/DDR<14>
    SLICE_X30Y14.CLK     Tah         (-Th)     0.172   seg_6_OBUF
                                                       g_memory/display/Mram_SEGREG2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.026ns logic, 0.162ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG2/SP (SLICE_X30Y14.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_14 (FF)
  Destination:          g_memory/display/Mram_SEGREG2/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_14 to g_memory/display/Mram_SEGREG2/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.198   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_14
    SLICE_X30Y14.D3      net (fanout=2)        0.162   g_memory/display/DDR<14>
    SLICE_X30Y14.CLK     Tah         (-Th)     0.172   seg_6_OBUF
                                                       g_memory/display/Mram_SEGREG2/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.026ns logic, 0.162ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG1_RAMA (SLICE_X30Y13.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_14 (FF)
  Destination:          g_memory/display/Mram_SEGREG1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_14 to g_memory/display/Mram_SEGREG1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.198   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_14
    SLICE_X30Y13.D1      net (fanout=2)        0.376   g_memory/display/DDR<14>
    SLICE_X30Y13.CLK     Tah         (-Th)     0.293   seg_5_OBUF
                                                       g_memory/display/Mram_SEGREG1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (-0.095ns logic, 0.376ns route)
                                                       (-33.8% logic, 133.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM1/CLKA
  Logical resource: g_memory/memory/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM2/CLKA
  Logical resource: g_memory/memory/Mram_RAM2/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM3/CLKA
  Logical resource: g_memory/memory/Mram_RAM3/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.953|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1138675 paths, 0 nets, and 3960 connections

Design statistics:
   Minimum period:   9.953ns{1}   (Maximum frequency: 100.472MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 21 13:09:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



