// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/12/2020 16:05:01"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab4 (
	clk_in,
	rst,
	seg_4,
	seg_3,
	seg_2,
	seg_1,
	in_0,
	in_1,
	in_2,
	in_3,
	in_4,
	in_5,
	in_6,
	in_7,
	hsync,
	vsync,
	vga_blank_n,
	vga_clk,
	rgb);
input 	clk_in;
input 	rst;
output 	[0:6] seg_4;
output 	[0:6] seg_3;
output 	[0:6] seg_2;
output 	[0:6] seg_1;
input 	in_0;
input 	in_1;
input 	in_2;
input 	in_3;
input 	in_4;
input 	in_5;
input 	in_6;
input 	in_7;
output 	hsync;
output 	vsync;
output 	vga_blank_n;
output 	vga_clk;
output 	[23:0] rgb;

// Design Ports Information
// seg_4[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_4[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_3[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_2[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// seg_1[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// hsync	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vsync	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_blank_n	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[8]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[9]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[11]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[12]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[13]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[14]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[15]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[16]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[17]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[18]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[19]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[20]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[21]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[22]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rgb[23]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk_in	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_3	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_2	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_1	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_0	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_7	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_6	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_5	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_4	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \screener|addr_gen|Mult0~8 ;
wire \screener|addr_gen|Mult0~9 ;
wire \screener|addr_gen|Mult0~10 ;
wire \screener|addr_gen|Mult0~11 ;
wire \screener|addr_gen|Mult0~12 ;
wire \screener|addr_gen|Mult0~13 ;
wire \screener|addr_gen|Mult0~14 ;
wire \screener|addr_gen|Mult0~15 ;
wire \screener|addr_gen|Mult0~16 ;
wire \screener|addr_gen|Mult0~17 ;
wire \screener|addr_gen|Mult0~18 ;
wire \screener|addr_gen|Mult0~19 ;
wire \screener|addr_gen|Mult0~20 ;
wire \screener|addr_gen|Mult0~21 ;
wire \screener|addr_gen|Mult0~22 ;
wire \screener|addr_gen|Mult0~23 ;
wire \screener|addr_gen|Mult0~24 ;
wire \screener|addr_gen|Mult0~25 ;
wire \screener|addr_gen|Mult0~26 ;
wire \screener|addr_gen|Mult0~27 ;
wire \screener|addr_gen|Mult0~28 ;
wire \screener|addr_gen|Mult0~29 ;
wire \screener|addr_gen|Mult0~30 ;
wire \screener|addr_gen|Mult0~31 ;
wire \screener|addr_gen|Mult0~32 ;
wire \screener|addr_gen|Mult0~33 ;
wire \screener|addr_gen|Mult0~34 ;
wire \screener|addr_gen|Mult0~35 ;
wire \screener|addr_gen|Mult0~36 ;
wire \screener|addr_gen|Mult0~37 ;
wire \screener|addr_gen|Mult0~38 ;
wire \screener|addr_gen|Mult0~39 ;
wire \screener|addr_gen|Mult0~40 ;
wire \screener|addr_gen|Mult0~41 ;
wire \screener|addr_gen|Mult0~42 ;
wire \screener|addr_gen|Mult0~43 ;
wire \screener|addr_gen|Mult0~44 ;
wire \screener|addr_gen|Mult0~45 ;
wire \screener|addr_gen|Mult0~46 ;
wire \screener|addr_gen|Mult0~47 ;
wire \screener|addr_gen|Mult0~48 ;
wire \screener|addr_gen|Mult0~49 ;
wire \screener|addr_gen|Mult0~50 ;
wire \screener|addr_gen|Mult0~51 ;
wire \screener|addr_gen|Mult0~52 ;
wire \screener|addr_gen|Mult0~53 ;
wire \screener|addr_gen|Mult0~54 ;
wire \screener|addr_gen|Mult0~55 ;
wire \clk_in~input_o ;
wire \clk_in~inputCLKENA0_outclk ;
wire \rst~input_o ;
wire \prog_count|PC[15]~0_combout ;
wire \state_machine|state_counter.0000~q ;
wire \state_machine|state_counter~18_combout ;
wire \state_machine|state_counter.0001~q ;
wire \Instr_Reg|RdstOut[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ;
wire \Instr_Reg|RsrcOut[0]~feeder_combout ;
wire \in_7~input_o ;
wire \Instr_Reg|instruction[11]~feeder_combout ;
wire \in_1~input_o ;
wire \phoneCntl|mux_out[5]~120_combout ;
wire \in_3~input_o ;
wire \logicBox|C~9_combout ;
wire \phoneCntl|mux_out[5]~93_combout ;
wire \phoneCntl|mux_out[10]~62_combout ;
wire \phoneCntl|mux_out[13]~117_combout ;
wire \in_4~input_o ;
wire \Instr_Reg|RdstOut[0]~feeder_combout ;
wire \Instr_Reg|always0~0_combout ;
wire \in_6~input_o ;
wire \registers|r[0][4]~1_combout ;
wire \registers|r[0][1]~q ;
wire \registers|r[8][11]~9_combout ;
wire \registers|r[8][1]~q ;
wire \registers|r[4][9]~5_combout ;
wire \registers|r[4][1]~q ;
wire \Instr_Reg|RdstOut[3]~feeder_combout ;
wire \registers|r[12][3]~13_combout ;
wire \registers|r[12][1]~q ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ;
wire \in_5~input_o ;
wire \state_machine|Decoder0~1_combout ;
wire \state_machine|Mux0~0_combout ;
wire \registers|r[1][9]~2_combout ;
wire \registers|r[1][2]~q ;
wire \registers|r[0][2]~q ;
wire \registers|r[2][12]~3_combout ;
wire \registers|r[2][2]~q ;
wire \registers|r[3][4]~4_combout ;
wire \registers|r[3][2]~q ;
wire \muxDst|Mux13~0_combout ;
wire \registers|r[14][9]~14_combout ;
wire \registers|r[14][2]~q ;
wire \registers|r[12][2]~feeder_combout ;
wire \registers|r[12][2]~q ;
wire \registers|r[15][13]~15_combout ;
wire \registers|r[15][2]~q ;
wire \muxDst|Mux13~3_combout ;
wire \state_machine|Decoder0~2_combout ;
wire \registers|r[5][9]~6_combout ;
wire \registers|r[5][2]~q ;
wire \registers|r[7][9]~8_combout ;
wire \registers|r[7][2]~q ;
wire \registers|r[4][2]~feeder_combout ;
wire \registers|r[4][2]~q ;
wire \registers|r[6][9]~7_combout ;
wire \registers|r[6][2]~q ;
wire \muxDst|Mux13~1_combout ;
wire \registers|r[11][2]~feeder_combout ;
wire \registers|r[11][10]~12_combout ;
wire \registers|r[11][2]~q ;
wire \registers|r[10][2]~feeder_combout ;
wire \registers|r[10][2]~q ;
wire \registers|r[8][2]~feeder_combout ;
wire \registers|r[8][2]~q ;
wire \state_machine|Decoder0~3_combout ;
wire \registers|r[9][14]~10_combout ;
wire \registers|r[9][2]~q ;
wire \muxDst|Mux13~2_combout ;
wire \muxDst|Mux13~4_combout ;
wire \immMux|mux_out[2]~4_combout ;
wire \Instr_Reg|ImmOut[0]~feeder_combout ;
wire \registers|r[11][0]~q ;
wire \registers|r[10][0]~q ;
wire \registers|r[8][0]~feeder_combout ;
wire \registers|r[8][0]~q ;
wire \registers|r[9][0]~feeder_combout ;
wire \registers|r[9][0]~q ;
wire \muxDst|Mux15~2_combout ;
wire \registers|r[0][0]~q ;
wire \registers|r[2][0]~feeder_combout ;
wire \registers|r[2][0]~q ;
wire \registers|r[3][0]~q ;
wire \muxDst|Mux15~0_combout ;
wire \registers|r[5][0]~q ;
wire \registers|r[4][0]~q ;
wire \registers|r[7][0]~q ;
wire \registers|r[6][0]~q ;
wire \muxDst|Mux15~1_combout ;
wire \registers|r[14][0]~q ;
wire \registers|r[12][0]~feeder_combout ;
wire \registers|r[12][0]~q ;
wire \registers|r[13][0]~feeder_combout ;
wire \state_machine|Decoder0~0_combout ;
wire \registers|r[13][9]~0_combout ;
wire \registers|r[13][0]~q ;
wire \registers|r[15][0]~q ;
wire \muxDst|Mux15~3_combout ;
wire \muxDst|Mux15~4_combout ;
wire \logicBox|Add6~66_cout ;
wire \logicBox|Add6~50 ;
wire \logicBox|Add6~54 ;
wire \logicBox|Add6~57_sumout ;
wire \logicBox|Add3~50 ;
wire \logicBox|Add3~54 ;
wire \logicBox|Add3~57_sumout ;
wire \logicBox|Selector13~3_combout ;
wire \logicBox|Add3~53_sumout ;
wire \logicBox|Add3~49_sumout ;
wire \logicBox|Add4~50 ;
wire \logicBox|Add4~54 ;
wire \logicBox|Add4~57_sumout ;
wire \logicBox|Selector13~4_combout ;
wire \logicBox|Add0~50 ;
wire \logicBox|Add0~54 ;
wire \logicBox|Add0~57_sumout ;
wire \logicBox|Add9~50 ;
wire \logicBox|Add9~54 ;
wire \logicBox|Add9~57_sumout ;
wire \logicBox|Add9~53_sumout ;
wire \logicBox|Add9~49_sumout ;
wire \logicBox|Add10~50 ;
wire \logicBox|Add10~51 ;
wire \logicBox|Add10~54 ;
wire \logicBox|Add10~55 ;
wire \logicBox|Add10~57_sumout ;
wire \logicBox|Selector13~2_combout ;
wire \immMux|mux_out[0]~1_combout ;
wire \logicBox|ShiftLeft0~16_combout ;
wire \registers|r[12][15]~q ;
wire \registers|r[8][15]~feeder_combout ;
wire \registers|r[8][15]~q ;
wire \registers|r[4][15]~q ;
wire \muxSrc|Mux0~0_combout ;
wire \registers|r[11][15]~q ;
wire \registers|r[7][15]~q ;
wire \registers|r[3][15]~feeder_combout ;
wire \registers|r[3][15]~q ;
wire \registers|r[15][15]~q ;
wire \muxSrc|Mux0~3_combout ;
wire \registers|r[9][15]~feeder_combout ;
wire \registers|r[9][15]~q ;
wire \registers|r[5][15]~feeder_combout ;
wire \registers|r[5][15]~q ;
wire \registers|r[1][15]~q ;
wire \registers|r[13][15]~q ;
wire \muxSrc|Mux0~1_combout ;
wire \registers|r[10][15]~feeder_combout ;
wire \registers|r[10][15]~q ;
wire \registers|r[2][15]~q ;
wire \registers|r[6][15]~feeder_combout ;
wire \registers|r[6][15]~q ;
wire \registers|r[14][15]~q ;
wire \muxSrc|Mux0~2_combout ;
wire \muxSrc|Mux0~4_combout ;
wire \in_0~input_o ;
wire \immMux|mux_out[7]~8_combout ;
wire \registers|r[1][7]~feeder_combout ;
wire \registers|r[1][7]~q ;
wire \registers|r[9][7]~q ;
wire \registers|r[13][7]~feeder_combout ;
wire \registers|r[13][7]~q ;
wire \registers|r[5][7]~q ;
wire \muxSrc|Mux8~1_combout ;
wire \registers|r[6][7]~q ;
wire \registers|r[10][7]~q ;
wire \registers|r[2][7]~q ;
wire \registers|r[14][7]~q ;
wire \muxSrc|Mux8~2_combout ;
wire \registers|r[15][7]~q ;
wire \registers|r[7][7]~feeder_combout ;
wire \registers|r[7][7]~q ;
wire \registers|r[3][7]~q ;
wire \registers|r[11][7]~q ;
wire \muxSrc|Mux8~3_combout ;
wire \registers|r[0][7]~feeder_combout ;
wire \registers|r[0][7]~q ;
wire \registers|r[12][7]~q ;
wire \registers|r[4][7]~feeder_combout ;
wire \registers|r[4][7]~q ;
wire \muxSrc|Mux8~0_combout ;
wire \muxSrc|Mux8~4_combout ;
wire \registers|r[15][6]~q ;
wire \registers|r[13][6]~q ;
wire \registers|r[12][6]~feeder_combout ;
wire \registers|r[12][6]~q ;
wire \registers|r[14][6]~q ;
wire \muxDst|Mux9~3_combout ;
wire \registers|r[1][6]~q ;
wire \registers|r[0][6]~q ;
wire \registers|r[2][6]~feeder_combout ;
wire \registers|r[2][6]~q ;
wire \registers|r[3][6]~feeder_combout ;
wire \registers|r[3][6]~q ;
wire \muxDst|Mux9~0_combout ;
wire \registers|r[4][6]~q ;
wire \registers|r[7][6]~feeder_combout ;
wire \registers|r[7][6]~q ;
wire \registers|r[5][6]~q ;
wire \registers|r[6][6]~feeder_combout ;
wire \registers|r[6][6]~q ;
wire \muxDst|Mux9~1_combout ;
wire \registers|r[9][6]~q ;
wire \registers|r[11][6]~q ;
wire \registers|r[10][6]~q ;
wire \muxDst|Mux9~2_combout ;
wire \muxDst|Mux9~4_combout ;
wire \registers|r[4][5]~q ;
wire \registers|r[12][5]~q ;
wire \registers|r[0][5]~feeder_combout ;
wire \registers|r[0][5]~q ;
wire \registers|r[8][5]~feeder_combout ;
wire \registers|r[8][5]~q ;
wire \muxDst|Mux10~0_combout ;
wire \registers|r[10][5]~q ;
wire \registers|r[14][5]~q ;
wire \registers|r[2][5]~q ;
wire \registers|r[6][5]~feeder_combout ;
wire \registers|r[6][5]~q ;
wire \muxDst|Mux10~2_combout ;
wire \registers|r[5][5]~q ;
wire \registers|r[9][5]~q ;
wire \registers|r[13][5]~q ;
wire \muxDst|Mux10~1_combout ;
wire \registers|r[7][5]~q ;
wire \registers|r[11][5]~q ;
wire \registers|r[3][5]~q ;
wire \registers|r[15][5]~q ;
wire \muxDst|Mux10~3_combout ;
wire \muxDst|Mux10~4_combout ;
wire \registers|r[1][4]~q ;
wire \registers|r[2][4]~feeder_combout ;
wire \registers|r[2][4]~q ;
wire \registers|r[3][4]~feeder_combout ;
wire \registers|r[3][4]~q ;
wire \muxDst|Mux11~0_combout ;
wire \registers|r[15][4]~q ;
wire \registers|r[14][4]~q ;
wire \registers|r[13][4]~q ;
wire \registers|r[12][4]~q ;
wire \muxDst|Mux11~3_combout ;
wire \registers|r[4][4]~q ;
wire \registers|r[7][4]~q ;
wire \registers|r[5][4]~q ;
wire \registers|r[6][4]~feeder_combout ;
wire \registers|r[6][4]~q ;
wire \muxDst|Mux11~1_combout ;
wire \registers|r[8][4]~feeder_combout ;
wire \registers|r[8][4]~q ;
wire \registers|r[10][4]~q ;
wire \registers|r[11][4]~q ;
wire \registers|r[9][4]~feeder_combout ;
wire \registers|r[9][4]~q ;
wire \muxDst|Mux11~2_combout ;
wire \muxDst|Mux11~4_combout ;
wire \logicBox|Add6~58 ;
wire \logicBox|Add6~62 ;
wire \logicBox|Add6~34 ;
wire \logicBox|Add6~38 ;
wire \logicBox|Add6~42 ;
wire \logicBox|Add6~45_sumout ;
wire \logicBox|Add3~58 ;
wire \logicBox|Add3~62 ;
wire \logicBox|Add3~34 ;
wire \logicBox|Add3~38 ;
wire \logicBox|Add3~42 ;
wire \logicBox|Add3~45_sumout ;
wire \logicBox|Selector8~3_combout ;
wire \logicBox|Add3~41_sumout ;
wire \logicBox|Add3~37_sumout ;
wire \logicBox|Add3~33_sumout ;
wire \logicBox|Add4~58 ;
wire \logicBox|Add4~62 ;
wire \logicBox|Add4~34 ;
wire \logicBox|Add4~38 ;
wire \logicBox|Add4~42 ;
wire \logicBox|Add4~45_sumout ;
wire \logicBox|Selector8~4_combout ;
wire \logicBox|Add9~58 ;
wire \logicBox|Add9~62 ;
wire \logicBox|Add9~34 ;
wire \logicBox|Add9~38 ;
wire \logicBox|Add9~42 ;
wire \logicBox|Add9~45_sumout ;
wire \logicBox|Add9~41_sumout ;
wire \logicBox|Add9~37_sumout ;
wire \logicBox|Add9~33_sumout ;
wire \logicBox|Add9~61_sumout ;
wire \logicBox|Add10~58 ;
wire \logicBox|Add10~59 ;
wire \logicBox|Add10~62 ;
wire \logicBox|Add10~63 ;
wire \logicBox|Add10~34 ;
wire \logicBox|Add10~35 ;
wire \logicBox|Add10~38 ;
wire \logicBox|Add10~39 ;
wire \logicBox|Add10~42 ;
wire \logicBox|Add10~43 ;
wire \logicBox|Add10~45_sumout ;
wire \logicBox|Add0~58 ;
wire \logicBox|Add0~62 ;
wire \logicBox|Add0~34 ;
wire \logicBox|Add0~38 ;
wire \logicBox|Add0~42 ;
wire \logicBox|Add0~45_sumout ;
wire \logicBox|Selector8~2_combout ;
wire \logicBox|Selector4~0_combout ;
wire \immMux|mux_out[5]~6_combout ;
wire \logicBox|ShiftLeft0~5_combout ;
wire \immMux|mux_out[14]~10_combout ;
wire \registers|r[11][13]~q ;
wire \registers|r[7][13]~q ;
wire \registers|r[15][13]~q ;
wire \registers|r[3][13]~q ;
wire \muxSrc|Mux2~3_combout ;
wire \registers|r[1][13]~q ;
wire \registers|r[9][13]~q ;
wire \registers|r[13][13]~q ;
wire \muxSrc|Mux2~1_combout ;
wire \registers|r[0][13]~q ;
wire \registers|r[8][13]~q ;
wire \registers|r[4][13]~q ;
wire \registers|r[12][13]~q ;
wire \muxSrc|Mux2~0_combout ;
wire \registers|r[10][13]~q ;
wire \registers|r[2][13]~q ;
wire \registers|r[14][13]~q ;
wire \registers|r[6][13]~feeder_combout ;
wire \registers|r[6][13]~q ;
wire \muxSrc|Mux2~2_combout ;
wire \muxSrc|Mux2~4_combout ;
wire \phoneCntl|mux_out[13]~177_combout ;
wire \phoneCntl|mux_out[13]~25_combout ;
wire \logicBox|Add6~46 ;
wire \logicBox|Add6~17_sumout ;
wire \logicBox|Add3~46 ;
wire \logicBox|Add3~17_sumout ;
wire \logicBox|Selector7~8_combout ;
wire \logicBox|Add4~46 ;
wire \logicBox|Add4~17_sumout ;
wire \logicBox|Selector7~9_combout ;
wire \logicBox|Add0~46 ;
wire \logicBox|Add0~17_sumout ;
wire \logicBox|Add9~46 ;
wire \logicBox|Add9~17_sumout ;
wire \logicBox|Add10~46 ;
wire \logicBox|Add10~47 ;
wire \logicBox|Add10~17_sumout ;
wire \logicBox|Selector7~7_combout ;
wire \registers|r[9][8]~q ;
wire \registers|r[8][8]~feeder_combout ;
wire \registers|r[8][8]~q ;
wire \registers|r[10][8]~q ;
wire \muxDst|Mux7~2_combout ;
wire \registers|r[0][8]~q ;
wire \registers|r[1][8]~q ;
wire \registers|r[2][8]~feeder_combout ;
wire \registers|r[2][8]~q ;
wire \registers|r[3][8]~feeder_combout ;
wire \registers|r[3][8]~q ;
wire \muxDst|Mux7~0_combout ;
wire \registers|r[14][8]~q ;
wire \registers|r[12][8]~feeder_combout ;
wire \registers|r[12][8]~q ;
wire \registers|r[15][8]~q ;
wire \registers|r[13][8]~q ;
wire \muxDst|Mux7~3_combout ;
wire \registers|r[5][8]~q ;
wire \registers|r[4][8]~q ;
wire \registers|r[7][8]~q ;
wire \registers|r[6][8]~q ;
wire \muxDst|Mux7~1_combout ;
wire \muxDst|Mux7~4_combout ;
wire \logicBox|Add1~50 ;
wire \logicBox|Add1~54 ;
wire \logicBox|Add1~58 ;
wire \logicBox|Add1~62 ;
wire \logicBox|Add1~34 ;
wire \logicBox|Add1~38 ;
wire \logicBox|Add1~42 ;
wire \logicBox|Add1~46 ;
wire \logicBox|Add1~17_sumout ;
wire \logicBox|Add1~45_sumout ;
wire \logicBox|Add1~41_sumout ;
wire \logicBox|Add1~37_sumout ;
wire \logicBox|Add1~33_sumout ;
wire \logicBox|Add1~61_sumout ;
wire \logicBox|Add1~57_sumout ;
wire \logicBox|Add1~53_sumout ;
wire \logicBox|Add1~49_sumout ;
wire \logicBox|Add2~50 ;
wire \logicBox|Add2~54 ;
wire \logicBox|Add2~58 ;
wire \logicBox|Add2~62 ;
wire \logicBox|Add2~34 ;
wire \logicBox|Add2~38 ;
wire \logicBox|Add2~42 ;
wire \logicBox|Add2~46 ;
wire \logicBox|Add2~17_sumout ;
wire \immMux|mux_out[8]~15_combout ;
wire \immMux|mux_out[6]~9_combout ;
wire \logicBox|ShiftLeft0~6_combout ;
wire \logicBox|Add3~25_sumout ;
wire \logicBox|Add6~18 ;
wire \logicBox|Add6~22 ;
wire \logicBox|Add6~25_sumout ;
wire \phoneCntl|mux_out[10]~84_combout ;
wire \phoneCntl|mux_out[10]~61_combout ;
wire \flags|flags_out[0]~0_combout ;
wire \phoneCntl|mux_out[10]~63_combout ;
wire \phoneCntl|mux_out[10]~64_combout ;
wire \phoneCntl|mux_out[10]~67_combout ;
wire \phoneCntl|mux_out[9]~68_combout ;
wire \phoneCntl|mux_out[9]~65_combout ;
wire \phoneCntl|mux_out[13]~27_combout ;
wire \logicBox|Add0~18 ;
wire \logicBox|Add0~22 ;
wire \logicBox|Add0~25_sumout ;
wire \logicBox|Add3~21_sumout ;
wire \logicBox|Add4~18 ;
wire \logicBox|Add4~22 ;
wire \logicBox|Add4~25_sumout ;
wire \phoneCntl|mux_out[10]~86_combout ;
wire \phoneCntl|mux_out[10]~87_combout ;
wire \logicBox|Add9~18 ;
wire \logicBox|Add9~22 ;
wire \logicBox|Add9~25_sumout ;
wire \logicBox|Add9~21_sumout ;
wire \logicBox|Add10~18 ;
wire \logicBox|Add10~19 ;
wire \logicBox|Add10~22 ;
wire \logicBox|Add10~23 ;
wire \logicBox|Add10~25_sumout ;
wire \phoneCntl|mux_out[10]~85_combout ;
wire \logicBox|ShiftLeft0~15_combout ;
wire \phoneCntl|mux_out[13]~7_combout ;
wire \phoneCntl|mux_out[13]~21_combout ;
wire \logicBox|ShiftLeft0~14_combout ;
wire \phoneCntl|mux_out[10]~73_combout ;
wire \logicBox|Add0~21_sumout ;
wire \logicBox|Add4~21_sumout ;
wire \phoneCntl|mux_out[9]~70_combout ;
wire \phoneCntl|mux_out[9]~71_combout ;
wire \logicBox|Add6~21_sumout ;
wire \phoneCntl|mux_out[9]~66_combout ;
wire \logicBox|Add10~21_sumout ;
wire \phoneCntl|mux_out[9]~69_combout ;
wire \immMux|mux_out[9]~14_combout ;
wire \logicBox|ShiftLeft0~11_combout ;
wire \logicBox|ShiftLeft0~10_combout ;
wire \logicBox|ShiftLeft0~9_combout ;
wire \phoneCntl|mux_out[9]~48_combout ;
wire \logicBox|Add1~18 ;
wire \logicBox|Add1~21_sumout ;
wire \phoneCntl|mux_out[10]~160_combout ;
wire \phoneCntl|mux_out[9]~51_combout ;
wire \phoneCntl|mux_out[13]~3_combout ;
wire \logicBox|ShiftRight1~0_combout ;
wire \logicBox|ShiftRight1~1_combout ;
wire \logicBox|ShiftRight3~1_combout ;
wire \phoneCntl|mux_out[10]~50_combout ;
wire \logicBox|ShiftRight1~5_combout ;
wire \logicBox|ShiftRight1~6_combout ;
wire \phoneCntl|mux_out[5]~49_combout ;
wire \phoneCntl|mux_out[9]~161_combout ;
wire \phoneCntl|mux_out[10]~55_combout ;
wire \registers|r[6][12]~q ;
wire \registers|r[7][12]~q ;
wire \registers|r[4][12]~q ;
wire \registers|r[5][12]~q ;
wire \muxDst|Mux3~1_combout ;
wire \registers|r[0][12]~q ;
wire \registers|r[1][12]~q ;
wire \registers|r[3][12]~feeder_combout ;
wire \registers|r[3][12]~q ;
wire \registers|r[2][12]~feeder_combout ;
wire \registers|r[2][12]~q ;
wire \muxDst|Mux3~0_combout ;
wire \registers|r[12][12]~q ;
wire \registers|r[15][12]~q ;
wire \registers|r[14][12]~q ;
wire \muxDst|Mux3~3_combout ;
wire \registers|r[11][12]~q ;
wire \registers|r[9][12]~q ;
wire \registers|r[8][12]~feeder_combout ;
wire \registers|r[8][12]~q ;
wire \muxDst|Mux3~2_combout ;
wire \muxDst|Mux3~4_combout ;
wire \immMux|mux_out[11]~12_combout ;
wire \logicBox|Add1~26 ;
wire \logicBox|Add1~29_sumout ;
wire \logicBox|ShiftLeft0~18_combout ;
wire \logicBox|ShiftLeft0~20_combout ;
wire \logicBox|ShiftLeft0~19_combout ;
wire \logicBox|ShiftLeft0~23_combout ;
wire \logicBox|Selector4~8_combout ;
wire \logicBox|Add11~58 ;
wire \logicBox|Add11~2 ;
wire \logicBox|Add11~13_sumout ;
wire \logicBox|Add11~14 ;
wire \logicBox|Add11~34 ;
wire \logicBox|Add11~38 ;
wire \logicBox|Add11~42 ;
wire \logicBox|Add11~45_sumout ;
wire \logicBox|Add11~33_sumout ;
wire \logicBox|Add11~37_sumout ;
wire \logicBox|Add11~46 ;
wire \logicBox|Add11~50 ;
wire \logicBox|Add11~53_sumout ;
wire \logicBox|Add11~49_sumout ;
wire \logicBox|Add11~41_sumout ;
wire \logicBox|ShiftRight0~1_combout ;
wire \logicBox|Add11~1_sumout ;
wire \logicBox|Selector4~7_combout ;
wire \logicBox|Add11~57_sumout ;
wire \logicBox|ShiftRight2~4_combout ;
wire \logicBox|Selector4~6_combout ;
wire \logicBox|Selector4~4_combout ;
wire \logicBox|Selector4~5_combout ;
wire \logicBox|Selector4~9_combout ;
wire \logicBox|Selector4~29_combout ;
wire \logicBox|Add2~18 ;
wire \logicBox|Add2~22 ;
wire \logicBox|Add2~26 ;
wire \logicBox|Add2~29_sumout ;
wire \logicBox|Selector4~24_combout ;
wire \logicBox|ShiftLeft0~12_combout ;
wire \logicBox|ShiftRight3~3_combout ;
wire \logicBox|Selector4~1_combout ;
wire \logicBox|Selector4~2_combout ;
wire \logicBox|Selector4~10_combout ;
wire \logicBox|Selector4~3_combout ;
wire \logicBox|Add5~66_cout ;
wire \logicBox|Add5~50 ;
wire \logicBox|Add5~54 ;
wire \logicBox|Add5~58 ;
wire \logicBox|Add5~62 ;
wire \logicBox|Add5~34 ;
wire \logicBox|Add5~38 ;
wire \logicBox|Add5~42 ;
wire \logicBox|Add5~46 ;
wire \logicBox|Add5~18 ;
wire \logicBox|Add5~22 ;
wire \logicBox|Add5~26 ;
wire \logicBox|Add5~29_sumout ;
wire \logicBox|Add7~50 ;
wire \logicBox|Add7~54 ;
wire \logicBox|Add7~58 ;
wire \logicBox|Add7~62 ;
wire \logicBox|Add7~34 ;
wire \logicBox|Add7~38 ;
wire \logicBox|Add7~42 ;
wire \logicBox|Add7~46 ;
wire \logicBox|Add7~18 ;
wire \logicBox|Add7~22 ;
wire \logicBox|Add7~26 ;
wire \logicBox|Add7~29_sumout ;
wire \logicBox|Add7~25_sumout ;
wire \logicBox|Add7~21_sumout ;
wire \logicBox|Add7~17_sumout ;
wire \logicBox|Add7~45_sumout ;
wire \logicBox|Add7~41_sumout ;
wire \logicBox|Add7~37_sumout ;
wire \logicBox|Add7~33_sumout ;
wire \logicBox|Add7~61_sumout ;
wire \logicBox|Add7~57_sumout ;
wire \logicBox|Add7~53_sumout ;
wire \logicBox|Add7~49_sumout ;
wire \logicBox|Add8~50 ;
wire \logicBox|Add8~51 ;
wire \logicBox|Add8~54 ;
wire \logicBox|Add8~55 ;
wire \logicBox|Add8~58 ;
wire \logicBox|Add8~59 ;
wire \logicBox|Add8~62 ;
wire \logicBox|Add8~63 ;
wire \logicBox|Add8~34 ;
wire \logicBox|Add8~35 ;
wire \logicBox|Add8~38 ;
wire \logicBox|Add8~39 ;
wire \logicBox|Add8~42 ;
wire \logicBox|Add8~43 ;
wire \logicBox|Add8~46 ;
wire \logicBox|Add8~47 ;
wire \logicBox|Add8~18 ;
wire \logicBox|Add8~19 ;
wire \logicBox|Add8~22 ;
wire \logicBox|Add8~23 ;
wire \logicBox|Add8~26 ;
wire \logicBox|Add8~27 ;
wire \logicBox|Add8~29_sumout ;
wire \logicBox|Selector4~11_combout ;
wire \logicBox|Selector4~23_combout ;
wire \phoneCntl|mux_out[11]~155_combout ;
wire \logicBox|Add6~26 ;
wire \logicBox|Add6~29_sumout ;
wire \logicBox|Add3~29_sumout ;
wire \logicBox|Selector4~13_combout ;
wire \logicBox|Add4~26 ;
wire \logicBox|Add4~29_sumout ;
wire \logicBox|Selector4~14_combout ;
wire \logicBox|Add0~26 ;
wire \logicBox|Add0~29_sumout ;
wire \logicBox|Add9~26 ;
wire \logicBox|Add9~29_sumout ;
wire \logicBox|Add10~26 ;
wire \logicBox|Add10~27 ;
wire \logicBox|Add10~29_sumout ;
wire \logicBox|Selector4~12_combout ;
wire \phoneCntl|mux_out[11]~152_combout ;
wire \phoneCntl|mux_out[11]~153_combout ;
wire \phoneCntl|mux_out[11]~154_combout ;
wire \phoneCntl|mux_out[11]~89_combout ;
wire \registers|r[14][11]~q ;
wire \registers|r[6][11]~q ;
wire \registers|r[2][11]~q ;
wire \registers|r[10][11]~q ;
wire \muxDst|Mux4~2_combout ;
wire \registers|r[12][11]~q ;
wire \registers|r[4][11]~q ;
wire \registers|r[0][11]~q ;
wire \registers|r[8][11]~q ;
wire \muxDst|Mux4~0_combout ;
wire \registers|r[13][11]~feeder_combout ;
wire \registers|r[13][11]~q ;
wire \registers|r[5][11]~q ;
wire \registers|r[9][11]~feeder_combout ;
wire \registers|r[9][11]~q ;
wire \registers|r[1][11]~q ;
wire \muxDst|Mux4~1_combout ;
wire \registers|r[7][11]~q ;
wire \registers|r[11][11]~q ;
wire \registers|r[15][11]~q ;
wire \registers|r[3][11]~feeder_combout ;
wire \registers|r[3][11]~q ;
wire \muxDst|Mux4~3_combout ;
wire \muxDst|Mux4~4_combout ;
wire \logicBox|Add11~54 ;
wire \logicBox|Add11~18 ;
wire \logicBox|Add11~22 ;
wire \logicBox|Add11~25_sumout ;
wire \logicBox|Add11~26 ;
wire \logicBox|Add11~29_sumout ;
wire \logicBox|Add11~21_sumout ;
wire \logicBox|Add11~17_sumout ;
wire \logicBox|Add11~30 ;
wire \logicBox|Add11~5_sumout ;
wire \logicBox|ShiftRight0~4_combout ;
wire \logicBox|ShiftRight0~5_combout ;
wire \logicBox|ShiftRight0~6_combout ;
wire \phoneCntl|mux_out[10]~56_combout ;
wire \phoneCntl|mux_out[13]~8_combout ;
wire \phoneCntl|mux_out[5]~52_combout ;
wire \logicBox|ShiftRight0~2_combout ;
wire \logicBox|ShiftRight2~1_combout ;
wire \phoneCntl|mux_out[9]~138_combout ;
wire \phoneCntl|mux_out[9]~139_combout ;
wire \phoneCntl|mux_out[10]~53_combout ;
wire \logicBox|Add2~21_sumout ;
wire \phoneCntl|mux_out[9]~54_combout ;
wire \phoneCntl|mux_out[9]~57_combout ;
wire \logicBox|Add5~21_sumout ;
wire \logicBox|Add8~21_sumout ;
wire \phoneCntl|mux_out[9]~58_combout ;
wire \phoneCntl|mux_out[9]~59_combout ;
wire \phoneCntl|mux_out[9]~60_combout ;
wire \phoneCntl|mux_out[9]~72_combout ;
wire \registers|r[4][9]~q ;
wire \registers|r[12][9]~q ;
wire \registers|r[8][9]~q ;
wire \registers|r[0][9]~q ;
wire \muxDst|Mux6~0_combout ;
wire \registers|r[7][9]~q ;
wire \registers|r[11][9]~q ;
wire \registers|r[3][9]~feeder_combout ;
wire \registers|r[3][9]~q ;
wire \registers|r[15][9]~q ;
wire \muxDst|Mux6~3_combout ;
wire \registers|r[6][9]~q ;
wire \registers|r[2][9]~feeder_combout ;
wire \registers|r[2][9]~q ;
wire \registers|r[10][9]~q ;
wire \registers|r[14][9]~q ;
wire \muxDst|Mux6~2_combout ;
wire \registers|r[5][9]~q ;
wire \registers|r[1][9]~q ;
wire \registers|r[9][9]~feeder_combout ;
wire \registers|r[9][9]~q ;
wire \registers|r[13][9]~q ;
wire \muxDst|Mux6~1_combout ;
wire \muxDst|Mux6~4_combout ;
wire \logicBox|Add1~22 ;
wire \logicBox|Add1~25_sumout ;
wire \logicBox|ShiftRight1~2_combout ;
wire \phoneCntl|mux_out[6]~74_combout ;
wire \logicBox|ShiftRight3~2_combout ;
wire \phoneCntl|mux_out[10]~75_combout ;
wire \phoneCntl|mux_out[10]~76_combout ;
wire \phoneCntl|mux_out[14]~33_combout ;
wire \phoneCntl|mux_out[10]~77_combout ;
wire \phoneCntl|mux_out[6]~36_combout ;
wire \logicBox|ShiftRight2~2_combout ;
wire \phoneCntl|mux_out[6]~78_combout ;
wire \phoneCntl|mux_out[10]~140_combout ;
wire \phoneCntl|mux_out[10]~141_combout ;
wire \logicBox|Add2~25_sumout ;
wire \phoneCntl|mux_out[10]~79_combout ;
wire \phoneCntl|mux_out[10]~80_combout ;
wire \logicBox|Add5~25_sumout ;
wire \logicBox|Add8~25_sumout ;
wire \phoneCntl|mux_out[10]~81_combout ;
wire \phoneCntl|mux_out[10]~82_combout ;
wire \phoneCntl|mux_out[10]~83_combout ;
wire \phoneCntl|mux_out[10]~88_combout ;
wire \registers|r[1][10]~q ;
wire \registers|r[0][10]~feeder_combout ;
wire \registers|r[0][10]~q ;
wire \registers|r[3][10]~feeder_combout ;
wire \registers|r[3][10]~q ;
wire \registers|r[2][10]~feeder_combout ;
wire \registers|r[2][10]~q ;
wire \muxDst|Mux5~0_combout ;
wire \registers|r[4][10]~q ;
wire \registers|r[6][10]~q ;
wire \registers|r[7][10]~q ;
wire \registers|r[5][10]~q ;
wire \muxDst|Mux5~1_combout ;
wire \registers|r[15][10]~q ;
wire \registers|r[14][10]~q ;
wire \registers|r[12][10]~q ;
wire \registers|r[13][10]~q ;
wire \muxDst|Mux5~3_combout ;
wire \registers|r[11][10]~feeder_combout ;
wire \registers|r[11][10]~q ;
wire \registers|r[9][10]~q ;
wire \registers|r[10][10]~q ;
wire \registers|r[8][10]~feeder_combout ;
wire \registers|r[8][10]~q ;
wire \muxDst|Mux5~2_combout ;
wire \muxDst|Mux5~4_combout ;
wire \immMux|mux_out[10]~13_combout ;
wire \logicBox|ShiftLeft0~8_combout ;
wire \logicBox|Selector3~3_combout ;
wire \logicBox|ShiftLeft0~1_combout ;
wire \logicBox|ShiftLeft0~3_combout ;
wire \logicBox|ShiftLeft0~2_combout ;
wire \logicBox|ShiftLeft0~22_combout ;
wire \logicBox|Selector7~2_combout ;
wire \logicBox|ShiftRight1~3_combout ;
wire \logicBox|ShiftRight0~7_combout ;
wire \logicBox|ShiftRight2~0_combout ;
wire \logicBox|ShiftRight0~8_combout ;
wire \logicBox|ShiftRight0~3_combout ;
wire \logicBox|Selector3~11_combout ;
wire \logicBox|Selector7~3_combout ;
wire \logicBox|Selector7~28_combout ;
wire \logicBox|Selector7~19_combout ;
wire \logicBox|ShiftRight3~0_combout ;
wire \logicBox|ShiftRight1~4_combout ;
wire \logicBox|Selector3~0_combout ;
wire \logicBox|Selector7~0_combout ;
wire \logicBox|Selector7~1_combout ;
wire \logicBox|Selector7~4_combout ;
wire \logicBox|Add5~17_sumout ;
wire \logicBox|Add8~17_sumout ;
wire \logicBox|Selector7~5_combout ;
wire \logicBox|Selector7~18_combout ;
wire \logicBox|Selector7~6_combout ;
wire \logicBox|Selector7~10_combout ;
wire \phoneCntl|mux_out[8]~47_combout ;
wire \registers|r[11][8]~q ;
wire \muxSrc|Mux7~2_combout ;
wire \muxSrc|Mux7~0_combout ;
wire \muxSrc|Mux7~1_combout ;
wire \muxSrc|Mux7~3_combout ;
wire \muxSrc|Mux7~4_combout ;
wire \logicBox|Add3~18 ;
wire \logicBox|Add3~22 ;
wire \logicBox|Add3~26 ;
wire \logicBox|Add3~30 ;
wire \logicBox|Add3~2 ;
wire \logicBox|Add3~5_sumout ;
wire \logicBox|Add6~30 ;
wire \logicBox|Add6~2 ;
wire \logicBox|Add6~5_sumout ;
wire \phoneCntl|mux_out[13]~26_combout ;
wire \phoneCntl|mux_out[13]~29_combout ;
wire \logicBox|Add0~30 ;
wire \logicBox|Add0~2 ;
wire \logicBox|Add0~5_sumout ;
wire \logicBox|Add3~1_sumout ;
wire \logicBox|Add4~30 ;
wire \logicBox|Add4~2 ;
wire \logicBox|Add4~5_sumout ;
wire \phoneCntl|mux_out[13]~28_combout ;
wire \logicBox|Add9~30 ;
wire \logicBox|Add9~2 ;
wire \logicBox|Add9~5_sumout ;
wire \logicBox|Add9~1_sumout ;
wire \logicBox|Add10~30 ;
wire \logicBox|Add10~31 ;
wire \logicBox|Add10~2 ;
wire \logicBox|Add10~3 ;
wire \logicBox|Add10~5_sumout ;
wire \logicBox|Add5~30 ;
wire \logicBox|Add5~2 ;
wire \logicBox|Add5~5_sumout ;
wire \phoneCntl|mux_out[13]~18_combout ;
wire \phoneCntl|mux_out[13]~19_combout ;
wire \phoneCntl|mux_out[13]~20_combout ;
wire \phoneCntl|mux_out[13]~22_combout ;
wire \phoneCntl|mux_out[13]~23_combout ;
wire \logicBox|Add1~30 ;
wire \logicBox|Add1~2 ;
wire \logicBox|Add1~5_sumout ;
wire \phoneCntl|mux_out[13]~13_combout ;
wire \phoneCntl|mux_out[13]~12_combout ;
wire \phoneCntl|mux_out[13]~14_combout ;
wire \phoneCntl|mux_out[13]~15_combout ;
wire \phoneCntl|mux_out[13]~5_combout ;
wire \phoneCntl|mux_out[13]~4_combout ;
wire \phoneCntl|mux_out[13]~6_combout ;
wire \phoneCntl|mux_out[13]~16_combout ;
wire \phoneCntl|mux_out[13]~9_combout ;
wire \logicBox|ShiftRight0~0_combout ;
wire \logicBox|Selector3~2_combout ;
wire \logicBox|Add1~1_sumout ;
wire \logicBox|Add2~30 ;
wire \logicBox|Add2~2 ;
wire \logicBox|Add2~5_sumout ;
wire \phoneCntl|mux_out[13]~10_combout ;
wire \phoneCntl|mux_out[13]~11_combout ;
wire \phoneCntl|mux_out[13]~17_combout ;
wire \phoneCntl|mux_out[13]~24_combout ;
wire \logicBox|Add7~30 ;
wire \logicBox|Add7~2 ;
wire \logicBox|Add7~5_sumout ;
wire \logicBox|Add7~1_sumout ;
wire \logicBox|Add8~30 ;
wire \logicBox|Add8~31 ;
wire \logicBox|Add8~2 ;
wire \logicBox|Add8~3 ;
wire \logicBox|Add8~5_sumout ;
wire \phoneCntl|mux_out[13]~178_combout ;
wire \phoneCntl|mux_out[13]~30_combout ;
wire \phoneCntl|mux_out[13]~32_combout ;
wire \registers|r[5][13]~q ;
wire \muxDst|Mux2~1_combout ;
wire \muxDst|Mux2~3_combout ;
wire \muxDst|Mux2~0_combout ;
wire \muxDst|Mux2~2_combout ;
wire \muxDst|Mux2~4_combout ;
wire \immMux|mux_out[13]~11_combout ;
wire \immMux|mux_out[12]~0_combout ;
wire \logicBox|ShiftLeft0~7_combout ;
wire \logicBox|ShiftLeft0~13_combout ;
wire \phoneCntl|mux_out[13]~173_combout ;
wire \phoneCntl|mux_out[13]~169_combout ;
wire \logicBox|Add6~6 ;
wire \logicBox|Add6~9_sumout ;
wire \logicBox|Add3~6 ;
wire \logicBox|Add3~9_sumout ;
wire \phoneCntl|mux_out[14]~42_combout ;
wire \logicBox|Add0~6 ;
wire \logicBox|Add0~9_sumout ;
wire \logicBox|Add4~6 ;
wire \logicBox|Add4~9_sumout ;
wire \phoneCntl|mux_out[14]~43_combout ;
wire \logicBox|Add9~6 ;
wire \logicBox|Add9~9_sumout ;
wire \logicBox|Add10~6 ;
wire \logicBox|Add10~7 ;
wire \logicBox|Add10~9_sumout ;
wire \logicBox|Add5~6 ;
wire \logicBox|Add5~9_sumout ;
wire \phoneCntl|mux_out[14]~40_combout ;
wire \phoneCntl|mux_out[14]~34_combout ;
wire \phoneCntl|mux_out[14]~35_combout ;
wire \logicBox|Add1~6 ;
wire \logicBox|Add1~9_sumout ;
wire \logicBox|Add2~6 ;
wire \logicBox|Add2~9_sumout ;
wire \phoneCntl|mux_out[14]~37_combout ;
wire \phoneCntl|mux_out[14]~38_combout ;
wire \phoneCntl|mux_out[14]~39_combout ;
wire \phoneCntl|mux_out[14]~41_combout ;
wire \logicBox|Add7~6 ;
wire \logicBox|Add7~9_sumout ;
wire \logicBox|Add8~6 ;
wire \logicBox|Add8~7 ;
wire \logicBox|Add8~9_sumout ;
wire \phoneCntl|mux_out[14]~165_combout ;
wire \phoneCntl|mux_out[14]~44_combout ;
wire \phoneCntl|mux_out[14]~45_combout ;
wire \registers|r[5][14]~q ;
wire \registers|r[6][14]~q ;
wire \registers|r[7][14]~q ;
wire \registers|r[4][14]~feeder_combout ;
wire \registers|r[4][14]~q ;
wire \muxDst|Mux1~1_combout ;
wire \registers|r[1][14]~q ;
wire \registers|r[2][14]~q ;
wire \registers|r[0][14]~feeder_combout ;
wire \registers|r[0][14]~q ;
wire \registers|r[3][14]~feeder_combout ;
wire \registers|r[3][14]~q ;
wire \muxDst|Mux1~0_combout ;
wire \registers|r[11][14]~feeder_combout ;
wire \registers|r[11][14]~q ;
wire \registers|r[9][14]~feeder_combout ;
wire \registers|r[9][14]~q ;
wire \registers|r[10][14]~feeder_combout ;
wire \registers|r[10][14]~q ;
wire \registers|r[8][14]~feeder_combout ;
wire \registers|r[8][14]~q ;
wire \muxDst|Mux1~2_combout ;
wire \registers|r[13][14]~q ;
wire \registers|r[14][14]~q ;
wire \registers|r[15][14]~q ;
wire \registers|r[12][14]~q ;
wire \muxDst|Mux1~3_combout ;
wire \muxDst|Mux1~4_combout ;
wire \logicBox|Add11~6 ;
wire \logicBox|Add11~9_sumout ;
wire \logicBox|C~20_combout ;
wire \logicBox|C~21_combout ;
wire \logicBox|ShiftLeft0~25_combout ;
wire \logicBox|C~22_combout ;
wire \logicBox|ShiftRight1~11_combout ;
wire \logicBox|C~18_combout ;
wire \logicBox|C~19_combout ;
wire \logicBox|C~23_combout ;
wire \logicBox|Selector8~8_combout ;
wire \logicBox|Add2~45_sumout ;
wire \logicBox|Selector8~7_combout ;
wire \logicBox|C~15_combout ;
wire \logicBox|C~14_combout ;
wire \logicBox|C~16_combout ;
wire \logicBox|C~24_combout ;
wire \logicBox|C~17_combout ;
wire \logicBox|Add5~45_sumout ;
wire \logicBox|Add8~45_sumout ;
wire \logicBox|Selector8~0_combout ;
wire \logicBox|Selector8~6_combout ;
wire \logicBox|Selector8~1_combout ;
wire \logicBox|Selector8~5_combout ;
wire \phoneCntl|mux_out[7]~133_combout ;
wire \registers|r[8][7]~feeder_combout ;
wire \registers|r[8][7]~q ;
wire \muxDst|Mux8~0_combout ;
wire \muxDst|Mux8~3_combout ;
wire \muxDst|Mux8~1_combout ;
wire \muxDst|Mux8~2_combout ;
wire \muxDst|Mux8~4_combout ;
wire \logicBox|Add6~10 ;
wire \logicBox|Add6~13_sumout ;
wire \logicBox|Add3~10 ;
wire \logicBox|Add3~13_sumout ;
wire \logicBox|C~12_combout ;
wire \logicBox|Add4~10 ;
wire \logicBox|Add4~13_sumout ;
wire \logicBox|C~13_combout ;
wire \logicBox|Add0~10 ;
wire \logicBox|Add0~13_sumout ;
wire \logicBox|Add9~10 ;
wire \logicBox|Add9~13_sumout ;
wire \logicBox|Add10~10 ;
wire \logicBox|Add10~11 ;
wire \logicBox|Add10~13_sumout ;
wire \logicBox|C~11_combout ;
wire \logicBox|C~3_combout ;
wire \logicBox|ShiftLeft0~17_combout ;
wire \logicBox|ShiftLeft0~21_combout ;
wire \logicBox|Add1~10 ;
wire \logicBox|Add1~13_sumout ;
wire \logicBox|C~4_combout ;
wire \logicBox|C~5_combout ;
wire \logicBox|ShiftRight2~3_combout ;
wire \logicBox|C~2_combout ;
wire \logicBox|C~6_combout ;
wire \logicBox|C~0_combout ;
wire \logicBox|Add5~10 ;
wire \logicBox|Add5~13_sumout ;
wire \logicBox|C~8_combout ;
wire \logicBox|C~7_combout ;
wire \logicBox|C~28_combout ;
wire \logicBox|Add2~10 ;
wire \logicBox|Add2~13_sumout ;
wire \logicBox|C~10_combout ;
wire \logicBox|Add7~10 ;
wire \logicBox|Add7~13_sumout ;
wire \logicBox|Add8~10 ;
wire \logicBox|Add8~11 ;
wire \logicBox|Add8~13_sumout ;
wire \logicBox|C~1_combout ;
wire \logicBox|C~32_combout ;
wire \logicBox|Selector0~0_combout ;
wire \logicBox|Selector0~1_combout ;
wire \phoneCntl|mux_out[15]~46_combout ;
wire \registers|r[0][15]~q ;
wire \muxDst|Mux0~0_combout ;
wire \muxDst|Mux0~3_combout ;
wire \muxDst|Mux0~1_combout ;
wire \muxDst|Mux0~2_combout ;
wire \muxDst|Mux0~4_combout ;
wire \immMux|mux_out[15]~5_combout ;
wire \logicBox|Selector7~13_combout ;
wire \logicBox|Selector7~14_combout ;
wire \logicBox|ShiftRight1~13_combout ;
wire \logicBox|ShiftRight1~8_combout ;
wire \logicBox|ShiftRight1~7_combout ;
wire \logicBox|ShiftRight0~12_combout ;
wire \logicBox|Selector5~4_combout ;
wire \logicBox|Selector5~5_combout ;
wire \logicBox|Selector5~6_combout ;
wire \logicBox|Selector5~7_combout ;
wire \logicBox|Selector5~9_combout ;
wire \logicBox|Selector13~8_combout ;
wire \logicBox|Add2~57_sumout ;
wire \logicBox|Selector13~7_combout ;
wire \logicBox|ShiftRight1~18_combout ;
wire \logicBox|Selector5~0_combout ;
wire \logicBox|Selector5~1_combout ;
wire \logicBox|Selector5~2_combout ;
wire \logicBox|Selector5~8_combout ;
wire \logicBox|Selector5~3_combout ;
wire \logicBox|Add5~57_sumout ;
wire \logicBox|Add8~57_sumout ;
wire \logicBox|Selector13~0_combout ;
wire \logicBox|Selector13~6_combout ;
wire \logicBox|Selector13~1_combout ;
wire \logicBox|Selector13~5_combout ;
wire \phoneCntl|mux_out[2]~136_combout ;
wire \registers|r[13][2]~q ;
wire \muxSrc|Mux13~3_combout ;
wire \muxSrc|Mux13~2_combout ;
wire \muxSrc|Mux13~1_combout ;
wire \muxSrc|Mux13~0_combout ;
wire \muxSrc|Mux13~4_combout ;
wire \prog_count|Add0~13_sumout ;
wire \prog_count|PC~1_combout ;
wire \LScntl|mux_out[0]~3_combout ;
wire \prog_count|Add0~14 ;
wire \prog_count|Add0~17_sumout ;
wire \LScntl|mux_out[1]~4_combout ;
wire \prog_count|Add0~18 ;
wire \prog_count|Add0~21_sumout ;
wire \LScntl|mux_out[2]~5_combout ;
wire \prog_count|Add0~22 ;
wire \prog_count|Add0~25_sumout ;
wire \LScntl|mux_out[3]~6_combout ;
wire \prog_count|Add0~26 ;
wire \prog_count|Add0~29_sumout ;
wire \LScntl|mux_out[4]~7_combout ;
wire \prog_count|Add0~30 ;
wire \prog_count|Add0~33_sumout ;
wire \LScntl|mux_out[5]~8_combout ;
wire \prog_count|Add0~34 ;
wire \prog_count|Add0~37_sumout ;
wire \LScntl|mux_out[6]~9_combout ;
wire \prog_count|Add0~38 ;
wire \prog_count|Add0~41_sumout ;
wire \LScntl|mux_out[7]~10_combout ;
wire \prog_count|Add0~42 ;
wire \prog_count|Add0~45_sumout ;
wire \LScntl|mux_out[8]~11_combout ;
wire \prog_count|Add0~46 ;
wire \prog_count|Add0~49_sumout ;
wire \LScntl|mux_out[9]~12_combout ;
wire \prog_count|Add0~50 ;
wire \prog_count|Add0~53_sumout ;
wire \LScntl|mux_out[10]~13_combout ;
wire \prog_count|Add0~54 ;
wire \prog_count|Add0~57_sumout ;
wire \LScntl|mux_out[11]~14_combout ;
wire \prog_count|Add0~58 ;
wire \prog_count|Add0~61_sumout ;
wire \LScntl|mux_out[12]~15_combout ;
wire \~GND~combout ;
wire \screener|control|Add0~37_sumout ;
wire \screener|control|Add0~6 ;
wire \screener|control|Add0~13_sumout ;
wire \screener|control|vga_clk~0_combout ;
wire \screener|control|vga_clk~q ;
wire \screener|control|hcount[0]~1_combout ;
wire \screener|control|Equal0~0_combout ;
wire \screener|control|Add0~14 ;
wire \screener|control|Add0~9_sumout ;
wire \screener|control|Add0~10 ;
wire \screener|control|Add0~1_sumout ;
wire \screener|control|Add0~2 ;
wire \screener|control|Add0~17_sumout ;
wire \screener|control|Add0~18 ;
wire \screener|control|Add0~21_sumout ;
wire \screener|control|Equal0~1_combout ;
wire \screener|control|hcount[0]~0_combout ;
wire \screener|control|Add0~38 ;
wire \screener|control|Add0~25_sumout ;
wire \screener|control|Add0~26 ;
wire \screener|control|Add0~33_sumout ;
wire \screener|control|Add0~34 ;
wire \screener|control|Add0~29_sumout ;
wire \screener|control|Add0~30 ;
wire \screener|control|Add0~5_sumout ;
wire \screener|control|vga_blank_n~0_combout ;
wire \screener|control|Add1~37_sumout ;
wire \screener|control|Add1~14 ;
wire \screener|control|Add1~1_sumout ;
wire \screener|control|vcount[6]~feeder_combout ;
wire \screener|control|vcount[1]~1_combout ;
wire \screener|control|Add1~2 ;
wire \screener|control|Add1~5_sumout ;
wire \screener|control|Add1~6 ;
wire \screener|control|Add1~9_sumout ;
wire \screener|control|Equal1~0_combout ;
wire \screener|control|Add1~10 ;
wire \screener|control|Add1~21_sumout ;
wire \screener|control|Equal1~1_combout ;
wire \screener|control|vcount[1]~0_combout ;
wire \screener|control|Add1~38 ;
wire \screener|control|Add1~17_sumout ;
wire \screener|control|Add1~18 ;
wire \screener|control|Add1~25_sumout ;
wire \screener|control|Add1~26 ;
wire \screener|control|Add1~33_sumout ;
wire \screener|control|vcount[3]~feeder_combout ;
wire \screener|control|Add1~34 ;
wire \screener|control|Add1~29_sumout ;
wire \screener|control|Add1~30 ;
wire \screener|control|Add1~13_sumout ;
wire \screener|control|vga_blank_n~1_combout ;
wire \screener|addr_gen|Add0~2 ;
wire \screener|addr_gen|Add0~5_sumout ;
wire \screener|addr_gen|Add0~6 ;
wire \screener|addr_gen|Add0~9_sumout ;
wire \screener|addr_gen|Add0~10 ;
wire \screener|addr_gen|Add0~13_sumout ;
wire \screener|addr_gen|Add0~14 ;
wire \screener|addr_gen|Add0~17_sumout ;
wire \screener|addr_gen|Add0~18 ;
wire \screener|addr_gen|Add0~21_sumout ;
wire \screener|addr_gen|Add0~22 ;
wire \screener|addr_gen|Add0~25_sumout ;
wire \screener|addr_gen|Add1~1_sumout ;
wire \screener|addr_gen|Add0~26 ;
wire \screener|addr_gen|Add0~29_sumout ;
wire \screener|addr_gen|Add1~2 ;
wire \screener|addr_gen|Add1~3 ;
wire \screener|addr_gen|Add1~5_sumout ;
wire \screener|addr_gen|Add0~30 ;
wire \screener|addr_gen|Add0~33_sumout ;
wire \screener|addr_gen|Add1~6 ;
wire \screener|addr_gen|Add1~7 ;
wire \screener|addr_gen|Add1~9_sumout ;
wire \screener|addr_gen|Add1~10 ;
wire \screener|addr_gen|Add1~11 ;
wire \screener|addr_gen|Add1~13_sumout ;
wire \screener|addr_gen|Add1~14 ;
wire \screener|addr_gen|Add1~15 ;
wire \screener|addr_gen|Add1~17_sumout ;
wire \screener|addr_gen|Add1~18 ;
wire \screener|addr_gen|Add1~19 ;
wire \screener|addr_gen|Add1~21_sumout ;
wire \screener|addr_gen|Add1~22 ;
wire \screener|addr_gen|Add1~23 ;
wire \screener|addr_gen|Add1~25_sumout ;
wire \screener|addr_gen|Add1~26 ;
wire \screener|addr_gen|Add1~27 ;
wire \screener|addr_gen|Add1~29_sumout ;
wire \screener|addr_gen|Add3~1_sumout ;
wire \screener|addr_gen|Add1~30 ;
wire \screener|addr_gen|Add1~31 ;
wire \screener|addr_gen|Add1~33_sumout ;
wire \screener|addr_gen|Add3~2 ;
wire \screener|addr_gen|Add3~5_sumout ;
wire \screener|addr_gen|Add1~34 ;
wire \screener|addr_gen|Add1~35 ;
wire \screener|addr_gen|Add1~37_sumout ;
wire \screener|addr_gen|Add3~6 ;
wire \screener|addr_gen|Add3~9_sumout ;
wire \screener|addr_gen|Add1~38 ;
wire \screener|addr_gen|Add1~39 ;
wire \screener|addr_gen|Add1~41_sumout ;
wire \screener|addr_gen|Add3~10 ;
wire \screener|addr_gen|Add3~13_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \Instr_Reg|RdstOut[2]~feeder_combout ;
wire \muxDst|Mux14~0_combout ;
wire \registers|r[11][1]~q ;
wire \registers|r[7][1]~q ;
wire \registers|r[3][1]~feeder_combout ;
wire \registers|r[3][1]~q ;
wire \registers|r[15][1]~q ;
wire \muxDst|Mux14~3_combout ;
wire \registers|r[5][1]~q ;
wire \registers|r[1][1]~q ;
wire \registers|r[13][1]~q ;
wire \muxDst|Mux14~1_combout ;
wire \registers|r[14][1]~q ;
wire \registers|r[10][1]~q ;
wire \registers|r[6][1]~feeder_combout ;
wire \registers|r[6][1]~q ;
wire \registers|r[2][1]~feeder_combout ;
wire \registers|r[2][1]~q ;
wire \muxDst|Mux14~2_combout ;
wire \muxDst|Mux14~4_combout ;
wire \immMux|mux_out[1]~2_combout ;
wire \logicBox|Add6~53_sumout ;
wire \logicBox|Selector14~3_combout ;
wire \logicBox|Add4~53_sumout ;
wire \logicBox|Selector14~4_combout ;
wire \logicBox|Add0~53_sumout ;
wire \logicBox|Add10~53_sumout ;
wire \logicBox|Selector14~2_combout ;
wire \logicBox|Selector6~2_combout ;
wire \logicBox|ShiftRight1~15_combout ;
wire \logicBox|ShiftRight1~16_combout ;
wire \logicBox|ShiftRight1~10_combout ;
wire \logicBox|ShiftRight0~11_combout ;
wire \logicBox|Selector6~3_combout ;
wire \logicBox|Selector6~4_combout ;
wire \logicBox|Selector6~5_combout ;
wire \logicBox|Selector6~7_combout ;
wire \logicBox|Selector14~8_combout ;
wire \logicBox|Add2~53_sumout ;
wire \logicBox|Selector14~7_combout ;
wire \logicBox|Selector6~0_combout ;
wire \logicBox|ShiftRight1~17_combout ;
wire \logicBox|Selector6~11_combout ;
wire \logicBox|Selector6~6_combout ;
wire \logicBox|Selector6~1_combout ;
wire \logicBox|Add5~53_sumout ;
wire \logicBox|Add8~53_sumout ;
wire \logicBox|Selector14~0_combout ;
wire \logicBox|Selector14~6_combout ;
wire \logicBox|Selector14~1_combout ;
wire \logicBox|Selector14~5_combout ;
wire \phoneCntl|mux_out[1]~135_combout ;
wire \registers|r[9][1]~q ;
wire \muxSrc|Mux14~1_combout ;
wire \muxSrc|Mux14~3_combout ;
wire \muxSrc|Mux14~0_combout ;
wire \muxSrc|Mux14~2_combout ;
wire \muxSrc|Mux14~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \Instr_Reg|RdstOut[1]~feeder_combout ;
wire \registers|r[6][3]~q ;
wire \registers|r[2][3]~q ;
wire \registers|r[14][3]~q ;
wire \registers|r[10][3]~q ;
wire \muxDst|Mux12~2_combout ;
wire \registers|r[12][3]~q ;
wire \registers|r[8][3]~q ;
wire \registers|r[4][3]~q ;
wire \muxDst|Mux12~0_combout ;
wire \registers|r[5][3]~feeder_combout ;
wire \registers|r[5][3]~q ;
wire \registers|r[9][3]~q ;
wire \registers|r[1][3]~q ;
wire \registers|r[13][3]~q ;
wire \muxDst|Mux12~1_combout ;
wire \registers|r[3][3]~feeder_combout ;
wire \registers|r[3][3]~q ;
wire \registers|r[11][3]~q ;
wire \registers|r[7][3]~q ;
wire \registers|r[15][3]~q ;
wire \muxDst|Mux12~3_combout ;
wire \muxDst|Mux12~4_combout ;
wire \logicBox|Add3~61_sumout ;
wire \logicBox|Add4~61_sumout ;
wire \logicBox|Selector12~4_combout ;
wire \logicBox|Add6~61_sumout ;
wire \logicBox|Selector12~3_combout ;
wire \logicBox|Add0~61_sumout ;
wire \logicBox|Add10~61_sumout ;
wire \logicBox|Selector12~2_combout ;
wire \phoneCntl|mux_out[5]~90_combout ;
wire \logicBox|Selector3~16_combout ;
wire \logicBox|ShiftRight0~13_combout ;
wire \logicBox|Selector4~19_combout ;
wire \logicBox|Selector4~20_combout ;
wire \logicBox|Selector4~21_combout ;
wire \logicBox|Selector4~25_combout ;
wire \logicBox|Selector12~8_combout ;
wire \logicBox|Add2~61_sumout ;
wire \logicBox|Selector12~7_combout ;
wire \logicBox|Selector4~15_combout ;
wire \logicBox|ShiftRight1~19_combout ;
wire \logicBox|Selector4~16_combout ;
wire \logicBox|Selector4~17_combout ;
wire \logicBox|Selector4~22_combout ;
wire \logicBox|Selector4~18_combout ;
wire \logicBox|Add5~61_sumout ;
wire \logicBox|Add8~61_sumout ;
wire \logicBox|Selector12~0_combout ;
wire \logicBox|Selector12~6_combout ;
wire \logicBox|Selector12~1_combout ;
wire \logicBox|Selector12~5_combout ;
wire \phoneCntl|mux_out[3]~137_combout ;
wire \registers|r[0][3]~q ;
wire \muxSrc|Mux12~0_combout ;
wire \muxSrc|Mux12~1_combout ;
wire \muxSrc|Mux12~3_combout ;
wire \muxSrc|Mux12~2_combout ;
wire \muxSrc|Mux12~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \immMux|mux_out[3]~3_combout ;
wire \phoneCntl|mux_out[13]~0_combout ;
wire \phoneCntl|mux_out[5]~107_combout ;
wire \phoneCntl|mux_out[5]~106_combout ;
wire \phoneCntl|mux_out[5]~118_combout ;
wire \phoneCntl|mux_out[5]~119_combout ;
wire \in_2~input_o ;
wire \phoneCntl|mux_out[5]~122_combout ;
wire \phoneCntl|mux_out[5]~92_combout ;
wire \phoneCntl|mux_out[5]~95_combout ;
wire \phoneCntl|mux_out[5]~94_combout ;
wire \logicBox|Add4~37_sumout ;
wire \logicBox|Add0~37_sumout ;
wire \logicBox|Add10~37_sumout ;
wire \phoneCntl|mux_out[5]~96_combout ;
wire \phoneCntl|mux_out[5]~114_combout ;
wire \logicBox|Add6~37_sumout ;
wire \phoneCntl|mux_out[5]~142_combout ;
wire \phoneCntl|mux_out[5]~105_combout ;
wire \phoneCntl|mux_out[5]~156_combout ;
wire \phoneCntl|mux_out[5]~109_combout ;
wire \phoneCntl|mux_out[5]~108_combout ;
wire \phoneCntl|mux_out[5]~110_combout ;
wire \phoneCntl|mux_out[5]~111_combout ;
wire \phoneCntl|mux_out[5]~104_combout ;
wire \phoneCntl|mux_out[5]~112_combout ;
wire \phoneCntl|mux_out[5]~99_combout ;
wire \phoneCntl|mux_out[5]~100_combout ;
wire \phoneCntl|mux_out[5]~101_combout ;
wire \phoneCntl|mux_out[5]~102_combout ;
wire \phoneCntl|mux_out[5]~103_combout ;
wire \phoneCntl|mux_out[5]~98_combout ;
wire \phoneCntl|mux_out[5]~147_combout ;
wire \phoneCntl|mux_out[5]~97_combout ;
wire \phoneCntl|mux_out[5]~146_combout ;
wire \phoneCntl|mux_out[5]~148_combout ;
wire \logicBox|Add2~37_sumout ;
wire \phoneCntl|mux_out[5]~113_combout ;
wire \logicBox|Add5~37_sumout ;
wire \logicBox|Add8~37_sumout ;
wire \phoneCntl|mux_out[5]~143_combout ;
wire \phoneCntl|mux_out[5]~115_combout ;
wire \phoneCntl|mux_out[5]~116_combout ;
wire \phoneCntl|mux_out[5]~123_combout ;
wire \registers|r[1][5]~q ;
wire \muxSrc|Mux10~1_combout ;
wire \muxSrc|Mux10~3_combout ;
wire \muxSrc|Mux10~0_combout ;
wire \muxSrc|Mux10~2_combout ;
wire \muxSrc|Mux10~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \state_machine|Equal1~0_combout ;
wire \state_machine|always0~0_combout ;
wire \state_machine|Equal6~0_combout ;
wire \state_machine|Equal6~1_combout ;
wire \state_machine|state_counter~17_combout ;
wire \state_machine|state_counter.0010~q ;
wire \immMux|mux_out[4]~7_combout ;
wire \logicBox|Add6~33_sumout ;
wire \logicBox|Selector11~3_combout ;
wire \logicBox|Add4~33_sumout ;
wire \logicBox|Selector11~4_combout ;
wire \logicBox|Add0~33_sumout ;
wire \logicBox|Add10~33_sumout ;
wire \logicBox|Selector11~2_combout ;
wire \logicBox|Selector3~15_combout ;
wire \logicBox|ShiftLeft0~24_combout ;
wire \logicBox|ShiftRight0~9_combout ;
wire \logicBox|Selector3~17_combout ;
wire \logicBox|Selector3~18_combout ;
wire \logicBox|Selector3~24_combout ;
wire \logicBox|Selector11~8_combout ;
wire \logicBox|Add2~33_sumout ;
wire \logicBox|Selector11~7_combout ;
wire \logicBox|ShiftRight1~9_combout ;
wire \logicBox|Selector3~12_combout ;
wire \logicBox|Selector3~13_combout ;
wire \logicBox|Selector3~19_combout ;
wire \logicBox|Selector3~14_combout ;
wire \logicBox|Add5~33_sumout ;
wire \logicBox|Add8~33_sumout ;
wire \logicBox|Selector11~0_combout ;
wire \logicBox|Selector11~6_combout ;
wire \logicBox|Selector11~1_combout ;
wire \logicBox|Selector11~5_combout ;
wire \phoneCntl|mux_out[4]~91_combout ;
wire \registers|r[0][4]~q ;
wire \muxSrc|Mux11~0_combout ;
wire \muxSrc|Mux11~2_combout ;
wire \muxSrc|Mux11~3_combout ;
wire \muxSrc|Mux11~1_combout ;
wire \muxSrc|Mux11~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \Instr_Reg|ImmOut[4]~feeder_combout ;
wire \phoneCntl|mux_out[5]~1_combout ;
wire \logicBox|Selector3~6_combout ;
wire \phoneCntl|mux_out[5]~31_combout ;
wire \phoneCntl|mux_out[5]~121_combout ;
wire \phoneCntl|mux_out[6]~131_combout ;
wire \logicBox|Add4~41_sumout ;
wire \logicBox|Add0~41_sumout ;
wire \logicBox|Add10~41_sumout ;
wire \phoneCntl|mux_out[6]~124_combout ;
wire \logicBox|Add6~41_sumout ;
wire \phoneCntl|mux_out[6]~144_combout ;
wire \logicBox|Add2~41_sumout ;
wire \phoneCntl|mux_out[6]~125_combout ;
wire \phoneCntl|mux_out[6]~149_combout ;
wire \phoneCntl|mux_out[6]~127_combout ;
wire \phoneCntl|mux_out[6]~126_combout ;
wire \phoneCntl|mux_out[6]~150_combout ;
wire \phoneCntl|mux_out[6]~151_combout ;
wire \phoneCntl|mux_out[6]~128_combout ;
wire \logicBox|Add5~41_sumout ;
wire \logicBox|Add8~41_sumout ;
wire \phoneCntl|mux_out[6]~145_combout ;
wire \phoneCntl|mux_out[6]~129_combout ;
wire \phoneCntl|mux_out[6]~130_combout ;
wire \phoneCntl|mux_out[6]~132_combout ;
wire \registers|r[8][6]~feeder_combout ;
wire \registers|r[8][6]~q ;
wire \muxSrc|Mux9~2_combout ;
wire \muxSrc|Mux9~0_combout ;
wire \muxSrc|Mux9~1_combout ;
wire \muxSrc|Mux9~3_combout ;
wire \muxSrc|Mux9~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \state_machine|state_counter~14_combout ;
wire \state_machine|state_counter~15_combout ;
wire \state_machine|state_counter.1000~q ;
wire \state_machine|WideOr0~0_combout ;
wire \registers|r[10][7]~11_combout ;
wire \registers|r[10][12]~q ;
wire \muxSrc|Mux3~2_combout ;
wire \muxSrc|Mux3~0_combout ;
wire \muxSrc|Mux3~1_combout ;
wire \muxSrc|Mux3~3_combout ;
wire \muxSrc|Mux3~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ;
wire \state_machine|always1~0_combout ;
wire \logicBox|Add9~14 ;
wire \logicBox|Add9~65_sumout ;
wire \logicBox|Add10~14 ;
wire \logicBox|Add10~15 ;
wire \logicBox|Add10~65_sumout ;
wire \logicBox|Selector16~0_combout ;
wire \logicBox|Selector16~4_combout ;
wire \logicBox|Add7~14 ;
wire \logicBox|Add7~65_sumout ;
wire \logicBox|Add8~14 ;
wire \logicBox|Add8~15 ;
wire \logicBox|Add8~65_sumout ;
wire \logicBox|Add1~14 ;
wire \logicBox|Add1~65_sumout ;
wire \logicBox|Add2~14 ;
wire \logicBox|Add2~65_sumout ;
wire \logicBox|Add5~14 ;
wire \logicBox|Add5~69_sumout ;
wire \logicBox|Selector16~2_combout ;
wire \logicBox|Selector16~3_combout ;
wire \logicBox|Add3~14 ;
wire \logicBox|Add3~65_sumout ;
wire \logicBox|Add4~14 ;
wire \logicBox|Add4~65_sumout ;
wire \logicBox|Add6~14 ;
wire \logicBox|Add6~69_sumout ;
wire \logicBox|Selector16~5_combout ;
wire \logicBox|Selector16~1_combout ;
wire \logicBox|Add4~49_sumout ;
wire \logicBox|Selector15~4_combout ;
wire \logicBox|Add6~49_sumout ;
wire \logicBox|Selector15~3_combout ;
wire \logicBox|Add10~49_sumout ;
wire \logicBox|Add0~49_sumout ;
wire \logicBox|Selector15~2_combout ;
wire \logicBox|ShiftRight1~12_combout ;
wire \logicBox|ShiftRight0~10_combout ;
wire \logicBox|Selector7~15_combout ;
wire \logicBox|Selector7~16_combout ;
wire \logicBox|Selector7~12_combout ;
wire \logicBox|Selector7~20_combout ;
wire \logicBox|Selector15~8_combout ;
wire \logicBox|Add2~49_sumout ;
wire \logicBox|Selector15~7_combout ;
wire \logicBox|ShiftRight1~14_combout ;
wire \logicBox|Selector7~24_combout ;
wire \logicBox|Selector7~11_combout ;
wire \logicBox|Selector7~17_combout ;
wire \logicBox|Add5~49_sumout ;
wire \logicBox|Add8~49_sumout ;
wire \logicBox|Selector15~0_combout ;
wire \logicBox|Selector15~6_combout ;
wire \logicBox|Selector15~1_combout ;
wire \logicBox|Selector15~5_combout ;
wire \phoneCntl|mux_out[0]~134_combout ;
wire \registers|r[1][0]~q ;
wire \muxSrc|Mux15~0_combout ;
wire \muxSrc|Mux15~2_combout ;
wire \muxSrc|Mux15~3_combout ;
wire \muxSrc|Mux15~1_combout ;
wire \muxSrc|Mux15~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \muxSrc|Mux6~2_combout ;
wire \muxSrc|Mux6~0_combout ;
wire \muxSrc|Mux6~3_combout ;
wire \muxSrc|Mux6~1_combout ;
wire \muxSrc|Mux6~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ;
wire \Instr_Reg|RsrcOut[1]~feeder_combout ;
wire \muxSrc|Mux4~0_combout ;
wire \muxSrc|Mux4~3_combout ;
wire \muxSrc|Mux4~2_combout ;
wire \muxSrc|Mux4~1_combout ;
wire \muxSrc|Mux4~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ;
wire \Instr_Reg|RsrcOut[3]~feeder_combout ;
wire \muxSrc|Mux5~3_combout ;
wire \muxSrc|Mux5~2_combout ;
wire \muxSrc|Mux5~1_combout ;
wire \muxSrc|Mux5~0_combout ;
wire \muxSrc|Mux5~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ;
wire \Instr_Reg|RsrcOut[2]~feeder_combout ;
wire \muxSrc|Mux1~1_combout ;
wire \muxSrc|Mux1~0_combout ;
wire \muxSrc|Mux1~2_combout ;
wire \muxSrc|Mux1~3_combout ;
wire \muxSrc|Mux1~4_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ;
wire \state_machine|state_counter~22_combout ;
wire \state_machine|state_counter.0110~q ;
wire \prog_count|Add0~62 ;
wire \prog_count|Add0~9_sumout ;
wire \prog_count|Add0~10 ;
wire \prog_count|Add0~5_sumout ;
wire \LScntl|mux_out[14]~1_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ;
wire \Instr_Reg|instruction[8]~feeder_combout ;
wire \flags|flags_out[0]~3_combout ;
wire \flags|flags_out[0]~4_combout ;
wire \flags|flags_out[0]~11_combout ;
wire \logicBox|Selector19~11_combout ;
wire \logicBox|Selector19~12_combout ;
wire \flags|flags_out~12_combout ;
wire \flags|flags_out~13_combout ;
wire \logicBox|LessThan3~0_combout ;
wire \logicBox|C~25_combout ;
wire \logicBox|LessThan3~1_combout ;
wire \logicBox|LessThan3~2_combout ;
wire \logicBox|LessThan3~3_combout ;
wire \flags|flags_out~14_combout ;
wire \logicBox|C~26_combout ;
wire \logicBox|C~27_combout ;
wire \logicBox|LessThan0~1_combout ;
wire \logicBox|LessThan0~0_combout ;
wire \logicBox|LessThan0~2_combout ;
wire \flags|flags_out~5_combout ;
wire \flags|flags_out~15_combout ;
wire \flags|flags_out[0]~10_combout ;
wire \flags|flags_out~6_combout ;
wire \flags|flags_out~7_combout ;
wire \flags|flags_out~8_combout ;
wire \flags|flags_out~9_combout ;
wire \state_machine|Mux0~2_combout ;
wire \logicBox|Equal0~7_combout ;
wire \logicBox|Equal0~6_combout ;
wire \logicBox|Equal0~4_combout ;
wire \logicBox|Equal0~5_combout ;
wire \logicBox|Equal0~2_combout ;
wire \logicBox|Equal0~0_combout ;
wire \logicBox|Equal0~1_combout ;
wire \logicBox|Equal0~3_combout ;
wire \logicBox|Equal0~8_combout ;
wire \logicBox|Selector19~6_combout ;
wire \logicBox|Selector19~7_combout ;
wire \logicBox|Selector19~4_combout ;
wire \logicBox|Selector19~5_combout ;
wire \logicBox|Selector19~8_combout ;
wire \logicBox|Selector19~0_combout ;
wire \logicBox|Selector19~1_combout ;
wire \logicBox|Selector19~2_combout ;
wire \logicBox|Selector19~3_combout ;
wire \logicBox|Selector19~9_combout ;
wire \logicBox|Selector19~10_combout ;
wire \logicBox|Selector19~13_combout ;
wire \logicBox|Selector19~14_combout ;
wire \flags|flags_out~1_combout ;
wire \state_machine|Mux0~4_combout ;
wire \flags|flags_out~16_combout ;
wire \flags|flags_out~18_combout ;
wire \logicBox|Selector18~1_combout ;
wire \logicBox|Selector18~0_combout ;
wire \logicBox|Selector18~2_combout ;
wire \logicBox|Selector18~3_combout ;
wire \flags|flags_out~17_combout ;
wire \state_machine|Mux0~3_combout ;
wire \flags|flags_out~2_combout ;
wire \state_machine|Mux0~1_combout ;
wire \state_machine|Mux0~5_combout ;
wire \prog_count|Add0~6 ;
wire \prog_count|Add0~1_sumout ;
wire \LScntl|mux_out[15]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ;
wire \state_machine|Equal4~0_combout ;
wire \state_machine|state_counter~21_combout ;
wire \state_machine|state_counter.0011~q ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \state_machine|state_counter~20_combout ;
wire \state_machine|state_counter.0111~q ;
wire \state_machine|WideOr2~combout ;
wire \LScntl|mux_out[13]~2_combout ;
wire \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ;
wire \state_machine|Equal2~0_combout ;
wire \state_machine|state_counter~19_combout ;
wire \state_machine|state_counter.0100~q ;
wire \state_machine|state_counter~16_combout ;
wire \state_machine|state_counter.0101~q ;
wire \logicBox|Add6~1_sumout ;
wire \logicBox|Selector3~8_combout ;
wire \logicBox|Add4~1_sumout ;
wire \logicBox|Selector3~9_combout ;
wire \logicBox|Add0~1_sumout ;
wire \logicBox|Add10~1_sumout ;
wire \logicBox|Selector3~7_combout ;
wire \logicBox|Add5~1_sumout ;
wire \logicBox|Add8~1_sumout ;
wire \logicBox|Selector3~5_combout ;
wire \logicBox|Selector3~21_combout ;
wire \logicBox|ShiftLeft0~0_combout ;
wire \logicBox|ShiftLeft0~4_combout ;
wire \logicBox|Selector3~1_combout ;
wire \logicBox|Add2~1_sumout ;
wire \logicBox|Selector3~20_combout ;
wire \logicBox|Selector3~22_combout ;
wire \logicBox|Selector3~23_combout ;
wire \logicBox|Selector3~4_combout ;
wire \logicBox|Selector3~28_combout ;
wire \logicBox|Selector3~10_combout ;
wire \phoneCntl|mux_out[12]~2_combout ;
wire \registers|r[13][12]~q ;
wire \seg4|WideOr6~0_combout ;
wire \seg4|WideOr5~0_combout ;
wire \seg4|WideOr4~0_combout ;
wire \seg4|WideOr3~0_combout ;
wire \seg4|WideOr2~0_combout ;
wire \seg4|WideOr1~0_combout ;
wire \seg4|WideOr0~0_combout ;
wire \seg3|WideOr6~0_combout ;
wire \seg3|WideOr5~0_combout ;
wire \seg3|WideOr4~0_combout ;
wire \seg3|WideOr3~0_combout ;
wire \seg3|WideOr2~0_combout ;
wire \seg3|WideOr1~0_combout ;
wire \seg3|WideOr0~0_combout ;
wire \seg2|WideOr6~0_combout ;
wire \seg2|WideOr5~0_combout ;
wire \seg2|WideOr4~0_combout ;
wire \seg2|WideOr3~0_combout ;
wire \seg2|WideOr2~0_combout ;
wire \seg2|WideOr1~0_combout ;
wire \seg2|WideOr0~0_combout ;
wire \seg1|WideOr6~0_combout ;
wire \seg1|WideOr5~0_combout ;
wire \seg1|WideOr4~0_combout ;
wire \seg1|WideOr3~0_combout ;
wire \seg1|WideOr2~0_combout ;
wire \seg1|WideOr1~0_combout ;
wire \seg1|WideOr0~0_combout ;
wire \screener|control|hsync~0_combout ;
wire \screener|control|vsync~0_combout ;
wire \screener|control|vsync~1_combout ;
wire \memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ;
wire \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~1_sumout ;
wire \screener|addr_gen|Add0~1_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~2 ;
wire \screener|addr_gen|Add4~5_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~6 ;
wire \screener|addr_gen|Add4~9_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~10 ;
wire \screener|addr_gen|Add4~13_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~14 ;
wire \screener|addr_gen|Add4~17_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~18 ;
wire \screener|addr_gen|Add4~21_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~22 ;
wire \screener|addr_gen|Add4~25_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~26 ;
wire \screener|addr_gen|Add4~29_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~30 ;
wire \screener|addr_gen|Add4~33_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~34 ;
wire \screener|addr_gen|Add4~37_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~38 ;
wire \screener|addr_gen|Add4~41_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~42 ;
wire \screener|addr_gen|Add4~45_sumout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ;
wire \memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ;
wire \screener|addr_gen|Add4~46 ;
wire \screener|addr_gen|Add4~49_sumout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \screener|bgen|Equal0~1_combout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \screener|bgen|Equal0~3_combout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \screener|bgen|Equal0~2_combout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \screener|bgen|Equal0~0_combout ;
wire \screener|bgen|rgb[0]~0_combout ;
wire \screener|bgen|rgb[1]~1_combout ;
wire \screener|bgen|rgb[2]~2_combout ;
wire \screener|bgen|rgb[3]~3_combout ;
wire \screener|bgen|rgb[4]~4_combout ;
wire \screener|bgen|rgb[5]~5_combout ;
wire \screener|bgen|rgb[6]~6_combout ;
wire \screener|bgen|rgb[7]~7_combout ;
wire \screener|bgen|rgb[8]~8_combout ;
wire \screener|bgen|rgb[9]~9_combout ;
wire \screener|bgen|rgb[10]~10_combout ;
wire \screener|bgen|rgb[11]~11_combout ;
wire \screener|bgen|rgb[12]~12_combout ;
wire \screener|bgen|rgb[13]~13_combout ;
wire \screener|bgen|rgb[14]~14_combout ;
wire \screener|bgen|rgb[15]~15_combout ;
wire \screener|bgen|rgb[16]~16_combout ;
wire \screener|bgen|rgb[17]~17_combout ;
wire \screener|bgen|rgb[18]~18_combout ;
wire \screener|bgen|rgb[19]~19_combout ;
wire \screener|bgen|rgb[20]~20_combout ;
wire \screener|bgen|rgb[21]~21_combout ;
wire \screener|bgen|rgb[22]~22_combout ;
wire \screener|bgen|rgb[23]~23_combout ;
wire [7:0] \Instr_Reg|ImmOut ;
wire [9:0] \screener|control|hcount ;
wire [7:0] \Instr_Reg|Opcode ;
wire [9:0] \screener|control|vcount ;
wire [3:0] \Instr_Reg|RsrcOut ;
wire [15:0] \screener|addr_gen|ram_addr ;
wire [3:0] \Instr_Reg|RdstOut ;
wire [15:0] \Instr_Reg|instruction ;
wire [15:0] \prog_count|PC ;
wire [4:0] \flags|flags_out ;
wire [2:0] \memory|ram_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \memory|ram_rtl_0|auto_generated|address_reg_b ;

wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [63:0] \screener|addr_gen|Mult0~mac_RESULTA_bus ;

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \memory|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  = \memory|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \screener|addr_gen|ram_addr [0] = \screener|addr_gen|Mult0~mac_RESULTA_bus [0];
assign \screener|addr_gen|ram_addr [1] = \screener|addr_gen|Mult0~mac_RESULTA_bus [1];
assign \screener|addr_gen|ram_addr [2] = \screener|addr_gen|Mult0~mac_RESULTA_bus [2];
assign \screener|addr_gen|ram_addr [3] = \screener|addr_gen|Mult0~mac_RESULTA_bus [3];
assign \screener|addr_gen|ram_addr [4] = \screener|addr_gen|Mult0~mac_RESULTA_bus [4];
assign \screener|addr_gen|ram_addr [5] = \screener|addr_gen|Mult0~mac_RESULTA_bus [5];
assign \screener|addr_gen|ram_addr [6] = \screener|addr_gen|Mult0~mac_RESULTA_bus [6];
assign \screener|addr_gen|ram_addr [7] = \screener|addr_gen|Mult0~mac_RESULTA_bus [7];
assign \screener|addr_gen|ram_addr [8] = \screener|addr_gen|Mult0~mac_RESULTA_bus [8];
assign \screener|addr_gen|ram_addr [9] = \screener|addr_gen|Mult0~mac_RESULTA_bus [9];
assign \screener|addr_gen|ram_addr [10] = \screener|addr_gen|Mult0~mac_RESULTA_bus [10];
assign \screener|addr_gen|ram_addr [11] = \screener|addr_gen|Mult0~mac_RESULTA_bus [11];
assign \screener|addr_gen|ram_addr [12] = \screener|addr_gen|Mult0~mac_RESULTA_bus [12];
assign \screener|addr_gen|ram_addr [13] = \screener|addr_gen|Mult0~mac_RESULTA_bus [13];
assign \screener|addr_gen|ram_addr [14] = \screener|addr_gen|Mult0~mac_RESULTA_bus [14];
assign \screener|addr_gen|ram_addr [15] = \screener|addr_gen|Mult0~mac_RESULTA_bus [15];
assign \screener|addr_gen|Mult0~8  = \screener|addr_gen|Mult0~mac_RESULTA_bus [16];
assign \screener|addr_gen|Mult0~9  = \screener|addr_gen|Mult0~mac_RESULTA_bus [17];
assign \screener|addr_gen|Mult0~10  = \screener|addr_gen|Mult0~mac_RESULTA_bus [18];
assign \screener|addr_gen|Mult0~11  = \screener|addr_gen|Mult0~mac_RESULTA_bus [19];
assign \screener|addr_gen|Mult0~12  = \screener|addr_gen|Mult0~mac_RESULTA_bus [20];
assign \screener|addr_gen|Mult0~13  = \screener|addr_gen|Mult0~mac_RESULTA_bus [21];
assign \screener|addr_gen|Mult0~14  = \screener|addr_gen|Mult0~mac_RESULTA_bus [22];
assign \screener|addr_gen|Mult0~15  = \screener|addr_gen|Mult0~mac_RESULTA_bus [23];
assign \screener|addr_gen|Mult0~16  = \screener|addr_gen|Mult0~mac_RESULTA_bus [24];
assign \screener|addr_gen|Mult0~17  = \screener|addr_gen|Mult0~mac_RESULTA_bus [25];
assign \screener|addr_gen|Mult0~18  = \screener|addr_gen|Mult0~mac_RESULTA_bus [26];
assign \screener|addr_gen|Mult0~19  = \screener|addr_gen|Mult0~mac_RESULTA_bus [27];
assign \screener|addr_gen|Mult0~20  = \screener|addr_gen|Mult0~mac_RESULTA_bus [28];
assign \screener|addr_gen|Mult0~21  = \screener|addr_gen|Mult0~mac_RESULTA_bus [29];
assign \screener|addr_gen|Mult0~22  = \screener|addr_gen|Mult0~mac_RESULTA_bus [30];
assign \screener|addr_gen|Mult0~23  = \screener|addr_gen|Mult0~mac_RESULTA_bus [31];
assign \screener|addr_gen|Mult0~24  = \screener|addr_gen|Mult0~mac_RESULTA_bus [32];
assign \screener|addr_gen|Mult0~25  = \screener|addr_gen|Mult0~mac_RESULTA_bus [33];
assign \screener|addr_gen|Mult0~26  = \screener|addr_gen|Mult0~mac_RESULTA_bus [34];
assign \screener|addr_gen|Mult0~27  = \screener|addr_gen|Mult0~mac_RESULTA_bus [35];
assign \screener|addr_gen|Mult0~28  = \screener|addr_gen|Mult0~mac_RESULTA_bus [36];
assign \screener|addr_gen|Mult0~29  = \screener|addr_gen|Mult0~mac_RESULTA_bus [37];
assign \screener|addr_gen|Mult0~30  = \screener|addr_gen|Mult0~mac_RESULTA_bus [38];
assign \screener|addr_gen|Mult0~31  = \screener|addr_gen|Mult0~mac_RESULTA_bus [39];
assign \screener|addr_gen|Mult0~32  = \screener|addr_gen|Mult0~mac_RESULTA_bus [40];
assign \screener|addr_gen|Mult0~33  = \screener|addr_gen|Mult0~mac_RESULTA_bus [41];
assign \screener|addr_gen|Mult0~34  = \screener|addr_gen|Mult0~mac_RESULTA_bus [42];
assign \screener|addr_gen|Mult0~35  = \screener|addr_gen|Mult0~mac_RESULTA_bus [43];
assign \screener|addr_gen|Mult0~36  = \screener|addr_gen|Mult0~mac_RESULTA_bus [44];
assign \screener|addr_gen|Mult0~37  = \screener|addr_gen|Mult0~mac_RESULTA_bus [45];
assign \screener|addr_gen|Mult0~38  = \screener|addr_gen|Mult0~mac_RESULTA_bus [46];
assign \screener|addr_gen|Mult0~39  = \screener|addr_gen|Mult0~mac_RESULTA_bus [47];
assign \screener|addr_gen|Mult0~40  = \screener|addr_gen|Mult0~mac_RESULTA_bus [48];
assign \screener|addr_gen|Mult0~41  = \screener|addr_gen|Mult0~mac_RESULTA_bus [49];
assign \screener|addr_gen|Mult0~42  = \screener|addr_gen|Mult0~mac_RESULTA_bus [50];
assign \screener|addr_gen|Mult0~43  = \screener|addr_gen|Mult0~mac_RESULTA_bus [51];
assign \screener|addr_gen|Mult0~44  = \screener|addr_gen|Mult0~mac_RESULTA_bus [52];
assign \screener|addr_gen|Mult0~45  = \screener|addr_gen|Mult0~mac_RESULTA_bus [53];
assign \screener|addr_gen|Mult0~46  = \screener|addr_gen|Mult0~mac_RESULTA_bus [54];
assign \screener|addr_gen|Mult0~47  = \screener|addr_gen|Mult0~mac_RESULTA_bus [55];
assign \screener|addr_gen|Mult0~48  = \screener|addr_gen|Mult0~mac_RESULTA_bus [56];
assign \screener|addr_gen|Mult0~49  = \screener|addr_gen|Mult0~mac_RESULTA_bus [57];
assign \screener|addr_gen|Mult0~50  = \screener|addr_gen|Mult0~mac_RESULTA_bus [58];
assign \screener|addr_gen|Mult0~51  = \screener|addr_gen|Mult0~mac_RESULTA_bus [59];
assign \screener|addr_gen|Mult0~52  = \screener|addr_gen|Mult0~mac_RESULTA_bus [60];
assign \screener|addr_gen|Mult0~53  = \screener|addr_gen|Mult0~mac_RESULTA_bus [61];
assign \screener|addr_gen|Mult0~54  = \screener|addr_gen|Mult0~mac_RESULTA_bus [62];
assign \screener|addr_gen|Mult0~55  = \screener|addr_gen|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg_4[6]~output (
	.i(!\seg4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[6]),
	.obar());
// synopsys translate_off
defparam \seg_4[6]~output .bus_hold = "false";
defparam \seg_4[6]~output .open_drain_output = "false";
defparam \seg_4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg_4[5]~output (
	.i(\seg4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[5]),
	.obar());
// synopsys translate_off
defparam \seg_4[5]~output .bus_hold = "false";
defparam \seg_4[5]~output .open_drain_output = "false";
defparam \seg_4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg_4[4]~output (
	.i(\seg4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[4]),
	.obar());
// synopsys translate_off
defparam \seg_4[4]~output .bus_hold = "false";
defparam \seg_4[4]~output .open_drain_output = "false";
defparam \seg_4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg_4[3]~output (
	.i(\seg4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[3]),
	.obar());
// synopsys translate_off
defparam \seg_4[3]~output .bus_hold = "false";
defparam \seg_4[3]~output .open_drain_output = "false";
defparam \seg_4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg_4[2]~output (
	.i(\seg4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[2]),
	.obar());
// synopsys translate_off
defparam \seg_4[2]~output .bus_hold = "false";
defparam \seg_4[2]~output .open_drain_output = "false";
defparam \seg_4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg_4[1]~output (
	.i(\seg4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[1]),
	.obar());
// synopsys translate_off
defparam \seg_4[1]~output .bus_hold = "false";
defparam \seg_4[1]~output .open_drain_output = "false";
defparam \seg_4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg_4[0]~output (
	.i(\seg4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_4[0]),
	.obar());
// synopsys translate_off
defparam \seg_4[0]~output .bus_hold = "false";
defparam \seg_4[0]~output .open_drain_output = "false";
defparam \seg_4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg_3[6]~output (
	.i(!\seg3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[6]),
	.obar());
// synopsys translate_off
defparam \seg_3[6]~output .bus_hold = "false";
defparam \seg_3[6]~output .open_drain_output = "false";
defparam \seg_3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg_3[5]~output (
	.i(\seg3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[5]),
	.obar());
// synopsys translate_off
defparam \seg_3[5]~output .bus_hold = "false";
defparam \seg_3[5]~output .open_drain_output = "false";
defparam \seg_3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg_3[4]~output (
	.i(\seg3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[4]),
	.obar());
// synopsys translate_off
defparam \seg_3[4]~output .bus_hold = "false";
defparam \seg_3[4]~output .open_drain_output = "false";
defparam \seg_3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg_3[3]~output (
	.i(\seg3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[3]),
	.obar());
// synopsys translate_off
defparam \seg_3[3]~output .bus_hold = "false";
defparam \seg_3[3]~output .open_drain_output = "false";
defparam \seg_3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg_3[2]~output (
	.i(\seg3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[2]),
	.obar());
// synopsys translate_off
defparam \seg_3[2]~output .bus_hold = "false";
defparam \seg_3[2]~output .open_drain_output = "false";
defparam \seg_3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg_3[1]~output (
	.i(\seg3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[1]),
	.obar());
// synopsys translate_off
defparam \seg_3[1]~output .bus_hold = "false";
defparam \seg_3[1]~output .open_drain_output = "false";
defparam \seg_3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg_3[0]~output (
	.i(\seg3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_3[0]),
	.obar());
// synopsys translate_off
defparam \seg_3[0]~output .bus_hold = "false";
defparam \seg_3[0]~output .open_drain_output = "false";
defparam \seg_3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg_2[6]~output (
	.i(!\seg2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[6]),
	.obar());
// synopsys translate_off
defparam \seg_2[6]~output .bus_hold = "false";
defparam \seg_2[6]~output .open_drain_output = "false";
defparam \seg_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg_2[5]~output (
	.i(\seg2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[5]),
	.obar());
// synopsys translate_off
defparam \seg_2[5]~output .bus_hold = "false";
defparam \seg_2[5]~output .open_drain_output = "false";
defparam \seg_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg_2[4]~output (
	.i(\seg2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[4]),
	.obar());
// synopsys translate_off
defparam \seg_2[4]~output .bus_hold = "false";
defparam \seg_2[4]~output .open_drain_output = "false";
defparam \seg_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg_2[3]~output (
	.i(\seg2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[3]),
	.obar());
// synopsys translate_off
defparam \seg_2[3]~output .bus_hold = "false";
defparam \seg_2[3]~output .open_drain_output = "false";
defparam \seg_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg_2[2]~output (
	.i(\seg2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[2]),
	.obar());
// synopsys translate_off
defparam \seg_2[2]~output .bus_hold = "false";
defparam \seg_2[2]~output .open_drain_output = "false";
defparam \seg_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg_2[1]~output (
	.i(\seg2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[1]),
	.obar());
// synopsys translate_off
defparam \seg_2[1]~output .bus_hold = "false";
defparam \seg_2[1]~output .open_drain_output = "false";
defparam \seg_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg_2[0]~output (
	.i(\seg2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_2[0]),
	.obar());
// synopsys translate_off
defparam \seg_2[0]~output .bus_hold = "false";
defparam \seg_2[0]~output .open_drain_output = "false";
defparam \seg_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg_1[6]~output (
	.i(!\seg1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[6]),
	.obar());
// synopsys translate_off
defparam \seg_1[6]~output .bus_hold = "false";
defparam \seg_1[6]~output .open_drain_output = "false";
defparam \seg_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg_1[5]~output (
	.i(\seg1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[5]),
	.obar());
// synopsys translate_off
defparam \seg_1[5]~output .bus_hold = "false";
defparam \seg_1[5]~output .open_drain_output = "false";
defparam \seg_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg_1[4]~output (
	.i(\seg1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[4]),
	.obar());
// synopsys translate_off
defparam \seg_1[4]~output .bus_hold = "false";
defparam \seg_1[4]~output .open_drain_output = "false";
defparam \seg_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg_1[3]~output (
	.i(\seg1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[3]),
	.obar());
// synopsys translate_off
defparam \seg_1[3]~output .bus_hold = "false";
defparam \seg_1[3]~output .open_drain_output = "false";
defparam \seg_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg_1[2]~output (
	.i(\seg1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[2]),
	.obar());
// synopsys translate_off
defparam \seg_1[2]~output .bus_hold = "false";
defparam \seg_1[2]~output .open_drain_output = "false";
defparam \seg_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg_1[1]~output (
	.i(\seg1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[1]),
	.obar());
// synopsys translate_off
defparam \seg_1[1]~output .bus_hold = "false";
defparam \seg_1[1]~output .open_drain_output = "false";
defparam \seg_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg_1[0]~output (
	.i(\seg1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_1[0]),
	.obar());
// synopsys translate_off
defparam \seg_1[0]~output .bus_hold = "false";
defparam \seg_1[0]~output .open_drain_output = "false";
defparam \seg_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\screener|control|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\screener|control|vsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \vga_blank_n~output (
	.i(\screener|control|vga_blank_n~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank_n),
	.obar());
// synopsys translate_off
defparam \vga_blank_n~output .bus_hold = "false";
defparam \vga_blank_n~output .open_drain_output = "false";
defparam \vga_blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\screener|control|vga_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \rgb[0]~output (
	.i(\screener|bgen|rgb[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[0]),
	.obar());
// synopsys translate_off
defparam \rgb[0]~output .bus_hold = "false";
defparam \rgb[0]~output .open_drain_output = "false";
defparam \rgb[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \rgb[1]~output (
	.i(\screener|bgen|rgb[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[1]),
	.obar());
// synopsys translate_off
defparam \rgb[1]~output .bus_hold = "false";
defparam \rgb[1]~output .open_drain_output = "false";
defparam \rgb[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \rgb[2]~output (
	.i(\screener|bgen|rgb[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[2]),
	.obar());
// synopsys translate_off
defparam \rgb[2]~output .bus_hold = "false";
defparam \rgb[2]~output .open_drain_output = "false";
defparam \rgb[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \rgb[3]~output (
	.i(\screener|bgen|rgb[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[3]),
	.obar());
// synopsys translate_off
defparam \rgb[3]~output .bus_hold = "false";
defparam \rgb[3]~output .open_drain_output = "false";
defparam \rgb[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \rgb[4]~output (
	.i(\screener|bgen|rgb[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[4]),
	.obar());
// synopsys translate_off
defparam \rgb[4]~output .bus_hold = "false";
defparam \rgb[4]~output .open_drain_output = "false";
defparam \rgb[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \rgb[5]~output (
	.i(\screener|bgen|rgb[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[5]),
	.obar());
// synopsys translate_off
defparam \rgb[5]~output .bus_hold = "false";
defparam \rgb[5]~output .open_drain_output = "false";
defparam \rgb[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \rgb[6]~output (
	.i(\screener|bgen|rgb[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[6]),
	.obar());
// synopsys translate_off
defparam \rgb[6]~output .bus_hold = "false";
defparam \rgb[6]~output .open_drain_output = "false";
defparam \rgb[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \rgb[7]~output (
	.i(\screener|bgen|rgb[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[7]),
	.obar());
// synopsys translate_off
defparam \rgb[7]~output .bus_hold = "false";
defparam \rgb[7]~output .open_drain_output = "false";
defparam \rgb[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \rgb[8]~output (
	.i(\screener|bgen|rgb[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[8]),
	.obar());
// synopsys translate_off
defparam \rgb[8]~output .bus_hold = "false";
defparam \rgb[8]~output .open_drain_output = "false";
defparam \rgb[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \rgb[9]~output (
	.i(\screener|bgen|rgb[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[9]),
	.obar());
// synopsys translate_off
defparam \rgb[9]~output .bus_hold = "false";
defparam \rgb[9]~output .open_drain_output = "false";
defparam \rgb[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \rgb[10]~output (
	.i(\screener|bgen|rgb[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[10]),
	.obar());
// synopsys translate_off
defparam \rgb[10]~output .bus_hold = "false";
defparam \rgb[10]~output .open_drain_output = "false";
defparam \rgb[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \rgb[11]~output (
	.i(\screener|bgen|rgb[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[11]),
	.obar());
// synopsys translate_off
defparam \rgb[11]~output .bus_hold = "false";
defparam \rgb[11]~output .open_drain_output = "false";
defparam \rgb[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \rgb[12]~output (
	.i(\screener|bgen|rgb[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[12]),
	.obar());
// synopsys translate_off
defparam \rgb[12]~output .bus_hold = "false";
defparam \rgb[12]~output .open_drain_output = "false";
defparam \rgb[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \rgb[13]~output (
	.i(\screener|bgen|rgb[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[13]),
	.obar());
// synopsys translate_off
defparam \rgb[13]~output .bus_hold = "false";
defparam \rgb[13]~output .open_drain_output = "false";
defparam \rgb[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \rgb[14]~output (
	.i(\screener|bgen|rgb[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[14]),
	.obar());
// synopsys translate_off
defparam \rgb[14]~output .bus_hold = "false";
defparam \rgb[14]~output .open_drain_output = "false";
defparam \rgb[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \rgb[15]~output (
	.i(\screener|bgen|rgb[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[15]),
	.obar());
// synopsys translate_off
defparam \rgb[15]~output .bus_hold = "false";
defparam \rgb[15]~output .open_drain_output = "false";
defparam \rgb[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \rgb[16]~output (
	.i(\screener|bgen|rgb[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[16]),
	.obar());
// synopsys translate_off
defparam \rgb[16]~output .bus_hold = "false";
defparam \rgb[16]~output .open_drain_output = "false";
defparam \rgb[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \rgb[17]~output (
	.i(\screener|bgen|rgb[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[17]),
	.obar());
// synopsys translate_off
defparam \rgb[17]~output .bus_hold = "false";
defparam \rgb[17]~output .open_drain_output = "false";
defparam \rgb[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \rgb[18]~output (
	.i(\screener|bgen|rgb[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[18]),
	.obar());
// synopsys translate_off
defparam \rgb[18]~output .bus_hold = "false";
defparam \rgb[18]~output .open_drain_output = "false";
defparam \rgb[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \rgb[19]~output (
	.i(\screener|bgen|rgb[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[19]),
	.obar());
// synopsys translate_off
defparam \rgb[19]~output .bus_hold = "false";
defparam \rgb[19]~output .open_drain_output = "false";
defparam \rgb[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \rgb[20]~output (
	.i(\screener|bgen|rgb[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[20]),
	.obar());
// synopsys translate_off
defparam \rgb[20]~output .bus_hold = "false";
defparam \rgb[20]~output .open_drain_output = "false";
defparam \rgb[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \rgb[21]~output (
	.i(\screener|bgen|rgb[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[21]),
	.obar());
// synopsys translate_off
defparam \rgb[21]~output .bus_hold = "false";
defparam \rgb[21]~output .open_drain_output = "false";
defparam \rgb[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \rgb[22]~output (
	.i(\screener|bgen|rgb[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[22]),
	.obar());
// synopsys translate_off
defparam \rgb[22]~output .bus_hold = "false";
defparam \rgb[22]~output .open_drain_output = "false";
defparam \rgb[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \rgb[23]~output (
	.i(\screener|bgen|rgb[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb[23]),
	.obar());
// synopsys translate_off
defparam \rgb[23]~output .bus_hold = "false";
defparam \rgb[23]~output .open_drain_output = "false";
defparam \rgb[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_in~inputCLKENA0 (
	.inclk(\clk_in~input_o ),
	.ena(vcc),
	.outclk(\clk_in~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_in~inputCLKENA0 .clock_type = "global clock";
defparam \clk_in~inputCLKENA0 .disable_mode = "low";
defparam \clk_in~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_in~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_in~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N39
cyclonev_lcell_comb \prog_count|PC[15]~0 (
// Equation(s):
// \prog_count|PC[15]~0_combout  = ( \state_machine|state_counter.0100~q  & ( !\rst~input_o  ) ) # ( !\state_machine|state_counter.0100~q  & ( (!\rst~input_o  & ((!\state_machine|state_counter.0000~q ) # (\state_machine|state_counter.0001~q ))) ) )

	.dataa(!\state_machine|state_counter.0000~q ),
	.datab(!\rst~input_o ),
	.datac(!\state_machine|state_counter.0001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_count|PC[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_count|PC[15]~0 .extended_lut = "off";
defparam \prog_count|PC[15]~0 .lut_mask = 64'h8C8C8C8CCCCCCCCC;
defparam \prog_count|PC[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \state_machine|state_counter.0000 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\prog_count|PC[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0000 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N12
cyclonev_lcell_comb \state_machine|state_counter~18 (
// Equation(s):
// \state_machine|state_counter~18_combout  = ( !\rst~input_o  & ( !\state_machine|state_counter.0000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_machine|state_counter.0000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~18 .extended_lut = "off";
defparam \state_machine|state_counter~18 .lut_mask = 64'hF0F0F0F000000000;
defparam \state_machine|state_counter~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N14
dffeas \state_machine|state_counter.0001 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\state_machine|state_counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0001 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0001 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N17
dffeas \memory|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LScntl|mux_out[13]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N18
cyclonev_lcell_comb \Instr_Reg|RdstOut[3]~0 (
// Equation(s):
// \Instr_Reg|RdstOut[3]~0_combout  = (\state_machine|state_counter.0001~q ) # (\rst~input_o )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\state_machine|state_counter.0001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[3]~0 .extended_lut = "off";
defparam \Instr_Reg|RdstOut[3]~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \Instr_Reg|RdstOut[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y24_N56
dffeas \Instr_Reg|ImmOut[7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[7] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N47
dffeas \memory|ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LScntl|mux_out[14]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N39
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout  = ( \state_machine|state_counter.0011~q  & ( (\LScntl|mux_out[13]~2_combout  & (\LScntl|mux_out[15]~0_combout  & !\LScntl|mux_out[14]~1_combout )) ) )

	.dataa(!\LScntl|mux_out[13]~2_combout ),
	.datab(!\LScntl|mux_out[15]~0_combout ),
	.datac(gnd),
	.datad(!\LScntl|mux_out[14]~1_combout ),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .lut_mask = 64'h0000000011001100;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  = ( \LScntl|mux_out[14]~1_combout  & ( (\state_machine|state_counter.0011~q  & (!\LScntl|mux_out[15]~0_combout  & \LScntl|mux_out[13]~2_combout )) ) )

	.dataa(!\state_machine|state_counter.0011~q ),
	.datab(!\LScntl|mux_out[15]~0_combout ),
	.datac(gnd),
	.datad(!\LScntl|mux_out[13]~2_combout ),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout  = ( \state_machine|state_counter.0011~q  & ( (!\LScntl|mux_out[13]~2_combout  & (\LScntl|mux_out[15]~0_combout  & !\LScntl|mux_out[14]~1_combout )) ) )

	.dataa(!\LScntl|mux_out[13]~2_combout ),
	.datab(!\LScntl|mux_out[15]~0_combout ),
	.datac(!\LScntl|mux_out[14]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N36
cyclonev_lcell_comb \Instr_Reg|RsrcOut[0]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[0]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[0]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RsrcOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \in_7~input (
	.i(in_7),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_7~input_o ));
// synopsys translate_off
defparam \in_7~input .bus_hold = "false";
defparam \in_7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y24_N41
dffeas \Instr_Reg|Opcode[7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[7] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N35
dffeas \Instr_Reg|Opcode[6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[6] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N54
cyclonev_lcell_comb \Instr_Reg|instruction[11]~feeder (
// Equation(s):
// \Instr_Reg|instruction[11]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|instruction[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|instruction[11]~feeder .extended_lut = "off";
defparam \Instr_Reg|instruction[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|instruction[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N56
dffeas \Instr_Reg|instruction[11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|instruction[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|instruction [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|instruction[11] .is_wysiwyg = "true";
defparam \Instr_Reg|instruction[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \in_1~input (
	.i(in_1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_1~input_o ));
// synopsys translate_off
defparam \in_1~input .bus_hold = "false";
defparam \in_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y24_N53
dffeas \Instr_Reg|Opcode[5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[5] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N3
cyclonev_lcell_comb \phoneCntl|mux_out[5]~120 (
// Equation(s):
// \phoneCntl|mux_out[5]~120_combout  = ( !\state_machine|state_counter.0101~q  & ( (!\Instr_Reg|Opcode [6]) # ((!\Instr_Reg|Opcode [7]) # ((!\Instr_Reg|Opcode [5]) # (\Instr_Reg|Opcode [4]))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~120 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~120 .lut_mask = 64'hFFEFFFEF00000000;
defparam \phoneCntl|mux_out[5]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y25_N50
dffeas \Instr_Reg|ImmOut[6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[6] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \in_3~input (
	.i(in_3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_3~input_o ));
// synopsys translate_off
defparam \in_3~input .bus_hold = "false";
defparam \in_3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N0
cyclonev_lcell_comb \logicBox|C~9 (
// Equation(s):
// \logicBox|C~9_combout  = ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & !\Instr_Reg|ImmOut [7]) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~9 .extended_lut = "off";
defparam \logicBox|C~9 .lut_mask = 64'hCC00CC0000000000;
defparam \logicBox|C~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N0
cyclonev_lcell_comb \phoneCntl|mux_out[5]~93 (
// Equation(s):
// \phoneCntl|mux_out[5]~93_combout  = ( !\Instr_Reg|ImmOut [6] & ( \logicBox|C~9_combout  ) )

	.dataa(!\logicBox|C~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~93 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~93 .lut_mask = 64'h5555555500000000;
defparam \phoneCntl|mux_out[5]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y24_N29
dffeas \Instr_Reg|ImmOut[5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[5] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N3
cyclonev_lcell_comb \phoneCntl|mux_out[10]~62 (
// Equation(s):
// \phoneCntl|mux_out[10]~62_combout  = ( \Instr_Reg|ImmOut [5] & ( (\Instr_Reg|ImmOut [6] & (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [4])) ) ) # ( !\Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]))) # (\Instr_Reg|Opcode [7] & 
// (\Instr_Reg|ImmOut [6] & \Instr_Reg|ImmOut [4])) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~62 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~62 .lut_mask = 64'hCC11CC1100110011;
defparam \phoneCntl|mux_out[10]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N21
cyclonev_lcell_comb \phoneCntl|mux_out[13]~117 (
// Equation(s):
// \phoneCntl|mux_out[13]~117_combout  = ( !\Instr_Reg|Opcode [6] & ( (\phoneCntl|mux_out[10]~62_combout  & !\Instr_Reg|ImmOut [7]) ) )

	.dataa(!\phoneCntl|mux_out[10]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~117 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~117 .lut_mask = 64'h5500550000000000;
defparam \phoneCntl|mux_out[13]~117 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \in_4~input (
	.i(in_4),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_4~input_o ));
// synopsys translate_off
defparam \in_4~input .bus_hold = "false";
defparam \in_4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N9
cyclonev_lcell_comb \Instr_Reg|RdstOut[0]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[0]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[0]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RdstOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N36
cyclonev_lcell_comb \Instr_Reg|always0~0 (
// Equation(s):
// \Instr_Reg|always0~0_combout  = ( \state_machine|Equal2~0_combout  & ( (!\state_machine|Equal4~0_combout ) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\state_machine|Equal2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\state_machine|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\state_machine|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|always0~0 .extended_lut = "off";
defparam \Instr_Reg|always0~0 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \Instr_Reg|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N11
dffeas \Instr_Reg|RdstOut[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[0]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[0] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \in_6~input (
	.i(in_6),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_6~input_o ));
// synopsys translate_off
defparam \in_6~input .bus_hold = "false";
defparam \in_6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y20_N17
dffeas \Instr_Reg|ImmOut[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[1] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N26
dffeas \Instr_Reg|instruction[9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|instruction [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|instruction[9] .is_wysiwyg = "true";
defparam \Instr_Reg|instruction[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y22_N38
dffeas \Instr_Reg|instruction[10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|instruction [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|instruction[10] .is_wysiwyg = "true";
defparam \Instr_Reg|instruction[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N24
cyclonev_lcell_comb \registers|r[0][4]~1 (
// Equation(s):
// \registers|r[0][4]~1_combout  = ( \Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [11] & ( 
// !\Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [10] & ( ((!\Instr_Reg|instruction [9] & (!\state_machine|WideOr0~0_combout  & !\Instr_Reg|instruction [8]))) # (\rst~input_o ) ) ) )

	.dataa(!\Instr_Reg|instruction [9]),
	.datab(!\rst~input_o ),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\Instr_Reg|instruction [8]),
	.datae(!\Instr_Reg|instruction [11]),
	.dataf(!\Instr_Reg|instruction [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][4]~1 .extended_lut = "off";
defparam \registers|r[0][4]~1 .lut_mask = 64'hB333333333333333;
defparam \registers|r[0][4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N2
dffeas \registers|r[0][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][1] .is_wysiwyg = "true";
defparam \registers|r[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N9
cyclonev_lcell_comb \registers|r[8][11]~9 (
// Equation(s):
// \registers|r[8][11]~9_combout  = ( \Instr_Reg|instruction [8] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [8] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [8] & ( 
// !\Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [8] & ( !\Instr_Reg|instruction [10] & ( ((!\state_machine|WideOr0~0_combout  & (\Instr_Reg|instruction [11] & !\Instr_Reg|instruction [9]))) # (\rst~input_o ) ) ) )

	.dataa(!\state_machine|WideOr0~0_combout ),
	.datab(!\Instr_Reg|instruction [11]),
	.datac(!\rst~input_o ),
	.datad(!\Instr_Reg|instruction [9]),
	.datae(!\Instr_Reg|instruction [8]),
	.dataf(!\Instr_Reg|instruction [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][11]~9 .extended_lut = "off";
defparam \registers|r[8][11]~9 .lut_mask = 64'h2F0F0F0F0F0F0F0F;
defparam \registers|r[8][11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N59
dffeas \registers|r[8][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][1] .is_wysiwyg = "true";
defparam \registers|r[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N30
cyclonev_lcell_comb \registers|r[4][9]~5 (
// Equation(s):
// \registers|r[4][9]~5_combout  = ( \Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [9] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [9] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [11] & ( 
// !\Instr_Reg|instruction [9] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [9] & ( ((\Instr_Reg|instruction [10] & (!\state_machine|WideOr0~0_combout  & !\Instr_Reg|instruction [8]))) # (\rst~input_o ) ) ) )

	.dataa(!\Instr_Reg|instruction [10]),
	.datab(!\rst~input_o ),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\Instr_Reg|instruction [8]),
	.datae(!\Instr_Reg|instruction [11]),
	.dataf(!\Instr_Reg|instruction [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[4][9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[4][9]~5 .extended_lut = "off";
defparam \registers|r[4][9]~5 .lut_mask = 64'h7333333333333333;
defparam \registers|r[4][9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N29
dffeas \registers|r[4][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][1] .is_wysiwyg = "true";
defparam \registers|r[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N18
cyclonev_lcell_comb \Instr_Reg|RdstOut[3]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[3]~feeder_combout  = \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[3]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \Instr_Reg|RdstOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N20
dffeas \Instr_Reg|RdstOut[3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[3]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[3] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N15
cyclonev_lcell_comb \registers|r[12][3]~13 (
// Equation(s):
// \registers|r[12][3]~13_combout  = ( \Instr_Reg|instruction [10] & ( \Instr_Reg|instruction [9] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [10] & ( \Instr_Reg|instruction [9] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [10] & ( 
// !\Instr_Reg|instruction [9] & ( ((!\Instr_Reg|instruction [8] & (\Instr_Reg|instruction [11] & !\state_machine|WideOr0~0_combout ))) # (\rst~input_o ) ) ) ) # ( !\Instr_Reg|instruction [10] & ( !\Instr_Reg|instruction [9] & ( \rst~input_o  ) ) )

	.dataa(!\Instr_Reg|instruction [8]),
	.datab(!\Instr_Reg|instruction [11]),
	.datac(!\rst~input_o ),
	.datad(!\state_machine|WideOr0~0_combout ),
	.datae(!\Instr_Reg|instruction [10]),
	.dataf(!\Instr_Reg|instruction [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][3]~13 .extended_lut = "off";
defparam \registers|r[12][3]~13 .lut_mask = 64'h0F0F2F0F0F0F0F0F;
defparam \registers|r[12][3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N28
dffeas \registers|r[12][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][1] .is_wysiwyg = "true";
defparam \registers|r[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout  = (\state_machine|state_counter.0011~q  & (!\LScntl|mux_out[15]~0_combout  & (!\LScntl|mux_out[13]~2_combout  & \LScntl|mux_out[14]~1_combout )))

	.dataa(!\state_machine|state_counter.0011~q ),
	.datab(!\LScntl|mux_out[15]~0_combout ),
	.datac(!\LScntl|mux_out[13]~2_combout ),
	.datad(!\LScntl|mux_out[14]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .lut_mask = 64'h0040004000400040;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \in_5~input (
	.i(in_5),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_5~input_o ));
// synopsys translate_off
defparam \in_5~input .bus_hold = "false";
defparam \in_5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y18_N14
dffeas \Instr_Reg|ImmOut[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[2] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N51
cyclonev_lcell_comb \state_machine|Decoder0~1 (
// Equation(s):
// \state_machine|Decoder0~1_combout  = ( !\Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|instruction [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|instruction [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Decoder0~1 .extended_lut = "off";
defparam \state_machine|Decoder0~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \state_machine|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N18
cyclonev_lcell_comb \state_machine|Mux0~0 (
// Equation(s):
// \state_machine|Mux0~0_combout  = ( \Instr_Reg|instruction [8] & ( !\Instr_Reg|instruction [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|instruction [9]),
	.datad(gnd),
	.datae(!\Instr_Reg|instruction [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Mux0~0 .extended_lut = "off";
defparam \state_machine|Mux0~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \state_machine|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N3
cyclonev_lcell_comb \registers|r[1][9]~2 (
// Equation(s):
// \registers|r[1][9]~2_combout  = ( \state_machine|Decoder0~1_combout  & ( \state_machine|Mux0~0_combout  & ( (((\state_machine|state_counter.0101~q ) # (\rst~input_o )) # (\state_machine|state_counter.0010~q )) # (\state_machine|state_counter.1000~q ) ) ) 
// ) # ( !\state_machine|Decoder0~1_combout  & ( \state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) ) # ( \state_machine|Decoder0~1_combout  & ( !\state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) ) # ( !\state_machine|Decoder0~1_combout  & ( 
// !\state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) )

	.dataa(!\state_machine|state_counter.1000~q ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\rst~input_o ),
	.datad(!\state_machine|state_counter.0101~q ),
	.datae(!\state_machine|Decoder0~1_combout ),
	.dataf(!\state_machine|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[1][9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[1][9]~2 .extended_lut = "off";
defparam \registers|r[1][9]~2 .lut_mask = 64'h0F0F0F0F0F0F7FFF;
defparam \registers|r[1][9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N50
dffeas \registers|r[1][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][2] .is_wysiwyg = "true";
defparam \registers|r[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N56
dffeas \registers|r[0][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][2] .is_wysiwyg = "true";
defparam \registers|r[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N54
cyclonev_lcell_comb \registers|r[2][12]~3 (
// Equation(s):
// \registers|r[2][12]~3_combout  = ( \Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [11] & ( 
// !\Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [10] & ( ((\Instr_Reg|instruction [9] & (!\state_machine|WideOr0~0_combout  & !\Instr_Reg|instruction [8]))) # (\rst~input_o ) ) ) )

	.dataa(!\Instr_Reg|instruction [9]),
	.datab(!\rst~input_o ),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\Instr_Reg|instruction [8]),
	.datae(!\Instr_Reg|instruction [11]),
	.dataf(!\Instr_Reg|instruction [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][12]~3 .extended_lut = "off";
defparam \registers|r[2][12]~3 .lut_mask = 64'h7333333333333333;
defparam \registers|r[2][12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y23_N58
dffeas \registers|r[2][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][2] .is_wysiwyg = "true";
defparam \registers|r[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N48
cyclonev_lcell_comb \registers|r[3][4]~4 (
// Equation(s):
// \registers|r[3][4]~4_combout  = ( \Instr_Reg|instruction [8] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [8] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [8] & ( 
// !\Instr_Reg|instruction [10] & ( ((\Instr_Reg|instruction [9] & (!\Instr_Reg|instruction [11] & !\state_machine|WideOr0~0_combout ))) # (\rst~input_o ) ) ) ) # ( !\Instr_Reg|instruction [8] & ( !\Instr_Reg|instruction [10] & ( \rst~input_o  ) ) )

	.dataa(!\Instr_Reg|instruction [9]),
	.datab(!\Instr_Reg|instruction [11]),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\rst~input_o ),
	.datae(!\Instr_Reg|instruction [8]),
	.dataf(!\Instr_Reg|instruction [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][4]~4 .extended_lut = "off";
defparam \registers|r[3][4]~4 .lut_mask = 64'h00FF40FF00FF00FF;
defparam \registers|r[3][4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N49
dffeas \registers|r[3][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][2] .is_wysiwyg = "true";
defparam \registers|r[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N51
cyclonev_lcell_comb \muxDst|Mux13~0 (
// Equation(s):
// \muxDst|Mux13~0_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[3][2]~q  & ( (\registers|r[2][2]~q ) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[3][2]~q  & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[0][2]~q ))) # 
// (\Instr_Reg|RdstOut [0] & (\registers|r[1][2]~q )) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[3][2]~q  & ( (!\Instr_Reg|RdstOut [0] & \registers|r[2][2]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\registers|r[3][2]~q  & ( (!\Instr_Reg|RdstOut [0] 
// & ((\registers|r[0][2]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][2]~q )) ) ) )

	.dataa(!\registers|r[1][2]~q ),
	.datab(!\registers|r[0][2]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[2][2]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~0 .extended_lut = "off";
defparam \muxDst|Mux13~0 .lut_mask = 64'h353500F035350FFF;
defparam \muxDst|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N36
cyclonev_lcell_comb \registers|r[14][9]~14 (
// Equation(s):
// \registers|r[14][9]~14_combout  = ( \Instr_Reg|instruction [8] & ( \Instr_Reg|instruction [11] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [8] & ( \Instr_Reg|instruction [11] & ( ((\Instr_Reg|instruction [9] & (!\state_machine|WideOr0~0_combout  & 
// \Instr_Reg|instruction [10]))) # (\rst~input_o ) ) ) ) # ( \Instr_Reg|instruction [8] & ( !\Instr_Reg|instruction [11] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [8] & ( !\Instr_Reg|instruction [11] & ( \rst~input_o  ) ) )

	.dataa(!\Instr_Reg|instruction [9]),
	.datab(!\rst~input_o ),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\Instr_Reg|instruction [10]),
	.datae(!\Instr_Reg|instruction [8]),
	.dataf(!\Instr_Reg|instruction [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[14][9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[14][9]~14 .extended_lut = "off";
defparam \registers|r[14][9]~14 .lut_mask = 64'h3333333333733333;
defparam \registers|r[14][9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N38
dffeas \registers|r[14][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][2] .is_wysiwyg = "true";
defparam \registers|r[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N33
cyclonev_lcell_comb \registers|r[12][2]~feeder (
// Equation(s):
// \registers|r[12][2]~feeder_combout  = ( \phoneCntl|mux_out[2]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[2]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][2]~feeder .extended_lut = "off";
defparam \registers|r[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N34
dffeas \registers|r[12][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][2] .is_wysiwyg = "true";
defparam \registers|r[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N0
cyclonev_lcell_comb \registers|r[15][13]~15 (
// Equation(s):
// \registers|r[15][13]~15_combout  = ( \rst~input_o  & ( \Instr_Reg|instruction [8] ) ) # ( !\rst~input_o  & ( \Instr_Reg|instruction [8] & ( (\Instr_Reg|instruction [9] & (\Instr_Reg|instruction [11] & (!\state_machine|WideOr0~0_combout  & 
// \Instr_Reg|instruction [10]))) ) ) ) # ( \rst~input_o  & ( !\Instr_Reg|instruction [8] ) )

	.dataa(!\Instr_Reg|instruction [9]),
	.datab(!\Instr_Reg|instruction [11]),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\Instr_Reg|instruction [10]),
	.datae(!\rst~input_o ),
	.dataf(!\Instr_Reg|instruction [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[15][13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[15][13]~15 .extended_lut = "off";
defparam \registers|r[15][13]~15 .lut_mask = 64'h0000FFFF0010FFFF;
defparam \registers|r[15][13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N35
dffeas \registers|r[15][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][2] .is_wysiwyg = "true";
defparam \registers|r[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N39
cyclonev_lcell_comb \muxDst|Mux13~3 (
// Equation(s):
// \muxDst|Mux13~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[15][2]~q  & ( (\Instr_Reg|RdstOut [0]) # (\registers|r[14][2]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[15][2]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[12][2]~q )) # 
// (\Instr_Reg|RdstOut [0] & ((\registers|r[13][2]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[15][2]~q  & ( (\registers|r[14][2]~q  & !\Instr_Reg|RdstOut [0]) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\registers|r[15][2]~q  & ( 
// (!\Instr_Reg|RdstOut [0] & (\registers|r[12][2]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[13][2]~q ))) ) ) )

	.dataa(!\registers|r[14][2]~q ),
	.datab(!\Instr_Reg|RdstOut [0]),
	.datac(!\registers|r[12][2]~q ),
	.datad(!\registers|r[13][2]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~3 .extended_lut = "off";
defparam \muxDst|Mux13~3 .lut_mask = 64'h0C3F44440C3F7777;
defparam \muxDst|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N57
cyclonev_lcell_comb \state_machine|Decoder0~2 (
// Equation(s):
// \state_machine|Decoder0~2_combout  = ( !\Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|instruction [10]),
	.datae(gnd),
	.dataf(!\Instr_Reg|instruction [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Decoder0~2 .extended_lut = "off";
defparam \state_machine|Decoder0~2 .lut_mask = 64'h00FF00FF00000000;
defparam \state_machine|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N48
cyclonev_lcell_comb \registers|r[5][9]~6 (
// Equation(s):
// \registers|r[5][9]~6_combout  = ( \state_machine|Decoder0~2_combout  & ( \state_machine|Mux0~0_combout  & ( (((\rst~input_o ) # (\state_machine|state_counter.0101~q )) # (\state_machine|state_counter.0010~q )) # (\state_machine|state_counter.1000~q ) ) ) 
// ) # ( !\state_machine|Decoder0~2_combout  & ( \state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) ) # ( \state_machine|Decoder0~2_combout  & ( !\state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) ) # ( !\state_machine|Decoder0~2_combout  & ( 
// !\state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) )

	.dataa(!\state_machine|state_counter.1000~q ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|state_counter.0101~q ),
	.datad(!\rst~input_o ),
	.datae(!\state_machine|Decoder0~2_combout ),
	.dataf(!\state_machine|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[5][9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[5][9]~6 .extended_lut = "off";
defparam \registers|r[5][9]~6 .lut_mask = 64'h00FF00FF00FF7FFF;
defparam \registers|r[5][9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N44
dffeas \registers|r[5][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][2] .is_wysiwyg = "true";
defparam \registers|r[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N39
cyclonev_lcell_comb \registers|r[7][9]~8 (
// Equation(s):
// \registers|r[7][9]~8_combout  = ( \Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [8] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [8] & ( ((\Instr_Reg|instruction [9] & (\Instr_Reg|instruction [10] & 
// !\state_machine|WideOr0~0_combout ))) # (\rst~input_o ) ) ) ) # ( \Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [8] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [8] & ( \rst~input_o  ) ) )

	.dataa(!\Instr_Reg|instruction [9]),
	.datab(!\rst~input_o ),
	.datac(!\Instr_Reg|instruction [10]),
	.datad(!\state_machine|WideOr0~0_combout ),
	.datae(!\Instr_Reg|instruction [11]),
	.dataf(!\Instr_Reg|instruction [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[7][9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[7][9]~8 .extended_lut = "off";
defparam \registers|r[7][9]~8 .lut_mask = 64'h3333333337333333;
defparam \registers|r[7][9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N38
dffeas \registers|r[7][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][2] .is_wysiwyg = "true";
defparam \registers|r[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N12
cyclonev_lcell_comb \registers|r[4][2]~feeder (
// Equation(s):
// \registers|r[4][2]~feeder_combout  = ( \phoneCntl|mux_out[2]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[2]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[4][2]~feeder .extended_lut = "off";
defparam \registers|r[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N14
dffeas \registers|r[4][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][2] .is_wysiwyg = "true";
defparam \registers|r[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N51
cyclonev_lcell_comb \registers|r[6][9]~7 (
// Equation(s):
// \registers|r[6][9]~7_combout  = ( \Instr_Reg|instruction [10] & ( \Instr_Reg|instruction [8] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [10] & ( \Instr_Reg|instruction [8] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [10] & ( 
// !\Instr_Reg|instruction [8] & ( ((\Instr_Reg|instruction [9] & (!\Instr_Reg|instruction [11] & !\state_machine|WideOr0~0_combout ))) # (\rst~input_o ) ) ) ) # ( !\Instr_Reg|instruction [10] & ( !\Instr_Reg|instruction [8] & ( \rst~input_o  ) ) )

	.dataa(!\Instr_Reg|instruction [9]),
	.datab(!\Instr_Reg|instruction [11]),
	.datac(!\rst~input_o ),
	.datad(!\state_machine|WideOr0~0_combout ),
	.datae(!\Instr_Reg|instruction [10]),
	.dataf(!\Instr_Reg|instruction [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][9]~7 .extended_lut = "off";
defparam \registers|r[6][9]~7 .lut_mask = 64'h0F0F4F0F0F0F0F0F;
defparam \registers|r[6][9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N34
dffeas \registers|r[6][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][2] .is_wysiwyg = "true";
defparam \registers|r[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N45
cyclonev_lcell_comb \muxDst|Mux13~1 (
// Equation(s):
// \muxDst|Mux13~1_combout  = ( \registers|r[6][2]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[7][2]~q ) ) ) ) # ( !\registers|r[6][2]~q  & ( \Instr_Reg|RdstOut [1] & ( (\registers|r[7][2]~q  & \Instr_Reg|RdstOut [0]) ) ) ) # 
// ( \registers|r[6][2]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[4][2]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][2]~q )) ) ) ) # ( !\registers|r[6][2]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & 
// ((\registers|r[4][2]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][2]~q )) ) ) )

	.dataa(!\registers|r[5][2]~q ),
	.datab(!\registers|r[7][2]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[4][2]~q ),
	.datae(!\registers|r[6][2]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~1 .extended_lut = "off";
defparam \muxDst|Mux13~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \muxDst|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N0
cyclonev_lcell_comb \registers|r[11][2]~feeder (
// Equation(s):
// \registers|r[11][2]~feeder_combout  = ( \phoneCntl|mux_out[2]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[2]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[11][2]~feeder .extended_lut = "off";
defparam \registers|r[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N42
cyclonev_lcell_comb \registers|r[11][10]~12 (
// Equation(s):
// \registers|r[11][10]~12_combout  = ( \Instr_Reg|instruction [11] & ( \Instr_Reg|instruction [9] & ( ((!\Instr_Reg|instruction [10] & (!\state_machine|WideOr0~0_combout  & \Instr_Reg|instruction [8]))) # (\rst~input_o ) ) ) ) # ( !\Instr_Reg|instruction 
// [11] & ( \Instr_Reg|instruction [9] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [9] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [9] & ( \rst~input_o  ) ) )

	.dataa(!\Instr_Reg|instruction [10]),
	.datab(!\rst~input_o ),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\Instr_Reg|instruction [8]),
	.datae(!\Instr_Reg|instruction [11]),
	.dataf(!\Instr_Reg|instruction [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[11][10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[11][10]~12 .extended_lut = "off";
defparam \registers|r[11][10]~12 .lut_mask = 64'h33333333333333B3;
defparam \registers|r[11][10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N2
dffeas \registers|r[11][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][2] .is_wysiwyg = "true";
defparam \registers|r[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N30
cyclonev_lcell_comb \registers|r[10][2]~feeder (
// Equation(s):
// \registers|r[10][2]~feeder_combout  = ( \phoneCntl|mux_out[2]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[2]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[10][2]~feeder .extended_lut = "off";
defparam \registers|r[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N32
dffeas \registers|r[10][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][2] .is_wysiwyg = "true";
defparam \registers|r[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N42
cyclonev_lcell_comb \registers|r[8][2]~feeder (
// Equation(s):
// \registers|r[8][2]~feeder_combout  = ( \phoneCntl|mux_out[2]~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[2]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][2]~feeder .extended_lut = "off";
defparam \registers|r[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N44
dffeas \registers|r[8][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][2] .is_wysiwyg = "true";
defparam \registers|r[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N15
cyclonev_lcell_comb \state_machine|Decoder0~3 (
// Equation(s):
// \state_machine|Decoder0~3_combout  = ( \Instr_Reg|instruction [11] & ( !\Instr_Reg|instruction [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|instruction [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|instruction [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Decoder0~3 .extended_lut = "off";
defparam \state_machine|Decoder0~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \state_machine|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N48
cyclonev_lcell_comb \registers|r[9][14]~10 (
// Equation(s):
// \registers|r[9][14]~10_combout  = ( \state_machine|state_counter.1000~q  & ( \state_machine|state_counter.0010~q  & ( ((\state_machine|Decoder0~3_combout  & \state_machine|Mux0~0_combout )) # (\rst~input_o ) ) ) ) # ( !\state_machine|state_counter.1000~q  
// & ( \state_machine|state_counter.0010~q  & ( ((\state_machine|Decoder0~3_combout  & \state_machine|Mux0~0_combout )) # (\rst~input_o ) ) ) ) # ( \state_machine|state_counter.1000~q  & ( !\state_machine|state_counter.0010~q  & ( 
// ((\state_machine|Decoder0~3_combout  & \state_machine|Mux0~0_combout )) # (\rst~input_o ) ) ) ) # ( !\state_machine|state_counter.1000~q  & ( !\state_machine|state_counter.0010~q  & ( ((\state_machine|state_counter.0101~q  & 
// (\state_machine|Decoder0~3_combout  & \state_machine|Mux0~0_combout ))) # (\rst~input_o ) ) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(!\state_machine|Decoder0~3_combout ),
	.datac(!\state_machine|Mux0~0_combout ),
	.datad(!\rst~input_o ),
	.datae(!\state_machine|state_counter.1000~q ),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][14]~10 .extended_lut = "off";
defparam \registers|r[9][14]~10 .lut_mask = 64'h01FF03FF03FF03FF;
defparam \registers|r[9][14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N7
dffeas \registers|r[9][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][2] .is_wysiwyg = "true";
defparam \registers|r[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N51
cyclonev_lcell_comb \muxDst|Mux13~2 (
// Equation(s):
// \muxDst|Mux13~2_combout  = ( \Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[11][2]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[10][2]~q  ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] 
// & ( \registers|r[9][2]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & ( \registers|r[8][2]~q  ) ) )

	.dataa(!\registers|r[11][2]~q ),
	.datab(!\registers|r[10][2]~q ),
	.datac(!\registers|r[8][2]~q ),
	.datad(!\registers|r[9][2]~q ),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~2 .extended_lut = "off";
defparam \muxDst|Mux13~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \muxDst|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N0
cyclonev_lcell_comb \muxDst|Mux13~4 (
// Equation(s):
// \muxDst|Mux13~4_combout  = ( \muxDst|Mux13~1_combout  & ( \muxDst|Mux13~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux13~0_combout )) # (\Instr_Reg|RdstOut [2]))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2]) # ((\muxDst|Mux13~3_combout 
// )))) ) ) ) # ( !\muxDst|Mux13~1_combout  & ( \muxDst|Mux13~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux13~0_combout ))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2]) # ((\muxDst|Mux13~3_combout )))) ) ) ) # ( 
// \muxDst|Mux13~1_combout  & ( !\muxDst|Mux13~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux13~0_combout )) # (\Instr_Reg|RdstOut [2]))) # (\Instr_Reg|RdstOut [3] & (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux13~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux13~1_combout  & ( !\muxDst|Mux13~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux13~0_combout ))) # (\Instr_Reg|RdstOut [3] & (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux13~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux13~0_combout ),
	.datad(!\muxDst|Mux13~3_combout ),
	.datae(!\muxDst|Mux13~1_combout ),
	.dataf(!\muxDst|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux13~4 .extended_lut = "off";
defparam \muxDst|Mux13~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \muxDst|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N18
cyclonev_lcell_comb \immMux|mux_out[2]~4 (
// Equation(s):
// \immMux|mux_out[2]~4_combout  = ( \state_machine|always1~0_combout  & ( (!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [2])) ) ) # ( !\state_machine|always1~0_combout  & 
// ( \muxDst|Mux13~4_combout  ) )

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [2]),
	.datac(!\muxDst|Mux13~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[2]~4 .extended_lut = "off";
defparam \immMux|mux_out[2]~4 .lut_mask = 64'h0F0F0F0F1B1B1B1B;
defparam \immMux|mux_out[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N42
cyclonev_lcell_comb \Instr_Reg|ImmOut[0]~feeder (
// Equation(s):
// \Instr_Reg|ImmOut[0]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|ImmOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|ImmOut[0]~feeder .extended_lut = "off";
defparam \Instr_Reg|ImmOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|ImmOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N44
dffeas \Instr_Reg|ImmOut[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|ImmOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[0] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y25_N53
dffeas \registers|r[11][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][0] .is_wysiwyg = "true";
defparam \registers|r[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N44
dffeas \registers|r[10][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][0] .is_wysiwyg = "true";
defparam \registers|r[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N15
cyclonev_lcell_comb \registers|r[8][0]~feeder (
// Equation(s):
// \registers|r[8][0]~feeder_combout  = ( \phoneCntl|mux_out[0]~134_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[0]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][0]~feeder .extended_lut = "off";
defparam \registers|r[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N17
dffeas \registers|r[8][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][0] .is_wysiwyg = "true";
defparam \registers|r[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N48
cyclonev_lcell_comb \registers|r[9][0]~feeder (
// Equation(s):
// \registers|r[9][0]~feeder_combout  = ( \phoneCntl|mux_out[0]~134_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[0]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][0]~feeder .extended_lut = "off";
defparam \registers|r[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N50
dffeas \registers|r[9][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][0] .is_wysiwyg = "true";
defparam \registers|r[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N57
cyclonev_lcell_comb \muxDst|Mux15~2 (
// Equation(s):
// \muxDst|Mux15~2_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[11][0]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[9][0]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & 
// ( \registers|r[10][0]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[8][0]~q  ) ) )

	.dataa(!\registers|r[11][0]~q ),
	.datab(!\registers|r[10][0]~q ),
	.datac(!\registers|r[8][0]~q ),
	.datad(!\registers|r[9][0]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~2 .extended_lut = "off";
defparam \muxDst|Mux15~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \muxDst|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N26
dffeas \registers|r[0][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][0] .is_wysiwyg = "true";
defparam \registers|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N27
cyclonev_lcell_comb \registers|r[2][0]~feeder (
// Equation(s):
// \registers|r[2][0]~feeder_combout  = ( \phoneCntl|mux_out[0]~134_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[0]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][0]~feeder .extended_lut = "off";
defparam \registers|r[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N29
dffeas \registers|r[2][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][0] .is_wysiwyg = "true";
defparam \registers|r[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N41
dffeas \registers|r[3][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][0] .is_wysiwyg = "true";
defparam \registers|r[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N9
cyclonev_lcell_comb \muxDst|Mux15~0 (
// Equation(s):
// \muxDst|Mux15~0_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[3][0]~q  & ( (\Instr_Reg|RdstOut [0]) # (\registers|r[2][0]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[3][0]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[0][0]~q )) # 
// (\Instr_Reg|RdstOut [0] & ((\registers|r[1][0]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[3][0]~q  & ( (\registers|r[2][0]~q  & !\Instr_Reg|RdstOut [0]) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\registers|r[3][0]~q  & ( (!\Instr_Reg|RdstOut 
// [0] & (\registers|r[0][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[1][0]~q ))) ) ) )

	.dataa(!\registers|r[0][0]~q ),
	.datab(!\registers|r[1][0]~q ),
	.datac(!\registers|r[2][0]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~0 .extended_lut = "off";
defparam \muxDst|Mux15~0 .lut_mask = 64'h55330F0055330FFF;
defparam \muxDst|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N35
dffeas \registers|r[5][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][0] .is_wysiwyg = "true";
defparam \registers|r[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N23
dffeas \registers|r[4][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][0] .is_wysiwyg = "true";
defparam \registers|r[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y22_N50
dffeas \registers|r[7][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][0] .is_wysiwyg = "true";
defparam \registers|r[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N20
dffeas \registers|r[6][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][0] .is_wysiwyg = "true";
defparam \registers|r[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N21
cyclonev_lcell_comb \muxDst|Mux15~1 (
// Equation(s):
// \muxDst|Mux15~1_combout  = ( \registers|r[7][0]~q  & ( \registers|r[6][0]~q  & ( ((!\Instr_Reg|RdstOut [0] & ((\registers|r[4][0]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][0]~q ))) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[7][0]~q  & ( 
// \registers|r[6][0]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[4][0]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][0]~q )))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])))) ) ) ) # ( \registers|r[7][0]~q  & 
// ( !\registers|r[6][0]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[4][0]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][0]~q )))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])))) ) ) ) # ( !\registers|r[7][0]~q 
//  & ( !\registers|r[6][0]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[4][0]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[5][0]~q )))) ) ) )

	.dataa(!\registers|r[5][0]~q ),
	.datab(!\registers|r[4][0]~q ),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[7][0]~q ),
	.dataf(!\registers|r[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~1 .extended_lut = "off";
defparam \muxDst|Mux15~1 .lut_mask = 64'h3050305F3F503F5F;
defparam \muxDst|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N23
dffeas \registers|r[14][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][0] .is_wysiwyg = "true";
defparam \registers|r[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N9
cyclonev_lcell_comb \registers|r[12][0]~feeder (
// Equation(s):
// \registers|r[12][0]~feeder_combout  = ( \phoneCntl|mux_out[0]~134_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[0]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][0]~feeder .extended_lut = "off";
defparam \registers|r[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N10
dffeas \registers|r[12][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][0] .is_wysiwyg = "true";
defparam \registers|r[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N0
cyclonev_lcell_comb \registers|r[13][0]~feeder (
// Equation(s):
// \registers|r[13][0]~feeder_combout  = ( \phoneCntl|mux_out[0]~134_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[0]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][0]~feeder .extended_lut = "off";
defparam \registers|r[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N36
cyclonev_lcell_comb \state_machine|Decoder0~0 (
// Equation(s):
// \state_machine|Decoder0~0_combout  = ( \Instr_Reg|instruction [10] & ( \Instr_Reg|instruction [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr_Reg|instruction [10]),
	.dataf(!\Instr_Reg|instruction [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Decoder0~0 .extended_lut = "off";
defparam \state_machine|Decoder0~0 .lut_mask = 64'h000000000000FFFF;
defparam \state_machine|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N0
cyclonev_lcell_comb \registers|r[13][9]~0 (
// Equation(s):
// \registers|r[13][9]~0_combout  = ( \state_machine|Decoder0~0_combout  & ( \state_machine|Mux0~0_combout  & ( (((\rst~input_o ) # (\state_machine|state_counter.0101~q )) # (\state_machine|state_counter.0010~q )) # (\state_machine|state_counter.1000~q ) ) ) 
// ) # ( !\state_machine|Decoder0~0_combout  & ( \state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) ) # ( \state_machine|Decoder0~0_combout  & ( !\state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) ) # ( !\state_machine|Decoder0~0_combout  & ( 
// !\state_machine|Mux0~0_combout  & ( \rst~input_o  ) ) )

	.dataa(!\state_machine|state_counter.1000~q ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|state_counter.0101~q ),
	.datad(!\rst~input_o ),
	.datae(!\state_machine|Decoder0~0_combout ),
	.dataf(!\state_machine|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][9]~0 .extended_lut = "off";
defparam \registers|r[13][9]~0 .lut_mask = 64'h00FF00FF00FF7FFF;
defparam \registers|r[13][9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N2
dffeas \registers|r[13][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][0] .is_wysiwyg = "true";
defparam \registers|r[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y22_N11
dffeas \registers|r[15][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][0] .is_wysiwyg = "true";
defparam \registers|r[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N15
cyclonev_lcell_comb \muxDst|Mux15~3 (
// Equation(s):
// \muxDst|Mux15~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[15][0]~q  & ( (\Instr_Reg|RdstOut [0]) # (\registers|r[14][0]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[15][0]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[12][0]~q )) # 
// (\Instr_Reg|RdstOut [0] & ((\registers|r[13][0]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[15][0]~q  & ( (\registers|r[14][0]~q  & !\Instr_Reg|RdstOut [0]) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\registers|r[15][0]~q  & ( 
// (!\Instr_Reg|RdstOut [0] & (\registers|r[12][0]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[13][0]~q ))) ) ) )

	.dataa(!\registers|r[14][0]~q ),
	.datab(!\registers|r[12][0]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[13][0]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~3 .extended_lut = "off";
defparam \muxDst|Mux15~3 .lut_mask = 64'h303F5050303F5F5F;
defparam \muxDst|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N0
cyclonev_lcell_comb \muxDst|Mux15~4 (
// Equation(s):
// \muxDst|Mux15~4_combout  = ( \muxDst|Mux15~1_combout  & ( \muxDst|Mux15~3_combout  & ( ((!\Instr_Reg|RdstOut [3] & ((\muxDst|Mux15~0_combout ))) # (\Instr_Reg|RdstOut [3] & (\muxDst|Mux15~2_combout ))) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( 
// !\muxDst|Mux15~1_combout  & ( \muxDst|Mux15~3_combout  & ( (!\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2] & \muxDst|Mux15~0_combout )))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])) # (\muxDst|Mux15~2_combout ))) ) ) ) # ( 
// \muxDst|Mux15~1_combout  & ( !\muxDst|Mux15~3_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux15~0_combout ) # (\Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & (\muxDst|Mux15~2_combout  & (!\Instr_Reg|RdstOut [2]))) ) ) ) # ( 
// !\muxDst|Mux15~1_combout  & ( !\muxDst|Mux15~3_combout  & ( (!\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\muxDst|Mux15~0_combout ))) # (\Instr_Reg|RdstOut [3] & (\muxDst|Mux15~2_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\muxDst|Mux15~2_combout ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\muxDst|Mux15~0_combout ),
	.datae(!\muxDst|Mux15~1_combout ),
	.dataf(!\muxDst|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux15~4 .extended_lut = "off";
defparam \muxDst|Mux15~4 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \muxDst|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N0
cyclonev_lcell_comb \logicBox|Add6~66 (
// Equation(s):
// \logicBox|Add6~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\logicBox|Add6~66_cout ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~66 .extended_lut = "off";
defparam \logicBox|Add6~66 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Add6~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N3
cyclonev_lcell_comb \logicBox|Add6~49 (
// Equation(s):
// \logicBox|Add6~49_sumout  = SUM(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( \logicBox|Add6~66_cout  ))
// \logicBox|Add6~50  = CARRY(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( \logicBox|Add6~66_cout  ))

	.dataa(!\Instr_Reg|ImmOut [0]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~49_sumout ),
	.cout(\logicBox|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~49 .extended_lut = "off";
defparam \logicBox|Add6~49 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N6
cyclonev_lcell_comb \logicBox|Add6~53 (
// Equation(s):
// \logicBox|Add6~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux14~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add6~50  ))
// \logicBox|Add6~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux14~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add6~50  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~53_sumout ),
	.cout(\logicBox|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~53 .extended_lut = "off";
defparam \logicBox|Add6~53 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N9
cyclonev_lcell_comb \logicBox|Add6~57 (
// Equation(s):
// \logicBox|Add6~57_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q 
//  & (!\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add6~54  ))
// \logicBox|Add6~58  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add6~54  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~57_sumout ),
	.cout(\logicBox|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~57 .extended_lut = "off";
defparam \logicBox|Add6~57 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N0
cyclonev_lcell_comb \logicBox|Add3~49 (
// Equation(s):
// \logicBox|Add3~49_sumout  = SUM(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add3~50  = CARRY(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~49_sumout ),
	.cout(\logicBox|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~49 .extended_lut = "off";
defparam \logicBox|Add3~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N3
cyclonev_lcell_comb \logicBox|Add3~53 (
// Equation(s):
// \logicBox|Add3~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add3~50  ))
// \logicBox|Add3~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add3~50  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~53_sumout ),
	.cout(\logicBox|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~53 .extended_lut = "off";
defparam \logicBox|Add3~53 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N6
cyclonev_lcell_comb \logicBox|Add3~57 (
// Equation(s):
// \logicBox|Add3~57_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add3~54  ))
// \logicBox|Add3~58  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add3~54  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~57_sumout ),
	.cout(\logicBox|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~57 .extended_lut = "off";
defparam \logicBox|Add3~57 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N30
cyclonev_lcell_comb \logicBox|Selector13~3 (
// Equation(s):
// \logicBox|Selector13~3_combout  = ( \logicBox|Add6~57_sumout  & ( \logicBox|Add3~57_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux13~4_combout  & \immMux|mux_out[2]~4_combout )) # (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & 
// (((!\Instr_Reg|Opcode [6]) # (\immMux|mux_out[2]~4_combout )))) ) ) ) # ( !\logicBox|Add6~57_sumout  & ( \logicBox|Add3~57_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux13~4_combout  & \immMux|mux_out[2]~4_combout )) # (\Instr_Reg|Opcode [6]))) # 
// (\Instr_Reg|Opcode [7] & (((\immMux|mux_out[2]~4_combout  & \Instr_Reg|Opcode [6])))) ) ) ) # ( \logicBox|Add6~57_sumout  & ( !\logicBox|Add3~57_sumout  & ( (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux13~4_combout  & (\immMux|mux_out[2]~4_combout  & 
// !\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & (((!\Instr_Reg|Opcode [6]) # (\immMux|mux_out[2]~4_combout )))) ) ) ) # ( !\logicBox|Add6~57_sumout  & ( !\logicBox|Add3~57_sumout  & ( (\immMux|mux_out[2]~4_combout  & ((!\Instr_Reg|Opcode [7] & 
// (\muxSrc|Mux13~4_combout  & !\Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & ((\Instr_Reg|Opcode [6]))))) ) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add6~57_sumout ),
	.dataf(!\logicBox|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~3 .extended_lut = "off";
defparam \logicBox|Selector13~3 .lut_mask = 64'h0403370304CF37CF;
defparam \logicBox|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N0
cyclonev_lcell_comb \logicBox|Add4~49 (
// Equation(s):
// \logicBox|Add4~49_sumout  = SUM(( \logicBox|Add3~49_sumout  ) + ( \logicBox|Selector16~1_combout  ) + ( !VCC ))
// \logicBox|Add4~50  = CARRY(( \logicBox|Add3~49_sumout  ) + ( \logicBox|Selector16~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Selector16~1_combout ),
	.datad(!\logicBox|Add3~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~49_sumout ),
	.cout(\logicBox|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~49 .extended_lut = "off";
defparam \logicBox|Add4~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \logicBox|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N3
cyclonev_lcell_comb \logicBox|Add4~53 (
// Equation(s):
// \logicBox|Add4~53_sumout  = SUM(( \logicBox|Add3~53_sumout  ) + ( GND ) + ( \logicBox|Add4~50  ))
// \logicBox|Add4~54  = CARRY(( \logicBox|Add3~53_sumout  ) + ( GND ) + ( \logicBox|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~53_sumout ),
	.cout(\logicBox|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~53 .extended_lut = "off";
defparam \logicBox|Add4~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N6
cyclonev_lcell_comb \logicBox|Add4~57 (
// Equation(s):
// \logicBox|Add4~57_sumout  = SUM(( \logicBox|Add3~57_sumout  ) + ( GND ) + ( \logicBox|Add4~54  ))
// \logicBox|Add4~58  = CARRY(( \logicBox|Add3~57_sumout  ) + ( GND ) + ( \logicBox|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~57_sumout ),
	.cout(\logicBox|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~57 .extended_lut = "off";
defparam \logicBox|Add4~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N12
cyclonev_lcell_comb \logicBox|Selector13~4 (
// Equation(s):
// \logicBox|Selector13~4_combout  = ( \logicBox|Add4~57_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[2]~4_combout  $ (!\muxSrc|Mux13~4_combout )) # (\Instr_Reg|Opcode [6]))) ) ) # ( !\logicBox|Add4~57_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// (!\Instr_Reg|Opcode [6] & (!\immMux|mux_out[2]~4_combout  $ (!\muxSrc|Mux13~4_combout )))) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add4~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~4 .extended_lut = "off";
defparam \logicBox|Selector13~4 .lut_mask = 64'h4800480048CC48CC;
defparam \logicBox|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N0
cyclonev_lcell_comb \logicBox|Add0~49 (
// Equation(s):
// \logicBox|Add0~49_sumout  = SUM(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add0~50  = CARRY(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~49_sumout ),
	.cout(\logicBox|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~49 .extended_lut = "off";
defparam \logicBox|Add0~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N3
cyclonev_lcell_comb \logicBox|Add0~53 (
// Equation(s):
// \logicBox|Add0~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux14~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add0~50  ))
// \logicBox|Add0~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux14~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add0~50  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~53_sumout ),
	.cout(\logicBox|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~53 .extended_lut = "off";
defparam \logicBox|Add0~53 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N6
cyclonev_lcell_comb \logicBox|Add0~57 (
// Equation(s):
// \logicBox|Add0~57_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|always1~0_combout  
// & (\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add0~54  ))
// \logicBox|Add0~58  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add0~54  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~57_sumout ),
	.cout(\logicBox|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~57 .extended_lut = "off";
defparam \logicBox|Add0~57 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N0
cyclonev_lcell_comb \logicBox|Add9~49 (
// Equation(s):
// \logicBox|Add9~49_sumout  = SUM(( \logicBox|Selector16~1_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add9~50  = CARRY(( \logicBox|Selector16~1_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\logicBox|Selector16~1_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~49_sumout ),
	.cout(\logicBox|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~49 .extended_lut = "off";
defparam \logicBox|Add9~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N3
cyclonev_lcell_comb \logicBox|Add9~53 (
// Equation(s):
// \logicBox|Add9~53_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [1])))) ) + ( GND ) + ( \logicBox|Add9~50  ))
// \logicBox|Add9~54  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [1])))) ) + ( GND ) + ( \logicBox|Add9~50  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxDst|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~53_sumout ),
	.cout(\logicBox|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~53 .extended_lut = "off";
defparam \logicBox|Add9~53 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N6
cyclonev_lcell_comb \logicBox|Add9~57 (
// Equation(s):
// \logicBox|Add9~57_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [2])))) ) + ( GND ) + ( \logicBox|Add9~54  ))
// \logicBox|Add9~58  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( GND ) + ( \logicBox|Add9~54  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~57_sumout ),
	.cout(\logicBox|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~57 .extended_lut = "off";
defparam \logicBox|Add9~57 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N0
cyclonev_lcell_comb \logicBox|Add10~49 (
// Equation(s):
// \logicBox|Add10~49_sumout  = SUM(( !\logicBox|Add9~49_sumout  $ (!\muxSrc|Mux15~4_combout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add10~50  = CARRY(( !\logicBox|Add9~49_sumout  $ (!\muxSrc|Mux15~4_combout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add10~51  = SHARE((!\logicBox|Add9~49_sumout ) # (\muxSrc|Mux15~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~49_sumout ),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add10~49_sumout ),
	.cout(\logicBox|Add10~50 ),
	.shareout(\logicBox|Add10~51 ));
// synopsys translate_off
defparam \logicBox|Add10~49 .extended_lut = "off";
defparam \logicBox|Add10~49 .lut_mask = 64'h0000F0FF00000FF0;
defparam \logicBox|Add10~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N3
cyclonev_lcell_comb \logicBox|Add10~53 (
// Equation(s):
// \logicBox|Add10~53_sumout  = SUM(( !\logicBox|Add9~53_sumout  $ (\muxSrc|Mux14~4_combout ) ) + ( \logicBox|Add10~51  ) + ( \logicBox|Add10~50  ))
// \logicBox|Add10~54  = CARRY(( !\logicBox|Add9~53_sumout  $ (\muxSrc|Mux14~4_combout ) ) + ( \logicBox|Add10~51  ) + ( \logicBox|Add10~50  ))
// \logicBox|Add10~55  = SHARE((!\logicBox|Add9~53_sumout  & \muxSrc|Mux14~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~53_sumout ),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~50 ),
	.sharein(\logicBox|Add10~51 ),
	.combout(),
	.sumout(\logicBox|Add10~53_sumout ),
	.cout(\logicBox|Add10~54 ),
	.shareout(\logicBox|Add10~55 ));
// synopsys translate_off
defparam \logicBox|Add10~53 .extended_lut = "off";
defparam \logicBox|Add10~53 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N6
cyclonev_lcell_comb \logicBox|Add10~57 (
// Equation(s):
// \logicBox|Add10~57_sumout  = SUM(( !\muxSrc|Mux13~4_combout  $ (\logicBox|Add9~57_sumout ) ) + ( \logicBox|Add10~55  ) + ( \logicBox|Add10~54  ))
// \logicBox|Add10~58  = CARRY(( !\muxSrc|Mux13~4_combout  $ (\logicBox|Add9~57_sumout ) ) + ( \logicBox|Add10~55  ) + ( \logicBox|Add10~54  ))
// \logicBox|Add10~59  = SHARE((\muxSrc|Mux13~4_combout  & !\logicBox|Add9~57_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\logicBox|Add9~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~54 ),
	.sharein(\logicBox|Add10~55 ),
	.combout(),
	.sumout(\logicBox|Add10~57_sumout ),
	.cout(\logicBox|Add10~58 ),
	.shareout(\logicBox|Add10~59 ));
// synopsys translate_off
defparam \logicBox|Add10~57 .extended_lut = "off";
defparam \logicBox|Add10~57 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N0
cyclonev_lcell_comb \logicBox|Selector13~2 (
// Equation(s):
// \logicBox|Selector13~2_combout  = ( \Instr_Reg|Opcode [6] & ( \logicBox|Add10~57_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\logicBox|Add0~57_sumout )) # (\Instr_Reg|Opcode [7] & ((!\muxSrc|Mux13~4_combout ))) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( 
// \logicBox|Add10~57_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\immMux|mux_out[2]~4_combout  & !\muxSrc|Mux13~4_combout )) ) ) ) # ( \Instr_Reg|Opcode [6] & ( !\logicBox|Add10~57_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\logicBox|Add0~57_sumout )) # 
// (\Instr_Reg|Opcode [7] & ((!\muxSrc|Mux13~4_combout ))) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( !\logicBox|Add10~57_sumout  & ( ((!\immMux|mux_out[2]~4_combout  & !\muxSrc|Mux13~4_combout )) # (\Instr_Reg|Opcode [7]) ) ) )

	.dataa(!\logicBox|Add0~57_sumout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add10~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~2 .extended_lut = "off";
defparam \logicBox|Selector13~2 .lut_mask = 64'hF333BB88C000BB88;
defparam \logicBox|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N48
cyclonev_lcell_comb \immMux|mux_out[0]~1 (
// Equation(s):
// \immMux|mux_out[0]~1_combout  = ( \Instr_Reg|ImmOut [0] & ( \state_machine|state_counter.0010~q  & ( (\muxDst|Mux15~4_combout ) # (\state_machine|always1~0_combout ) ) ) ) # ( !\Instr_Reg|ImmOut [0] & ( \state_machine|state_counter.0010~q  & ( 
// (!\state_machine|always1~0_combout  & \muxDst|Mux15~4_combout ) ) ) ) # ( \Instr_Reg|ImmOut [0] & ( !\state_machine|state_counter.0010~q  & ( \muxDst|Mux15~4_combout  ) ) ) # ( !\Instr_Reg|ImmOut [0] & ( !\state_machine|state_counter.0010~q  & ( 
// \muxDst|Mux15~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [0]),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[0]~1 .extended_lut = "off";
defparam \immMux|mux_out[0]~1 .lut_mask = 64'h0F0F0F0F0C0C3F3F;
defparam \immMux|mux_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N12
cyclonev_lcell_comb \logicBox|ShiftLeft0~16 (
// Equation(s):
// \logicBox|ShiftLeft0~16_combout  = ( \muxSrc|Mux13~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (\muxSrc|Mux15~4_combout  & !\immMux|mux_out[0]~1_combout ) ) ) ) # ( !\muxSrc|Mux13~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( 
// (\muxSrc|Mux15~4_combout  & !\immMux|mux_out[0]~1_combout ) ) ) ) # ( \muxSrc|Mux13~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux14~4_combout ) ) ) ) # ( !\muxSrc|Mux13~4_combout  & ( 
// !\immMux|mux_out[1]~2_combout  & ( (\muxSrc|Mux14~4_combout  & \immMux|mux_out[0]~1_combout ) ) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(!\muxSrc|Mux13~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~16 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~16 .lut_mask = 64'h000FFF0F55005500;
defparam \logicBox|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N4
dffeas \registers|r[12][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][15] .is_wysiwyg = "true";
defparam \registers|r[12][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N15
cyclonev_lcell_comb \registers|r[8][15]~feeder (
// Equation(s):
// \registers|r[8][15]~feeder_combout  = ( \phoneCntl|mux_out[15]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][15]~feeder .extended_lut = "off";
defparam \registers|r[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N17
dffeas \registers|r[8][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][15] .is_wysiwyg = "true";
defparam \registers|r[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N47
dffeas \registers|r[4][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][15] .is_wysiwyg = "true";
defparam \registers|r[4][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N51
cyclonev_lcell_comb \muxSrc|Mux0~0 (
// Equation(s):
// \muxSrc|Mux0~0_combout  = ( \registers|r[4][15]~q  & ( \Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[8][15]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[12][15]~q )) ) ) ) # ( !\registers|r[4][15]~q  & ( \Instr_Reg|RsrcOut [3] & 
// ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[8][15]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[12][15]~q )) ) ) ) # ( \registers|r[4][15]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (\Instr_Reg|RsrcOut [2]) # (\registers|r[0][15]~q ) ) ) ) # ( 
// !\registers|r[4][15]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (\registers|r[0][15]~q  & !\Instr_Reg|RsrcOut [2]) ) ) )

	.dataa(!\registers|r[0][15]~q ),
	.datab(!\registers|r[12][15]~q ),
	.datac(!\registers|r[8][15]~q ),
	.datad(!\Instr_Reg|RsrcOut [2]),
	.datae(!\registers|r[4][15]~q ),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~0 .extended_lut = "off";
defparam \muxSrc|Mux0~0 .lut_mask = 64'h550055FF0F330F33;
defparam \muxSrc|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N56
dffeas \registers|r[11][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][15] .is_wysiwyg = "true";
defparam \registers|r[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N26
dffeas \registers|r[7][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][15] .is_wysiwyg = "true";
defparam \registers|r[7][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N6
cyclonev_lcell_comb \registers|r[3][15]~feeder (
// Equation(s):
// \registers|r[3][15]~feeder_combout  = ( \phoneCntl|mux_out[15]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][15]~feeder .extended_lut = "off";
defparam \registers|r[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N7
dffeas \registers|r[3][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][15] .is_wysiwyg = "true";
defparam \registers|r[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \registers|r[15][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][15] .is_wysiwyg = "true";
defparam \registers|r[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N27
cyclonev_lcell_comb \muxSrc|Mux0~3 (
// Equation(s):
// \muxSrc|Mux0~3_combout  = ( \registers|r[3][15]~q  & ( \registers|r[15][15]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3])) # (\registers|r[11][15]~q ))) # (\Instr_Reg|RsrcOut [2] & (((\registers|r[7][15]~q ) # (\Instr_Reg|RsrcOut [3])))) ) 
// ) ) # ( !\registers|r[3][15]~q  & ( \registers|r[15][15]~q  & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[11][15]~q  & (\Instr_Reg|RsrcOut [3]))) # (\Instr_Reg|RsrcOut [2] & (((\registers|r[7][15]~q ) # (\Instr_Reg|RsrcOut [3])))) ) ) ) # ( 
// \registers|r[3][15]~q  & ( !\registers|r[15][15]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3])) # (\registers|r[11][15]~q ))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3] & \registers|r[7][15]~q )))) ) ) ) # ( 
// !\registers|r[3][15]~q  & ( !\registers|r[15][15]~q  & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[11][15]~q  & (\Instr_Reg|RsrcOut [3]))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3] & \registers|r[7][15]~q )))) ) ) )

	.dataa(!\registers|r[11][15]~q ),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\registers|r[7][15]~q ),
	.datae(!\registers|r[3][15]~q ),
	.dataf(!\registers|r[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~3 .extended_lut = "off";
defparam \muxSrc|Mux0~3 .lut_mask = 64'h0434C4F40737C7F7;
defparam \muxSrc|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N18
cyclonev_lcell_comb \registers|r[9][15]~feeder (
// Equation(s):
// \registers|r[9][15]~feeder_combout  = ( \phoneCntl|mux_out[15]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][15]~feeder .extended_lut = "off";
defparam \registers|r[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N20
dffeas \registers|r[9][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][15] .is_wysiwyg = "true";
defparam \registers|r[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N9
cyclonev_lcell_comb \registers|r[5][15]~feeder (
// Equation(s):
// \registers|r[5][15]~feeder_combout  = ( \phoneCntl|mux_out[15]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[5][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[5][15]~feeder .extended_lut = "off";
defparam \registers|r[5][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[5][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N11
dffeas \registers|r[5][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][15] .is_wysiwyg = "true";
defparam \registers|r[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N17
dffeas \registers|r[1][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][15] .is_wysiwyg = "true";
defparam \registers|r[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N50
dffeas \registers|r[13][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][15] .is_wysiwyg = "true";
defparam \registers|r[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N57
cyclonev_lcell_comb \muxSrc|Mux0~1 (
// Equation(s):
// \muxSrc|Mux0~1_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[13][15]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[5][15]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] 
// & ( \registers|r[9][15]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[1][15]~q  ) ) )

	.dataa(!\registers|r[9][15]~q ),
	.datab(!\registers|r[5][15]~q ),
	.datac(!\registers|r[1][15]~q ),
	.datad(!\registers|r[13][15]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~1 .extended_lut = "off";
defparam \muxSrc|Mux0~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxSrc|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N24
cyclonev_lcell_comb \registers|r[10][15]~feeder (
// Equation(s):
// \registers|r[10][15]~feeder_combout  = ( \phoneCntl|mux_out[15]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[15]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[10][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[10][15]~feeder .extended_lut = "off";
defparam \registers|r[10][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[10][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N26
dffeas \registers|r[10][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][15] .is_wysiwyg = "true";
defparam \registers|r[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y22_N10
dffeas \registers|r[2][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][15] .is_wysiwyg = "true";
defparam \registers|r[2][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N30
cyclonev_lcell_comb \registers|r[6][15]~feeder (
// Equation(s):
// \registers|r[6][15]~feeder_combout  = \phoneCntl|mux_out[15]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[15]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][15]~feeder .extended_lut = "off";
defparam \registers|r[6][15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers|r[6][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N31
dffeas \registers|r[6][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][15] .is_wysiwyg = "true";
defparam \registers|r[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N11
dffeas \registers|r[14][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][15] .is_wysiwyg = "true";
defparam \registers|r[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N51
cyclonev_lcell_comb \muxSrc|Mux0~2 (
// Equation(s):
// \muxSrc|Mux0~2_combout  = ( \Instr_Reg|RsrcOut [2] & ( \registers|r[14][15]~q  & ( (\registers|r[6][15]~q ) # (\Instr_Reg|RsrcOut [3]) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[14][15]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[2][15]~q ))) 
// # (\Instr_Reg|RsrcOut [3] & (\registers|r[10][15]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\registers|r[14][15]~q  & ( (!\Instr_Reg|RsrcOut [3] & \registers|r[6][15]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\registers|r[14][15]~q  & ( 
// (!\Instr_Reg|RsrcOut [3] & ((\registers|r[2][15]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[10][15]~q )) ) ) )

	.dataa(!\registers|r[10][15]~q ),
	.datab(!\registers|r[2][15]~q ),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\registers|r[6][15]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\registers|r[14][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~2 .extended_lut = "off";
defparam \muxSrc|Mux0~2 .lut_mask = 64'h353500F035350FFF;
defparam \muxSrc|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N42
cyclonev_lcell_comb \muxSrc|Mux0~4 (
// Equation(s):
// \muxSrc|Mux0~4_combout  = ( \Instr_Reg|RsrcOut [0] & ( \muxSrc|Mux0~2_combout  & ( (!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux0~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux0~3_combout )) ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \muxSrc|Mux0~2_combout  
// & ( (\Instr_Reg|RsrcOut [1]) # (\muxSrc|Mux0~0_combout ) ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\muxSrc|Mux0~2_combout  & ( (!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux0~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux0~3_combout )) ) ) ) # ( 
// !\Instr_Reg|RsrcOut [0] & ( !\muxSrc|Mux0~2_combout  & ( (\muxSrc|Mux0~0_combout  & !\Instr_Reg|RsrcOut [1]) ) ) )

	.dataa(!\muxSrc|Mux0~0_combout ),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\muxSrc|Mux0~3_combout ),
	.datad(!\muxSrc|Mux0~1_combout ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\muxSrc|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux0~4 .extended_lut = "off";
defparam \muxSrc|Mux0~4 .lut_mask = 64'h444403CF777703CF;
defparam \muxSrc|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \in_0~input (
	.i(in_0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_0~input_o ));
// synopsys translate_off
defparam \in_0~input .bus_hold = "false";
defparam \in_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N57
cyclonev_lcell_comb \immMux|mux_out[7]~8 (
// Equation(s):
// \immMux|mux_out[7]~8_combout  = ( \muxDst|Mux8~4_combout  & ( (!\state_machine|always1~0_combout ) # ((!\state_machine|state_counter.0010~q ) # (\Instr_Reg|ImmOut [7])) ) ) # ( !\muxDst|Mux8~4_combout  & ( (\state_machine|always1~0_combout  & 
// (\state_machine|state_counter.0010~q  & \Instr_Reg|ImmOut [7])) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(gnd),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[7]~8 .extended_lut = "off";
defparam \immMux|mux_out[7]~8 .lut_mask = 64'h00050005FAFFFAFF;
defparam \immMux|mux_out[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N18
cyclonev_lcell_comb \registers|r[1][7]~feeder (
// Equation(s):
// \registers|r[1][7]~feeder_combout  = ( \phoneCntl|mux_out[7]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[1][7]~feeder .extended_lut = "off";
defparam \registers|r[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y19_N20
dffeas \registers|r[1][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][7] .is_wysiwyg = "true";
defparam \registers|r[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N5
dffeas \registers|r[9][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][7] .is_wysiwyg = "true";
defparam \registers|r[9][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N36
cyclonev_lcell_comb \registers|r[13][7]~feeder (
// Equation(s):
// \registers|r[13][7]~feeder_combout  = ( \phoneCntl|mux_out[7]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][7]~feeder .extended_lut = "off";
defparam \registers|r[13][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y19_N38
dffeas \registers|r[13][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][7] .is_wysiwyg = "true";
defparam \registers|r[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N14
dffeas \registers|r[5][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][7] .is_wysiwyg = "true";
defparam \registers|r[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N3
cyclonev_lcell_comb \muxSrc|Mux8~1 (
// Equation(s):
// \muxSrc|Mux8~1_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[13][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[9][7]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & 
// ( \registers|r[5][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[1][7]~q  ) ) )

	.dataa(!\registers|r[1][7]~q ),
	.datab(!\registers|r[9][7]~q ),
	.datac(!\registers|r[13][7]~q ),
	.datad(!\registers|r[5][7]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~1 .extended_lut = "off";
defparam \muxSrc|Mux8~1 .lut_mask = 64'h555500FF33330F0F;
defparam \muxSrc|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N14
dffeas \registers|r[6][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][7] .is_wysiwyg = "true";
defparam \registers|r[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N44
dffeas \registers|r[10][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][7] .is_wysiwyg = "true";
defparam \registers|r[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N41
dffeas \registers|r[2][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][7] .is_wysiwyg = "true";
defparam \registers|r[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N56
dffeas \registers|r[14][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][7] .is_wysiwyg = "true";
defparam \registers|r[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N24
cyclonev_lcell_comb \muxSrc|Mux8~2 (
// Equation(s):
// \muxSrc|Mux8~2_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[14][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[10][7]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & 
// ( \registers|r[6][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[2][7]~q  ) ) )

	.dataa(!\registers|r[6][7]~q ),
	.datab(!\registers|r[10][7]~q ),
	.datac(!\registers|r[2][7]~q ),
	.datad(!\registers|r[14][7]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~2 .extended_lut = "off";
defparam \muxSrc|Mux8~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxSrc|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y19_N50
dffeas \registers|r[15][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][7] .is_wysiwyg = "true";
defparam \registers|r[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N36
cyclonev_lcell_comb \registers|r[7][7]~feeder (
// Equation(s):
// \registers|r[7][7]~feeder_combout  = ( \phoneCntl|mux_out[7]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[7][7]~feeder .extended_lut = "off";
defparam \registers|r[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y19_N38
dffeas \registers|r[7][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][7] .is_wysiwyg = "true";
defparam \registers|r[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N37
dffeas \registers|r[3][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][7] .is_wysiwyg = "true";
defparam \registers|r[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N2
dffeas \registers|r[11][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][7] .is_wysiwyg = "true";
defparam \registers|r[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N57
cyclonev_lcell_comb \muxSrc|Mux8~3 (
// Equation(s):
// \muxSrc|Mux8~3_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[15][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[11][7]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & 
// ( \registers|r[7][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[3][7]~q  ) ) )

	.dataa(!\registers|r[15][7]~q ),
	.datab(!\registers|r[7][7]~q ),
	.datac(!\registers|r[3][7]~q ),
	.datad(!\registers|r[11][7]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~3 .extended_lut = "off";
defparam \muxSrc|Mux8~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \muxSrc|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N54
cyclonev_lcell_comb \registers|r[0][7]~feeder (
// Equation(s):
// \registers|r[0][7]~feeder_combout  = ( \phoneCntl|mux_out[7]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][7]~feeder .extended_lut = "off";
defparam \registers|r[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N56
dffeas \registers|r[0][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][7] .is_wysiwyg = "true";
defparam \registers|r[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N32
dffeas \registers|r[12][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[7]~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][7] .is_wysiwyg = "true";
defparam \registers|r[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N36
cyclonev_lcell_comb \registers|r[4][7]~feeder (
// Equation(s):
// \registers|r[4][7]~feeder_combout  = ( \phoneCntl|mux_out[7]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[4][7]~feeder .extended_lut = "off";
defparam \registers|r[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N38
dffeas \registers|r[4][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][7] .is_wysiwyg = "true";
defparam \registers|r[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N15
cyclonev_lcell_comb \muxSrc|Mux8~0 (
// Equation(s):
// \muxSrc|Mux8~0_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[12][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[8][7]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & 
// ( \registers|r[4][7]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[0][7]~q  ) ) )

	.dataa(!\registers|r[0][7]~q ),
	.datab(!\registers|r[8][7]~q ),
	.datac(!\registers|r[12][7]~q ),
	.datad(!\registers|r[4][7]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~0 .extended_lut = "off";
defparam \muxSrc|Mux8~0 .lut_mask = 64'h555500FF33330F0F;
defparam \muxSrc|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N12
cyclonev_lcell_comb \muxSrc|Mux8~4 (
// Equation(s):
// \muxSrc|Mux8~4_combout  = ( \muxSrc|Mux8~3_combout  & ( \muxSrc|Mux8~0_combout  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0]) # ((\muxSrc|Mux8~1_combout )))) # (\Instr_Reg|RsrcOut [1] & (((\muxSrc|Mux8~2_combout )) # (\Instr_Reg|RsrcOut [0]))) 
// ) ) ) # ( !\muxSrc|Mux8~3_combout  & ( \muxSrc|Mux8~0_combout  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0]) # ((\muxSrc|Mux8~1_combout )))) # (\Instr_Reg|RsrcOut [1] & (!\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux8~2_combout )))) ) ) ) # ( 
// \muxSrc|Mux8~3_combout  & ( !\muxSrc|Mux8~0_combout  & ( (!\Instr_Reg|RsrcOut [1] & (\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux8~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (((\muxSrc|Mux8~2_combout )) # (\Instr_Reg|RsrcOut [0]))) ) ) ) # ( 
// !\muxSrc|Mux8~3_combout  & ( !\muxSrc|Mux8~0_combout  & ( (!\Instr_Reg|RsrcOut [1] & (\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux8~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (!\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux8~2_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\muxSrc|Mux8~1_combout ),
	.datad(!\muxSrc|Mux8~2_combout ),
	.datae(!\muxSrc|Mux8~3_combout ),
	.dataf(!\muxSrc|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux8~4 .extended_lut = "off";
defparam \muxSrc|Mux8~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \muxSrc|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y25_N23
dffeas \registers|r[15][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][6] .is_wysiwyg = "true";
defparam \registers|r[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N8
dffeas \registers|r[13][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][6] .is_wysiwyg = "true";
defparam \registers|r[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N42
cyclonev_lcell_comb \registers|r[12][6]~feeder (
// Equation(s):
// \registers|r[12][6]~feeder_combout  = ( \phoneCntl|mux_out[6]~132_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[6]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][6]~feeder .extended_lut = "off";
defparam \registers|r[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y26_N44
dffeas \registers|r[12][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][6] .is_wysiwyg = "true";
defparam \registers|r[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N38
dffeas \registers|r[14][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][6] .is_wysiwyg = "true";
defparam \registers|r[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N39
cyclonev_lcell_comb \muxDst|Mux9~3 (
// Equation(s):
// \muxDst|Mux9~3_combout  = ( \registers|r[14][6]~q  & ( \Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[13][6]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[15][6]~q )) ) ) ) # ( !\registers|r[14][6]~q  & ( \Instr_Reg|RdstOut [0] & ( 
// (!\Instr_Reg|RdstOut [1] & ((\registers|r[13][6]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[15][6]~q )) ) ) ) # ( \registers|r[14][6]~q  & ( !\Instr_Reg|RdstOut [0] & ( (\registers|r[12][6]~q ) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( 
// !\registers|r[14][6]~q  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & \registers|r[12][6]~q ) ) ) )

	.dataa(!\registers|r[15][6]~q ),
	.datab(!\registers|r[13][6]~q ),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\registers|r[12][6]~q ),
	.datae(!\registers|r[14][6]~q ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~3 .extended_lut = "off";
defparam \muxDst|Mux9~3 .lut_mask = 64'h00F00FFF35353535;
defparam \muxDst|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y26_N50
dffeas \registers|r[1][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][6] .is_wysiwyg = "true";
defparam \registers|r[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N20
dffeas \registers|r[0][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][6] .is_wysiwyg = "true";
defparam \registers|r[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N15
cyclonev_lcell_comb \registers|r[2][6]~feeder (
// Equation(s):
// \registers|r[2][6]~feeder_combout  = ( \phoneCntl|mux_out[6]~132_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[6]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][6]~feeder .extended_lut = "off";
defparam \registers|r[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N17
dffeas \registers|r[2][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][6] .is_wysiwyg = "true";
defparam \registers|r[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N48
cyclonev_lcell_comb \registers|r[3][6]~feeder (
// Equation(s):
// \registers|r[3][6]~feeder_combout  = ( \phoneCntl|mux_out[6]~132_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[6]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][6]~feeder .extended_lut = "off";
defparam \registers|r[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N50
dffeas \registers|r[3][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][6] .is_wysiwyg = "true";
defparam \registers|r[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N51
cyclonev_lcell_comb \muxDst|Mux9~0 (
// Equation(s):
// \muxDst|Mux9~0_combout  = ( \registers|r[2][6]~q  & ( \registers|r[3][6]~q  & ( ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][6]~q ))) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[2][6]~q  & ( 
// \registers|r[3][6]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][6]~q )))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])))) ) ) ) # ( \registers|r[2][6]~q  & 
// ( !\registers|r[3][6]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][6]~q )))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])))) ) ) ) # ( 
// !\registers|r[2][6]~q  & ( !\registers|r[3][6]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][6]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][6]~q )))) ) ) )

	.dataa(!\registers|r[1][6]~q ),
	.datab(!\registers|r[0][6]~q ),
	.datac(!\Instr_Reg|RdstOut [1]),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[2][6]~q ),
	.dataf(!\registers|r[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~0 .extended_lut = "off";
defparam \muxDst|Mux9~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \muxDst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N20
dffeas \registers|r[4][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][6] .is_wysiwyg = "true";
defparam \registers|r[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N39
cyclonev_lcell_comb \registers|r[7][6]~feeder (
// Equation(s):
// \registers|r[7][6]~feeder_combout  = ( \phoneCntl|mux_out[6]~132_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[6]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[7][6]~feeder .extended_lut = "off";
defparam \registers|r[7][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y27_N41
dffeas \registers|r[7][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][6] .is_wysiwyg = "true";
defparam \registers|r[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N26
dffeas \registers|r[5][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][6] .is_wysiwyg = "true";
defparam \registers|r[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N30
cyclonev_lcell_comb \registers|r[6][6]~feeder (
// Equation(s):
// \registers|r[6][6]~feeder_combout  = ( \phoneCntl|mux_out[6]~132_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[6]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][6]~feeder .extended_lut = "off";
defparam \registers|r[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N32
dffeas \registers|r[6][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][6] .is_wysiwyg = "true";
defparam \registers|r[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N27
cyclonev_lcell_comb \muxDst|Mux9~1 (
// Equation(s):
// \muxDst|Mux9~1_combout  = ( \registers|r[6][6]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[7][6]~q ) ) ) ) # ( !\registers|r[6][6]~q  & ( \Instr_Reg|RdstOut [1] & ( (\Instr_Reg|RdstOut [0] & \registers|r[7][6]~q ) ) ) ) # ( 
// \registers|r[6][6]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[4][6]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[5][6]~q ))) ) ) ) # ( !\registers|r[6][6]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & 
// (\registers|r[4][6]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[5][6]~q ))) ) ) )

	.dataa(!\registers|r[4][6]~q ),
	.datab(!\Instr_Reg|RdstOut [0]),
	.datac(!\registers|r[7][6]~q ),
	.datad(!\registers|r[5][6]~q ),
	.datae(!\registers|r[6][6]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~1 .extended_lut = "off";
defparam \muxDst|Mux9~1 .lut_mask = 64'h447744770303CFCF;
defparam \muxDst|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N17
dffeas \registers|r[9][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][6] .is_wysiwyg = "true";
defparam \registers|r[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N32
dffeas \registers|r[11][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][6] .is_wysiwyg = "true";
defparam \registers|r[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y25_N44
dffeas \registers|r[10][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[6]~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][6] .is_wysiwyg = "true";
defparam \registers|r[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N33
cyclonev_lcell_comb \muxDst|Mux9~2 (
// Equation(s):
// \muxDst|Mux9~2_combout  = ( \Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[11][6]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[10][6]~q  ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & 
// ( \registers|r[9][6]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & ( \registers|r[8][6]~q  ) ) )

	.dataa(!\registers|r[9][6]~q ),
	.datab(!\registers|r[11][6]~q ),
	.datac(!\registers|r[10][6]~q ),
	.datad(!\registers|r[8][6]~q ),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~2 .extended_lut = "off";
defparam \muxDst|Mux9~2 .lut_mask = 64'h00FF55550F0F3333;
defparam \muxDst|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N12
cyclonev_lcell_comb \muxDst|Mux9~4 (
// Equation(s):
// \muxDst|Mux9~4_combout  = ( \muxDst|Mux9~1_combout  & ( \muxDst|Mux9~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\muxDst|Mux9~0_combout )))) # (\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3])) # (\muxDst|Mux9~3_combout ))) 
// ) ) ) # ( !\muxDst|Mux9~1_combout  & ( \muxDst|Mux9~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\muxDst|Mux9~0_combout )))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux9~3_combout  & ((\Instr_Reg|RdstOut [3])))) ) ) ) # ( 
// \muxDst|Mux9~1_combout  & ( !\muxDst|Mux9~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\muxDst|Mux9~0_combout  & !\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3])) # (\muxDst|Mux9~3_combout ))) ) ) ) # ( 
// !\muxDst|Mux9~1_combout  & ( !\muxDst|Mux9~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\muxDst|Mux9~0_combout  & !\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux9~3_combout  & ((\Instr_Reg|RdstOut [3])))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [2]),
	.datab(!\muxDst|Mux9~3_combout ),
	.datac(!\muxDst|Mux9~0_combout ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux9~1_combout ),
	.dataf(!\muxDst|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux9~4 .extended_lut = "off";
defparam \muxDst|Mux9~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \muxDst|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N50
dffeas \registers|r[4][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][5] .is_wysiwyg = "true";
defparam \registers|r[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N29
dffeas \registers|r[12][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][5] .is_wysiwyg = "true";
defparam \registers|r[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N57
cyclonev_lcell_comb \registers|r[0][5]~feeder (
// Equation(s):
// \registers|r[0][5]~feeder_combout  = ( \phoneCntl|mux_out[5]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[5]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][5]~feeder .extended_lut = "off";
defparam \registers|r[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N59
dffeas \registers|r[0][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][5] .is_wysiwyg = "true";
defparam \registers|r[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N12
cyclonev_lcell_comb \registers|r[8][5]~feeder (
// Equation(s):
// \registers|r[8][5]~feeder_combout  = ( \phoneCntl|mux_out[5]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[5]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][5]~feeder .extended_lut = "off";
defparam \registers|r[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N13
dffeas \registers|r[8][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][5] .is_wysiwyg = "true";
defparam \registers|r[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N51
cyclonev_lcell_comb \muxDst|Mux10~0 (
// Equation(s):
// \muxDst|Mux10~0_combout  = ( \registers|r[0][5]~q  & ( \registers|r[8][5]~q  & ( (!\Instr_Reg|RdstOut [2]) # ((!\Instr_Reg|RdstOut [3] & (\registers|r[4][5]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[12][5]~q )))) ) ) ) # ( !\registers|r[0][5]~q  & ( 
// \registers|r[8][5]~q  & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[4][5]~q  & (\Instr_Reg|RdstOut [2]))) # (\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2]) # (\registers|r[12][5]~q )))) ) ) ) # ( \registers|r[0][5]~q  & ( !\registers|r[8][5]~q  & ( 
// (!\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2])) # (\registers|r[4][5]~q ))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2] & \registers|r[12][5]~q )))) ) ) ) # ( !\registers|r[0][5]~q  & ( !\registers|r[8][5]~q  & ( (\Instr_Reg|RdstOut [2] 
// & ((!\Instr_Reg|RdstOut [3] & (\registers|r[4][5]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[12][5]~q ))))) ) ) )

	.dataa(!\registers|r[4][5]~q ),
	.datab(!\Instr_Reg|RdstOut [3]),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\registers|r[12][5]~q ),
	.datae(!\registers|r[0][5]~q ),
	.dataf(!\registers|r[8][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~0 .extended_lut = "off";
defparam \muxDst|Mux10~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \muxDst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N14
dffeas \registers|r[10][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][5] .is_wysiwyg = "true";
defparam \registers|r[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N8
dffeas \registers|r[14][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][5] .is_wysiwyg = "true";
defparam \registers|r[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N38
dffeas \registers|r[2][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][5] .is_wysiwyg = "true";
defparam \registers|r[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N21
cyclonev_lcell_comb \registers|r[6][5]~feeder (
// Equation(s):
// \registers|r[6][5]~feeder_combout  = ( \phoneCntl|mux_out[5]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[5]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][5]~feeder .extended_lut = "off";
defparam \registers|r[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N23
dffeas \registers|r[6][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][5] .is_wysiwyg = "true";
defparam \registers|r[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N9
cyclonev_lcell_comb \muxDst|Mux10~2 (
// Equation(s):
// \muxDst|Mux10~2_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[14][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[10][5]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] 
// & ( \registers|r[6][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[2][5]~q  ) ) )

	.dataa(!\registers|r[10][5]~q ),
	.datab(!\registers|r[14][5]~q ),
	.datac(!\registers|r[2][5]~q ),
	.datad(!\registers|r[6][5]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~2 .extended_lut = "off";
defparam \muxDst|Mux10~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \muxDst|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N26
dffeas \registers|r[5][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][5] .is_wysiwyg = "true";
defparam \registers|r[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N44
dffeas \registers|r[9][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][5] .is_wysiwyg = "true";
defparam \registers|r[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N53
dffeas \registers|r[13][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][5] .is_wysiwyg = "true";
defparam \registers|r[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N27
cyclonev_lcell_comb \muxDst|Mux10~1 (
// Equation(s):
// \muxDst|Mux10~1_combout  = ( \registers|r[9][5]~q  & ( \registers|r[13][5]~q  & ( ((!\Instr_Reg|RdstOut [2] & ((\registers|r[1][5]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][5]~q ))) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\registers|r[9][5]~q  & ( 
// \registers|r[13][5]~q  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[1][5]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][5]~q )))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])))) ) ) ) # ( \registers|r[9][5]~q  & 
// ( !\registers|r[13][5]~q  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[1][5]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][5]~q )))) # (\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2])))) ) ) ) # ( 
// !\registers|r[9][5]~q  & ( !\registers|r[13][5]~q  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[1][5]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][5]~q )))) ) ) )

	.dataa(!\registers|r[5][5]~q ),
	.datab(!\registers|r[1][5]~q ),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[9][5]~q ),
	.dataf(!\registers|r[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~1 .extended_lut = "off";
defparam \muxDst|Mux10~1 .lut_mask = 64'h30503F50305F3F5F;
defparam \muxDst|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y21_N50
dffeas \registers|r[7][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][5] .is_wysiwyg = "true";
defparam \registers|r[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N8
dffeas \registers|r[11][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][5] .is_wysiwyg = "true";
defparam \registers|r[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N10
dffeas \registers|r[3][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][5] .is_wysiwyg = "true";
defparam \registers|r[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N38
dffeas \registers|r[15][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][5] .is_wysiwyg = "true";
defparam \registers|r[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N9
cyclonev_lcell_comb \muxDst|Mux10~3 (
// Equation(s):
// \muxDst|Mux10~3_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[15][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[11][5]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] 
// & ( \registers|r[7][5]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[3][5]~q  ) ) )

	.dataa(!\registers|r[7][5]~q ),
	.datab(!\registers|r[11][5]~q ),
	.datac(!\registers|r[3][5]~q ),
	.datad(!\registers|r[15][5]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~3 .extended_lut = "off";
defparam \muxDst|Mux10~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxDst|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N42
cyclonev_lcell_comb \muxDst|Mux10~4 (
// Equation(s):
// \muxDst|Mux10~4_combout  = ( \muxDst|Mux10~1_combout  & ( \muxDst|Mux10~3_combout  & ( ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux10~0_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux10~2_combout )))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( 
// !\muxDst|Mux10~1_combout  & ( \muxDst|Mux10~3_combout  & ( (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux10~0_combout  & (!\Instr_Reg|RdstOut [0]))) # (\Instr_Reg|RdstOut [1] & (((\muxDst|Mux10~2_combout ) # (\Instr_Reg|RdstOut [0])))) ) ) ) # ( 
// \muxDst|Mux10~1_combout  & ( !\muxDst|Mux10~3_combout  & ( (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])) # (\muxDst|Mux10~0_combout ))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0] & \muxDst|Mux10~2_combout )))) ) ) ) # ( 
// !\muxDst|Mux10~1_combout  & ( !\muxDst|Mux10~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux10~0_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux10~2_combout ))))) ) ) )

	.dataa(!\muxDst|Mux10~0_combout ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\muxDst|Mux10~2_combout ),
	.datae(!\muxDst|Mux10~1_combout ),
	.dataf(!\muxDst|Mux10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux10~4 .extended_lut = "off";
defparam \muxDst|Mux10~4 .lut_mask = 64'h40704C7C43734F7F;
defparam \muxDst|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y26_N26
dffeas \registers|r[1][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][4] .is_wysiwyg = "true";
defparam \registers|r[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N21
cyclonev_lcell_comb \registers|r[2][4]~feeder (
// Equation(s):
// \registers|r[2][4]~feeder_combout  = ( \phoneCntl|mux_out[4]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[4]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][4]~feeder .extended_lut = "off";
defparam \registers|r[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N23
dffeas \registers|r[2][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][4] .is_wysiwyg = "true";
defparam \registers|r[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N9
cyclonev_lcell_comb \registers|r[3][4]~feeder (
// Equation(s):
// \registers|r[3][4]~feeder_combout  = ( \phoneCntl|mux_out[4]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[4]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][4]~feeder .extended_lut = "off";
defparam \registers|r[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N11
dffeas \registers|r[3][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][4] .is_wysiwyg = "true";
defparam \registers|r[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N27
cyclonev_lcell_comb \muxDst|Mux11~0 (
// Equation(s):
// \muxDst|Mux11~0_combout  = ( \registers|r[2][4]~q  & ( \registers|r[3][4]~q  & ( ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][4]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][4]~q ))) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[2][4]~q  & ( 
// \registers|r[3][4]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][4]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][4]~q )))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])))) ) ) ) # ( \registers|r[2][4]~q  & 
// ( !\registers|r[3][4]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][4]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][4]~q )))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])))) ) ) ) # ( 
// !\registers|r[2][4]~q  & ( !\registers|r[3][4]~q  & ( (!\Instr_Reg|RdstOut [1] & ((!\Instr_Reg|RdstOut [0] & ((\registers|r[0][4]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][4]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\registers|r[1][4]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[0][4]~q ),
	.datae(!\registers|r[2][4]~q ),
	.dataf(!\registers|r[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~0 .extended_lut = "off";
defparam \muxDst|Mux11~0 .lut_mask = 64'h02A252F207A757F7;
defparam \muxDst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y26_N20
dffeas \registers|r[15][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][4] .is_wysiwyg = "true";
defparam \registers|r[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N8
dffeas \registers|r[14][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][4] .is_wysiwyg = "true";
defparam \registers|r[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N50
dffeas \registers|r[13][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][4] .is_wysiwyg = "true";
defparam \registers|r[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \registers|r[12][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][4] .is_wysiwyg = "true";
defparam \registers|r[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N9
cyclonev_lcell_comb \muxDst|Mux11~3 (
// Equation(s):
// \muxDst|Mux11~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[15][4]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[13][4]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] 
// & ( \registers|r[14][4]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[12][4]~q  ) ) )

	.dataa(!\registers|r[15][4]~q ),
	.datab(!\registers|r[14][4]~q ),
	.datac(!\registers|r[13][4]~q ),
	.datad(!\registers|r[12][4]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~3 .extended_lut = "off";
defparam \muxDst|Mux11~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \muxDst|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y26_N32
dffeas \registers|r[4][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][4] .is_wysiwyg = "true";
defparam \registers|r[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N17
dffeas \registers|r[7][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][4] .is_wysiwyg = "true";
defparam \registers|r[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N56
dffeas \registers|r[5][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][4] .is_wysiwyg = "true";
defparam \registers|r[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N15
cyclonev_lcell_comb \registers|r[6][4]~feeder (
// Equation(s):
// \registers|r[6][4]~feeder_combout  = ( \phoneCntl|mux_out[4]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[4]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][4]~feeder .extended_lut = "off";
defparam \registers|r[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N16
dffeas \registers|r[6][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][4] .is_wysiwyg = "true";
defparam \registers|r[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N57
cyclonev_lcell_comb \muxDst|Mux11~1 (
// Equation(s):
// \muxDst|Mux11~1_combout  = ( \Instr_Reg|RdstOut [1] & ( \registers|r[6][4]~q  & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[7][4]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \registers|r[6][4]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[4][4]~q )) # 
// (\Instr_Reg|RdstOut [0] & ((\registers|r[5][4]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\registers|r[6][4]~q  & ( (\registers|r[7][4]~q  & \Instr_Reg|RdstOut [0]) ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\registers|r[6][4]~q  & ( (!\Instr_Reg|RdstOut [0] 
// & (\registers|r[4][4]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[5][4]~q ))) ) ) )

	.dataa(!\registers|r[4][4]~q ),
	.datab(!\registers|r[7][4]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[5][4]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\registers|r[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~1 .extended_lut = "off";
defparam \muxDst|Mux11~1 .lut_mask = 64'h505F0303505FF3F3;
defparam \muxDst|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y27_N51
cyclonev_lcell_comb \registers|r[8][4]~feeder (
// Equation(s):
// \registers|r[8][4]~feeder_combout  = ( \phoneCntl|mux_out[4]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[4]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][4]~feeder .extended_lut = "off";
defparam \registers|r[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y27_N53
dffeas \registers|r[8][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][4] .is_wysiwyg = "true";
defparam \registers|r[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N14
dffeas \registers|r[10][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][4] .is_wysiwyg = "true";
defparam \registers|r[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N59
dffeas \registers|r[11][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][4] .is_wysiwyg = "true";
defparam \registers|r[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N21
cyclonev_lcell_comb \registers|r[9][4]~feeder (
// Equation(s):
// \registers|r[9][4]~feeder_combout  = ( \phoneCntl|mux_out[4]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[4]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][4]~feeder .extended_lut = "off";
defparam \registers|r[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N22
dffeas \registers|r[9][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][4] .is_wysiwyg = "true";
defparam \registers|r[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N3
cyclonev_lcell_comb \muxDst|Mux11~2 (
// Equation(s):
// \muxDst|Mux11~2_combout  = ( \Instr_Reg|RdstOut [0] & ( \registers|r[9][4]~q  & ( (!\Instr_Reg|RdstOut [1]) # (\registers|r[11][4]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \registers|r[9][4]~q  & ( (!\Instr_Reg|RdstOut [1] & (\registers|r[8][4]~q )) # 
// (\Instr_Reg|RdstOut [1] & ((\registers|r[10][4]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\registers|r[9][4]~q  & ( (\registers|r[11][4]~q  & \Instr_Reg|RdstOut [1]) ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\registers|r[9][4]~q  & ( (!\Instr_Reg|RdstOut 
// [1] & (\registers|r[8][4]~q )) # (\Instr_Reg|RdstOut [1] & ((\registers|r[10][4]~q ))) ) ) )

	.dataa(!\registers|r[8][4]~q ),
	.datab(!\registers|r[10][4]~q ),
	.datac(!\registers|r[11][4]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\registers|r[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~2 .extended_lut = "off";
defparam \muxDst|Mux11~2 .lut_mask = 64'h5533000F5533FF0F;
defparam \muxDst|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y26_N30
cyclonev_lcell_comb \muxDst|Mux11~4 (
// Equation(s):
// \muxDst|Mux11~4_combout  = ( \muxDst|Mux11~1_combout  & ( \muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux11~0_combout )) # (\Instr_Reg|RdstOut [2]))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2]) # ((\muxDst|Mux11~3_combout 
// )))) ) ) ) # ( !\muxDst|Mux11~1_combout  & ( \muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux11~0_combout ))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2]) # ((\muxDst|Mux11~3_combout )))) ) ) ) # ( 
// \muxDst|Mux11~1_combout  & ( !\muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux11~0_combout )) # (\Instr_Reg|RdstOut [2]))) # (\Instr_Reg|RdstOut [3] & (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux11~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux11~1_combout  & ( !\muxDst|Mux11~2_combout  & ( (!\Instr_Reg|RdstOut [3] & (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux11~0_combout ))) # (\Instr_Reg|RdstOut [3] & (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux11~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux11~0_combout ),
	.datad(!\muxDst|Mux11~3_combout ),
	.datae(!\muxDst|Mux11~1_combout ),
	.dataf(!\muxDst|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux11~4 .extended_lut = "off";
defparam \muxDst|Mux11~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \muxDst|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N12
cyclonev_lcell_comb \logicBox|Add6~61 (
// Equation(s):
// \logicBox|Add6~61_sumout  = SUM(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add6~58  ))
// \logicBox|Add6~62  = CARRY(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add6~58  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~61_sumout ),
	.cout(\logicBox|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~61 .extended_lut = "off";
defparam \logicBox|Add6~61 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N15
cyclonev_lcell_comb \logicBox|Add6~33 (
// Equation(s):
// \logicBox|Add6~33_sumout  = SUM(( \muxSrc|Mux11~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux11~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add6~62  ))
// \logicBox|Add6~34  = CARRY(( \muxSrc|Mux11~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux11~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add6~62  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~33_sumout ),
	.cout(\logicBox|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~33 .extended_lut = "off";
defparam \logicBox|Add6~33 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N18
cyclonev_lcell_comb \logicBox|Add6~37 (
// Equation(s):
// \logicBox|Add6~37_sumout  = SUM(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add6~34  ))
// \logicBox|Add6~38  = CARRY(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add6~34  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~37_sumout ),
	.cout(\logicBox|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~37 .extended_lut = "off";
defparam \logicBox|Add6~37 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N21
cyclonev_lcell_comb \logicBox|Add6~41 (
// Equation(s):
// \logicBox|Add6~41_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add6~38  ))
// \logicBox|Add6~42  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add6~38  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~41_sumout ),
	.cout(\logicBox|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~41 .extended_lut = "off";
defparam \logicBox|Add6~41 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N24
cyclonev_lcell_comb \logicBox|Add6~45 (
// Equation(s):
// \logicBox|Add6~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~42  ))
// \logicBox|Add6~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~42  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~45_sumout ),
	.cout(\logicBox|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~45 .extended_lut = "off";
defparam \logicBox|Add6~45 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N9
cyclonev_lcell_comb \logicBox|Add3~61 (
// Equation(s):
// \logicBox|Add3~61_sumout  = SUM(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add3~58  ))
// \logicBox|Add3~62  = CARRY(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add3~58  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~61_sumout ),
	.cout(\logicBox|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~61 .extended_lut = "off";
defparam \logicBox|Add3~61 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N12
cyclonev_lcell_comb \logicBox|Add3~33 (
// Equation(s):
// \logicBox|Add3~33_sumout  = SUM(( \muxSrc|Mux11~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add3~62  ))
// \logicBox|Add3~34  = CARRY(( \muxSrc|Mux11~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add3~62  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~33_sumout ),
	.cout(\logicBox|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~33 .extended_lut = "off";
defparam \logicBox|Add3~33 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N15
cyclonev_lcell_comb \logicBox|Add3~37 (
// Equation(s):
// \logicBox|Add3~37_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [5])))) ) + ( \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add3~34  ))
// \logicBox|Add3~38  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [5])))) ) + ( \muxSrc|Mux10~4_combout  ) + ( \logicBox|Add3~34  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~37_sumout ),
	.cout(\logicBox|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~37 .extended_lut = "off";
defparam \logicBox|Add3~37 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N18
cyclonev_lcell_comb \logicBox|Add3~41 (
// Equation(s):
// \logicBox|Add3~41_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add3~38  ))
// \logicBox|Add3~42  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add3~38  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~41_sumout ),
	.cout(\logicBox|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~41 .extended_lut = "off";
defparam \logicBox|Add3~41 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N21
cyclonev_lcell_comb \logicBox|Add3~45 (
// Equation(s):
// \logicBox|Add3~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~42  ))
// \logicBox|Add3~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~42  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~45_sumout ),
	.cout(\logicBox|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~45 .extended_lut = "off";
defparam \logicBox|Add3~45 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N48
cyclonev_lcell_comb \logicBox|Selector8~3 (
// Equation(s):
// \logicBox|Selector8~3_combout  = ( \logicBox|Add3~45_sumout  & ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7]) # (\immMux|mux_out[7]~8_combout ) ) ) ) # ( !\logicBox|Add3~45_sumout  & ( \Instr_Reg|Opcode [6] & ( (\immMux|mux_out[7]~8_combout  & 
// \Instr_Reg|Opcode [7]) ) ) ) # ( \logicBox|Add3~45_sumout  & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (\immMux|mux_out[7]~8_combout  & (\muxSrc|Mux8~4_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Add6~45_sumout )))) ) ) ) # ( 
// !\logicBox|Add3~45_sumout  & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (\immMux|mux_out[7]~8_combout  & (\muxSrc|Mux8~4_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Add6~45_sumout )))) ) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\muxSrc|Mux8~4_combout ),
	.datac(!\logicBox|Add6~45_sumout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Add3~45_sumout ),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~3 .extended_lut = "off";
defparam \logicBox|Selector8~3 .lut_mask = 64'h110F110F0055FF55;
defparam \logicBox|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N9
cyclonev_lcell_comb \logicBox|Add4~61 (
// Equation(s):
// \logicBox|Add4~61_sumout  = SUM(( \logicBox|Add3~61_sumout  ) + ( GND ) + ( \logicBox|Add4~58  ))
// \logicBox|Add4~62  = CARRY(( \logicBox|Add3~61_sumout  ) + ( GND ) + ( \logicBox|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~61_sumout ),
	.cout(\logicBox|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~61 .extended_lut = "off";
defparam \logicBox|Add4~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \logicBox|Add4~33 (
// Equation(s):
// \logicBox|Add4~33_sumout  = SUM(( GND ) + ( \logicBox|Add3~33_sumout  ) + ( \logicBox|Add4~62  ))
// \logicBox|Add4~34  = CARRY(( GND ) + ( \logicBox|Add3~33_sumout  ) + ( \logicBox|Add4~62  ))

	.dataa(gnd),
	.datab(!\logicBox|Add3~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~33_sumout ),
	.cout(\logicBox|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~33 .extended_lut = "off";
defparam \logicBox|Add4~33 .lut_mask = 64'h0000CCCC00000000;
defparam \logicBox|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N15
cyclonev_lcell_comb \logicBox|Add4~37 (
// Equation(s):
// \logicBox|Add4~37_sumout  = SUM(( \logicBox|Add3~37_sumout  ) + ( GND ) + ( \logicBox|Add4~34  ))
// \logicBox|Add4~38  = CARRY(( \logicBox|Add3~37_sumout  ) + ( GND ) + ( \logicBox|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~37_sumout ),
	.cout(\logicBox|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~37 .extended_lut = "off";
defparam \logicBox|Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \logicBox|Add4~41 (
// Equation(s):
// \logicBox|Add4~41_sumout  = SUM(( GND ) + ( \logicBox|Add3~41_sumout  ) + ( \logicBox|Add4~38  ))
// \logicBox|Add4~42  = CARRY(( GND ) + ( \logicBox|Add3~41_sumout  ) + ( \logicBox|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add3~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~41_sumout ),
	.cout(\logicBox|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~41 .extended_lut = "off";
defparam \logicBox|Add4~41 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N21
cyclonev_lcell_comb \logicBox|Add4~45 (
// Equation(s):
// \logicBox|Add4~45_sumout  = SUM(( \logicBox|Add3~45_sumout  ) + ( GND ) + ( \logicBox|Add4~42  ))
// \logicBox|Add4~46  = CARRY(( \logicBox|Add3~45_sumout  ) + ( GND ) + ( \logicBox|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~45_sumout ),
	.cout(\logicBox|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~45 .extended_lut = "off";
defparam \logicBox|Add4~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N21
cyclonev_lcell_comb \logicBox|Selector8~4 (
// Equation(s):
// \logicBox|Selector8~4_combout  = ( \immMux|mux_out[7]~8_combout  & ( \logicBox|Add4~45_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\muxSrc|Mux8~4_combout ) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( !\immMux|mux_out[7]~8_combout  & ( \logicBox|Add4~45_sumout  & ( 
// (!\Instr_Reg|Opcode [7] & ((\muxSrc|Mux8~4_combout ) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( \immMux|mux_out[7]~8_combout  & ( !\logicBox|Add4~45_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & !\muxSrc|Mux8~4_combout )) ) ) ) # ( 
// !\immMux|mux_out[7]~8_combout  & ( !\logicBox|Add4~45_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & \muxSrc|Mux8~4_combout )) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(!\immMux|mux_out[7]~8_combout ),
	.dataf(!\logicBox|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~4 .extended_lut = "off";
defparam \logicBox|Selector8~4 .lut_mask = 64'h00A0A0000AAAAA0A;
defparam \logicBox|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N9
cyclonev_lcell_comb \logicBox|Add9~61 (
// Equation(s):
// \logicBox|Add9~61_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [3])))) ) + ( GND ) + ( \logicBox|Add9~58  ))
// \logicBox|Add9~62  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [3])))) ) + ( GND ) + ( \logicBox|Add9~58  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~61_sumout ),
	.cout(\logicBox|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~61 .extended_lut = "off";
defparam \logicBox|Add9~61 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N12
cyclonev_lcell_comb \logicBox|Add9~33 (
// Equation(s):
// \logicBox|Add9~33_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [4])))) ) + ( GND ) + ( \logicBox|Add9~62  ))
// \logicBox|Add9~34  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [4])))) ) + ( GND ) + ( \logicBox|Add9~62  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~33_sumout ),
	.cout(\logicBox|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~33 .extended_lut = "off";
defparam \logicBox|Add9~33 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N15
cyclonev_lcell_comb \logicBox|Add9~37 (
// Equation(s):
// \logicBox|Add9~37_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [5])))) ) + ( GND ) + ( \logicBox|Add9~34  ))
// \logicBox|Add9~38  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [5])))) ) + ( GND ) + ( \logicBox|Add9~34  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~37_sumout ),
	.cout(\logicBox|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~37 .extended_lut = "off";
defparam \logicBox|Add9~37 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N18
cyclonev_lcell_comb \logicBox|Add9~41 (
// Equation(s):
// \logicBox|Add9~41_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( GND ) + ( \logicBox|Add9~38  ))
// \logicBox|Add9~42  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( GND ) + ( \logicBox|Add9~38  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~41_sumout ),
	.cout(\logicBox|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~41 .extended_lut = "off";
defparam \logicBox|Add9~41 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N21
cyclonev_lcell_comb \logicBox|Add9~45 (
// Equation(s):
// \logicBox|Add9~45_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~42  ))
// \logicBox|Add9~46  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~42  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~45_sumout ),
	.cout(\logicBox|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~45 .extended_lut = "off";
defparam \logicBox|Add9~45 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N9
cyclonev_lcell_comb \logicBox|Add10~61 (
// Equation(s):
// \logicBox|Add10~61_sumout  = SUM(( !\muxSrc|Mux12~4_combout  $ (\logicBox|Add9~61_sumout ) ) + ( \logicBox|Add10~59  ) + ( \logicBox|Add10~58  ))
// \logicBox|Add10~62  = CARRY(( !\muxSrc|Mux12~4_combout  $ (\logicBox|Add9~61_sumout ) ) + ( \logicBox|Add10~59  ) + ( \logicBox|Add10~58  ))
// \logicBox|Add10~63  = SHARE((\muxSrc|Mux12~4_combout  & !\logicBox|Add9~61_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\logicBox|Add9~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~58 ),
	.sharein(\logicBox|Add10~59 ),
	.combout(),
	.sumout(\logicBox|Add10~61_sumout ),
	.cout(\logicBox|Add10~62 ),
	.shareout(\logicBox|Add10~63 ));
// synopsys translate_off
defparam \logicBox|Add10~61 .extended_lut = "off";
defparam \logicBox|Add10~61 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N12
cyclonev_lcell_comb \logicBox|Add10~33 (
// Equation(s):
// \logicBox|Add10~33_sumout  = SUM(( !\muxSrc|Mux11~4_combout  $ (\logicBox|Add9~33_sumout ) ) + ( \logicBox|Add10~63  ) + ( \logicBox|Add10~62  ))
// \logicBox|Add10~34  = CARRY(( !\muxSrc|Mux11~4_combout  $ (\logicBox|Add9~33_sumout ) ) + ( \logicBox|Add10~63  ) + ( \logicBox|Add10~62  ))
// \logicBox|Add10~35  = SHARE((\muxSrc|Mux11~4_combout  & !\logicBox|Add9~33_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux11~4_combout ),
	.datad(!\logicBox|Add9~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~62 ),
	.sharein(\logicBox|Add10~63 ),
	.combout(),
	.sumout(\logicBox|Add10~33_sumout ),
	.cout(\logicBox|Add10~34 ),
	.shareout(\logicBox|Add10~35 ));
// synopsys translate_off
defparam \logicBox|Add10~33 .extended_lut = "off";
defparam \logicBox|Add10~33 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N15
cyclonev_lcell_comb \logicBox|Add10~37 (
// Equation(s):
// \logicBox|Add10~37_sumout  = SUM(( !\logicBox|Add9~37_sumout  $ (\muxSrc|Mux10~4_combout ) ) + ( \logicBox|Add10~35  ) + ( \logicBox|Add10~34  ))
// \logicBox|Add10~38  = CARRY(( !\logicBox|Add9~37_sumout  $ (\muxSrc|Mux10~4_combout ) ) + ( \logicBox|Add10~35  ) + ( \logicBox|Add10~34  ))
// \logicBox|Add10~39  = SHARE((!\logicBox|Add9~37_sumout  & \muxSrc|Mux10~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~37_sumout ),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~34 ),
	.sharein(\logicBox|Add10~35 ),
	.combout(),
	.sumout(\logicBox|Add10~37_sumout ),
	.cout(\logicBox|Add10~38 ),
	.shareout(\logicBox|Add10~39 ));
// synopsys translate_off
defparam \logicBox|Add10~37 .extended_lut = "off";
defparam \logicBox|Add10~37 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N18
cyclonev_lcell_comb \logicBox|Add10~41 (
// Equation(s):
// \logicBox|Add10~41_sumout  = SUM(( !\logicBox|Add9~41_sumout  $ (\muxSrc|Mux9~4_combout ) ) + ( \logicBox|Add10~39  ) + ( \logicBox|Add10~38  ))
// \logicBox|Add10~42  = CARRY(( !\logicBox|Add9~41_sumout  $ (\muxSrc|Mux9~4_combout ) ) + ( \logicBox|Add10~39  ) + ( \logicBox|Add10~38  ))
// \logicBox|Add10~43  = SHARE((!\logicBox|Add9~41_sumout  & \muxSrc|Mux9~4_combout ))

	.dataa(!\logicBox|Add9~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~38 ),
	.sharein(\logicBox|Add10~39 ),
	.combout(),
	.sumout(\logicBox|Add10~41_sumout ),
	.cout(\logicBox|Add10~42 ),
	.shareout(\logicBox|Add10~43 ));
// synopsys translate_off
defparam \logicBox|Add10~41 .extended_lut = "off";
defparam \logicBox|Add10~41 .lut_mask = 64'h000000AA0000AA55;
defparam \logicBox|Add10~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N21
cyclonev_lcell_comb \logicBox|Add10~45 (
// Equation(s):
// \logicBox|Add10~45_sumout  = SUM(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add9~45_sumout ) ) + ( \logicBox|Add10~43  ) + ( \logicBox|Add10~42  ))
// \logicBox|Add10~46  = CARRY(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add9~45_sumout ) ) + ( \logicBox|Add10~43  ) + ( \logicBox|Add10~42  ))
// \logicBox|Add10~47  = SHARE((\muxSrc|Mux8~4_combout  & !\logicBox|Add9~45_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\logicBox|Add9~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~42 ),
	.sharein(\logicBox|Add10~43 ),
	.combout(),
	.sumout(\logicBox|Add10~45_sumout ),
	.cout(\logicBox|Add10~46 ),
	.shareout(\logicBox|Add10~47 ));
// synopsys translate_off
defparam \logicBox|Add10~45 .extended_lut = "off";
defparam \logicBox|Add10~45 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N9
cyclonev_lcell_comb \logicBox|Add0~61 (
// Equation(s):
// \logicBox|Add0~61_sumout  = SUM(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux12~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add0~58  ))
// \logicBox|Add0~62  = CARRY(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux12~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add0~58  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~61_sumout ),
	.cout(\logicBox|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~61 .extended_lut = "off";
defparam \logicBox|Add0~61 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N12
cyclonev_lcell_comb \logicBox|Add0~33 (
// Equation(s):
// \logicBox|Add0~33_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux11~4_combout ))) # (\state_machine|always1~0_combout  
// & (\Instr_Reg|ImmOut [4])))) ) + ( \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add0~62  ))
// \logicBox|Add0~34  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux11~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [4])))) ) + ( \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add0~62  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~33_sumout ),
	.cout(\logicBox|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~33 .extended_lut = "off";
defparam \logicBox|Add0~33 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N15
cyclonev_lcell_comb \logicBox|Add0~37 (
// Equation(s):
// \logicBox|Add0~37_sumout  = SUM(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux10~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add0~34  ))
// \logicBox|Add0~38  = CARRY(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux10~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add0~34  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~37_sumout ),
	.cout(\logicBox|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~37 .extended_lut = "off";
defparam \logicBox|Add0~37 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N18
cyclonev_lcell_comb \logicBox|Add0~41 (
// Equation(s):
// \logicBox|Add0~41_sumout  = SUM(( \muxSrc|Mux9~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux9~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [6])))) ) + ( \logicBox|Add0~38  ))
// \logicBox|Add0~42  = CARRY(( \muxSrc|Mux9~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux9~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [6])))) ) + ( \logicBox|Add0~38  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~41_sumout ),
	.cout(\logicBox|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~41 .extended_lut = "off";
defparam \logicBox|Add0~41 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N21
cyclonev_lcell_comb \logicBox|Add0~45 (
// Equation(s):
// \logicBox|Add0~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add0~42  ))
// \logicBox|Add0~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add0~42  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~45_sumout ),
	.cout(\logicBox|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~45 .extended_lut = "off";
defparam \logicBox|Add0~45 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N24
cyclonev_lcell_comb \logicBox|Selector8~2 (
// Equation(s):
// \logicBox|Selector8~2_combout  = ( \logicBox|Add10~45_sumout  & ( \logicBox|Add0~45_sumout  & ( (!\muxSrc|Mux8~4_combout  & ((!\Instr_Reg|Opcode [7] & (!\immMux|mux_out[7]~8_combout  & !\Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & 
// ((\Instr_Reg|Opcode [6]))))) ) ) ) # ( !\logicBox|Add10~45_sumout  & ( \logicBox|Add0~45_sumout  & ( (!\muxSrc|Mux8~4_combout  & (((!\immMux|mux_out[7]~8_combout  & !\Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7]))) # (\muxSrc|Mux8~4_combout  & 
// (((\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [6])))) ) ) ) # ( \logicBox|Add10~45_sumout  & ( !\logicBox|Add0~45_sumout  & ( (!\muxSrc|Mux8~4_combout  & (((!\immMux|mux_out[7]~8_combout  & !\Instr_Reg|Opcode [7])) # (\Instr_Reg|Opcode [6]))) # 
// (\muxSrc|Mux8~4_combout  & (((!\Instr_Reg|Opcode [7] & \Instr_Reg|Opcode [6])))) ) ) ) # ( !\logicBox|Add10~45_sumout  & ( !\logicBox|Add0~45_sumout  & ( (!\muxSrc|Mux8~4_combout  & ((!\immMux|mux_out[7]~8_combout ) # ((\Instr_Reg|Opcode [6]) # 
// (\Instr_Reg|Opcode [7])))) # (\muxSrc|Mux8~4_combout  & ((!\Instr_Reg|Opcode [7] $ (!\Instr_Reg|Opcode [6])))) ) ) )

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(!\immMux|mux_out[7]~8_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add10~45_sumout ),
	.dataf(!\logicBox|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~2 .extended_lut = "off";
defparam \logicBox|Selector8~2 .lut_mask = 64'h8FFA80FA8F0A800A;
defparam \logicBox|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N27
cyclonev_lcell_comb \logicBox|Selector4~0 (
// Equation(s):
// \logicBox|Selector4~0_combout  = ( \immMux|mux_out[15]~5_combout  & ( \Instr_Reg|Opcode [7] ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~0 .extended_lut = "off";
defparam \logicBox|Selector4~0 .lut_mask = 64'h0000000055555555;
defparam \logicBox|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N0
cyclonev_lcell_comb \immMux|mux_out[5]~6 (
// Equation(s):
// \immMux|mux_out[5]~6_combout  = ( \Instr_Reg|ImmOut [5] & ( \muxDst|Mux10~4_combout  ) ) # ( !\Instr_Reg|ImmOut [5] & ( \muxDst|Mux10~4_combout  & ( (!\state_machine|always1~0_combout ) # (!\state_machine|state_counter.0010~q ) ) ) ) # ( \Instr_Reg|ImmOut 
// [5] & ( !\muxDst|Mux10~4_combout  & ( (\state_machine|always1~0_combout  & \state_machine|state_counter.0010~q ) ) ) )

	.dataa(gnd),
	.datab(!\state_machine|always1~0_combout ),
	.datac(gnd),
	.datad(!\state_machine|state_counter.0010~q ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[5]~6 .extended_lut = "off";
defparam \immMux|mux_out[5]~6 .lut_mask = 64'h00000033FFCCFFFF;
defparam \immMux|mux_out[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \logicBox|ShiftLeft0~5 (
// Equation(s):
// \logicBox|ShiftLeft0~5_combout  = ( !\immMux|mux_out[4]~7_combout  & ( !\immMux|mux_out[5]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immMux|mux_out[5]~6_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~5 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~5 .lut_mask = 64'hFF00FF0000000000;
defparam \logicBox|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N42
cyclonev_lcell_comb \immMux|mux_out[14]~10 (
// Equation(s):
// \immMux|mux_out[14]~10_combout  = ( \Instr_Reg|ImmOut [7] & ( ((\state_machine|state_counter.0010~q  & \state_machine|always1~0_combout )) # (\muxDst|Mux1~4_combout ) ) ) # ( !\Instr_Reg|ImmOut [7] & ( (\muxDst|Mux1~4_combout  & 
// ((!\state_machine|state_counter.0010~q ) # (!\state_machine|always1~0_combout ))) ) )

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(gnd),
	.datad(!\muxDst|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[14]~10 .extended_lut = "off";
defparam \immMux|mux_out[14]~10 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \immMux|mux_out[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N56
dffeas \registers|r[11][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][13] .is_wysiwyg = "true";
defparam \registers|r[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y21_N8
dffeas \registers|r[7][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][13] .is_wysiwyg = "true";
defparam \registers|r[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N53
dffeas \registers|r[15][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][13] .is_wysiwyg = "true";
defparam \registers|r[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N8
dffeas \registers|r[3][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][13] .is_wysiwyg = "true";
defparam \registers|r[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N3
cyclonev_lcell_comb \muxSrc|Mux2~3 (
// Equation(s):
// \muxSrc|Mux2~3_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[15][13]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[11][13]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] 
// & ( \registers|r[7][13]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[3][13]~q  ) ) )

	.dataa(!\registers|r[11][13]~q ),
	.datab(!\registers|r[7][13]~q ),
	.datac(!\registers|r[15][13]~q ),
	.datad(!\registers|r[3][13]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~3 .extended_lut = "off";
defparam \muxSrc|Mux2~3 .lut_mask = 64'h00FF333355550F0F;
defparam \muxSrc|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y21_N20
dffeas \registers|r[1][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][13] .is_wysiwyg = "true";
defparam \registers|r[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N2
dffeas \registers|r[9][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][13] .is_wysiwyg = "true";
defparam \registers|r[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N56
dffeas \registers|r[13][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][13] .is_wysiwyg = "true";
defparam \registers|r[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N39
cyclonev_lcell_comb \muxSrc|Mux2~1 (
// Equation(s):
// \muxSrc|Mux2~1_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[13][13]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[5][13]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] 
// & ( \registers|r[9][13]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[1][13]~q  ) ) )

	.dataa(!\registers|r[1][13]~q ),
	.datab(!\registers|r[9][13]~q ),
	.datac(!\registers|r[5][13]~q ),
	.datad(!\registers|r[13][13]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~1 .extended_lut = "off";
defparam \muxSrc|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \muxSrc|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N38
dffeas \registers|r[0][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][13] .is_wysiwyg = "true";
defparam \registers|r[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N16
dffeas \registers|r[8][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][13] .is_wysiwyg = "true";
defparam \registers|r[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N32
dffeas \registers|r[4][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][13] .is_wysiwyg = "true";
defparam \registers|r[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N11
dffeas \registers|r[12][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][13] .is_wysiwyg = "true";
defparam \registers|r[12][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N39
cyclonev_lcell_comb \muxSrc|Mux2~0 (
// Equation(s):
// \muxSrc|Mux2~0_combout  = ( \registers|r[12][13]~q  & ( \Instr_Reg|RsrcOut [3] & ( (\Instr_Reg|RsrcOut [2]) # (\registers|r[8][13]~q ) ) ) ) # ( !\registers|r[12][13]~q  & ( \Instr_Reg|RsrcOut [3] & ( (\registers|r[8][13]~q  & !\Instr_Reg|RsrcOut [2]) ) ) 
// ) # ( \registers|r[12][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[0][13]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][13]~q ))) ) ) ) # ( !\registers|r[12][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( 
// (!\Instr_Reg|RsrcOut [2] & (\registers|r[0][13]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[4][13]~q ))) ) ) )

	.dataa(!\registers|r[0][13]~q ),
	.datab(!\registers|r[8][13]~q ),
	.datac(!\registers|r[4][13]~q ),
	.datad(!\Instr_Reg|RsrcOut [2]),
	.datae(!\registers|r[12][13]~q ),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~0 .extended_lut = "off";
defparam \muxSrc|Mux2~0 .lut_mask = 64'h550F550F330033FF;
defparam \muxSrc|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y20_N20
dffeas \registers|r[10][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][13] .is_wysiwyg = "true";
defparam \registers|r[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N14
dffeas \registers|r[2][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][13] .is_wysiwyg = "true";
defparam \registers|r[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N44
dffeas \registers|r[14][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][13] .is_wysiwyg = "true";
defparam \registers|r[14][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N18
cyclonev_lcell_comb \registers|r[6][13]~feeder (
// Equation(s):
// \registers|r[6][13]~feeder_combout  = ( \phoneCntl|mux_out[13]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[13]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][13]~feeder .extended_lut = "off";
defparam \registers|r[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N19
dffeas \registers|r[6][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][13] .is_wysiwyg = "true";
defparam \registers|r[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N21
cyclonev_lcell_comb \muxSrc|Mux2~2 (
// Equation(s):
// \muxSrc|Mux2~2_combout  = ( \registers|r[6][13]~q  & ( \Instr_Reg|RsrcOut [3] & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[10][13]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[14][13]~q ))) ) ) ) # ( !\registers|r[6][13]~q  & ( \Instr_Reg|RsrcOut [3] & 
// ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[10][13]~q )) # (\Instr_Reg|RsrcOut [2] & ((\registers|r[14][13]~q ))) ) ) ) # ( \registers|r[6][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (\Instr_Reg|RsrcOut [2]) # (\registers|r[2][13]~q ) ) ) ) # ( 
// !\registers|r[6][13]~q  & ( !\Instr_Reg|RsrcOut [3] & ( (\registers|r[2][13]~q  & !\Instr_Reg|RsrcOut [2]) ) ) )

	.dataa(!\registers|r[10][13]~q ),
	.datab(!\registers|r[2][13]~q ),
	.datac(!\registers|r[14][13]~q ),
	.datad(!\Instr_Reg|RsrcOut [2]),
	.datae(!\registers|r[6][13]~q ),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~2 .extended_lut = "off";
defparam \muxSrc|Mux2~2 .lut_mask = 64'h330033FF550F550F;
defparam \muxSrc|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N12
cyclonev_lcell_comb \muxSrc|Mux2~4 (
// Equation(s):
// \muxSrc|Mux2~4_combout  = ( \muxSrc|Mux2~0_combout  & ( \muxSrc|Mux2~2_combout  & ( (!\Instr_Reg|RsrcOut [0]) # ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux2~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux2~3_combout ))) ) ) ) # ( 
// !\muxSrc|Mux2~0_combout  & ( \muxSrc|Mux2~2_combout  & ( (!\Instr_Reg|RsrcOut [0] & (\Instr_Reg|RsrcOut [1])) # (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux2~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux2~3_combout )))) ) ) 
// ) # ( \muxSrc|Mux2~0_combout  & ( !\muxSrc|Mux2~2_combout  & ( (!\Instr_Reg|RsrcOut [0] & (!\Instr_Reg|RsrcOut [1])) # (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux2~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux2~3_combout 
// )))) ) ) ) # ( !\muxSrc|Mux2~0_combout  & ( !\muxSrc|Mux2~2_combout  & ( (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux2~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux2~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\muxSrc|Mux2~3_combout ),
	.datad(!\muxSrc|Mux2~1_combout ),
	.datae(!\muxSrc|Mux2~0_combout ),
	.dataf(!\muxSrc|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux2~4 .extended_lut = "off";
defparam \muxSrc|Mux2~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \muxSrc|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N24
cyclonev_lcell_comb \phoneCntl|mux_out[13]~177 (
// Equation(s):
// \phoneCntl|mux_out[13]~177_combout  = (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [6]) # (\Instr_Reg|Opcode [7])))

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~177 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~177 .lut_mask = 64'h4545454545454545;
defparam \phoneCntl|mux_out[13]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N12
cyclonev_lcell_comb \phoneCntl|mux_out[13]~25 (
// Equation(s):
// \phoneCntl|mux_out[13]~25_combout  = ( \Instr_Reg|Opcode [6] & ( \Instr_Reg|Opcode [4] ) ) # ( !\Instr_Reg|Opcode [6] & ( (\Instr_Reg|Opcode [4] & !\Instr_Reg|Opcode [7]) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~25 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~25 .lut_mask = 64'h3030333330303333;
defparam \phoneCntl|mux_out[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N27
cyclonev_lcell_comb \logicBox|Add6~17 (
// Equation(s):
// \logicBox|Add6~17_sumout  = SUM(( \muxSrc|Mux7~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~46  ))
// \logicBox|Add6~18  = CARRY(( \muxSrc|Mux7~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~46  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~17_sumout ),
	.cout(\logicBox|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~17 .extended_lut = "off";
defparam \logicBox|Add6~17 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N24
cyclonev_lcell_comb \logicBox|Add3~17 (
// Equation(s):
// \logicBox|Add3~17_sumout  = SUM(( \muxSrc|Mux7~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~46  ))
// \logicBox|Add3~18  = CARRY(( \muxSrc|Mux7~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~46  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~17_sumout ),
	.cout(\logicBox|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~17 .extended_lut = "off";
defparam \logicBox|Add3~17 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N9
cyclonev_lcell_comb \logicBox|Selector7~8 (
// Equation(s):
// \logicBox|Selector7~8_combout  = ( \logicBox|Add3~17_sumout  & ( (!\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & \logicBox|Add6~17_sumout )) ) ) # ( !\logicBox|Add3~17_sumout  & ( (\Instr_Reg|Opcode 
// [7] & (!\Instr_Reg|Opcode [6] & \logicBox|Add6~17_sumout )) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\logicBox|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~8 .extended_lut = "off";
defparam \logicBox|Selector7~8 .lut_mask = 64'h005000500A5A0A5A;
defparam \logicBox|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N24
cyclonev_lcell_comb \logicBox|Add4~17 (
// Equation(s):
// \logicBox|Add4~17_sumout  = SUM(( GND ) + ( \logicBox|Add3~17_sumout  ) + ( \logicBox|Add4~46  ))
// \logicBox|Add4~18  = CARRY(( GND ) + ( \logicBox|Add3~17_sumout  ) + ( \logicBox|Add4~46  ))

	.dataa(gnd),
	.datab(!\logicBox|Add3~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~17_sumout ),
	.cout(\logicBox|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~17 .extended_lut = "off";
defparam \logicBox|Add4~17 .lut_mask = 64'h0000CCCC00000000;
defparam \logicBox|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N0
cyclonev_lcell_comb \logicBox|Selector7~9 (
// Equation(s):
// \logicBox|Selector7~9_combout  = ( \logicBox|Add4~17_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\Instr_Reg|Opcode [6])) # (\muxSrc|Mux7~4_combout ))) # (\Instr_Reg|Opcode [7] & (((\immMux|mux_out[0]~1_combout  & \Instr_Reg|Opcode [6])))) ) ) # ( 
// !\logicBox|Add4~17_sumout  & ( (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux7~4_combout  & ((!\Instr_Reg|Opcode [6])))) # (\Instr_Reg|Opcode [7] & (((\immMux|mux_out[0]~1_combout  & \Instr_Reg|Opcode [6])))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~9 .extended_lut = "off";
defparam \logicBox|Selector7~9 .lut_mask = 64'h2205220522AF22AF;
defparam \logicBox|Selector7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N24
cyclonev_lcell_comb \logicBox|Add0~17 (
// Equation(s):
// \logicBox|Add0~17_sumout  = SUM(( \muxSrc|Mux7~4_combout  ) + ( GND ) + ( \logicBox|Add0~46  ))
// \logicBox|Add0~18  = CARRY(( \muxSrc|Mux7~4_combout  ) + ( GND ) + ( \logicBox|Add0~46  ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~17_sumout ),
	.cout(\logicBox|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~17 .extended_lut = "off";
defparam \logicBox|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \logicBox|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N24
cyclonev_lcell_comb \logicBox|Add9~17 (
// Equation(s):
// \logicBox|Add9~17_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~46  ))
// \logicBox|Add9~18  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~46  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~17_sumout ),
	.cout(\logicBox|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~17 .extended_lut = "off";
defparam \logicBox|Add9~17 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N24
cyclonev_lcell_comb \logicBox|Add10~17 (
// Equation(s):
// \logicBox|Add10~17_sumout  = SUM(( !\logicBox|Add9~17_sumout  $ (\muxSrc|Mux7~4_combout ) ) + ( \logicBox|Add10~47  ) + ( \logicBox|Add10~46  ))
// \logicBox|Add10~18  = CARRY(( !\logicBox|Add9~17_sumout  $ (\muxSrc|Mux7~4_combout ) ) + ( \logicBox|Add10~47  ) + ( \logicBox|Add10~46  ))
// \logicBox|Add10~19  = SHARE((!\logicBox|Add9~17_sumout  & \muxSrc|Mux7~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~17_sumout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~46 ),
	.sharein(\logicBox|Add10~47 ),
	.combout(),
	.sumout(\logicBox|Add10~17_sumout ),
	.cout(\logicBox|Add10~18 ),
	.shareout(\logicBox|Add10~19 ));
// synopsys translate_off
defparam \logicBox|Add10~17 .extended_lut = "off";
defparam \logicBox|Add10~17 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N39
cyclonev_lcell_comb \logicBox|Selector7~7 (
// Equation(s):
// \logicBox|Selector7~7_combout  = ( \logicBox|Add0~17_sumout  & ( \logicBox|Add10~17_sumout  & ( (!\Instr_Reg|Opcode [7] $ (!\Instr_Reg|Opcode [6])) # (\muxSrc|Mux7~4_combout ) ) ) ) # ( !\logicBox|Add0~17_sumout  & ( \logicBox|Add10~17_sumout  & ( 
// (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & \muxSrc|Mux7~4_combout )) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # (\muxSrc|Mux7~4_combout ))) ) ) ) # ( \logicBox|Add0~17_sumout  & ( !\logicBox|Add10~17_sumout  & ( (!\Instr_Reg|Opcode 
// [7] & ((\muxSrc|Mux7~4_combout ) # (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6] & \muxSrc|Mux7~4_combout )) ) ) ) # ( !\logicBox|Add0~17_sumout  & ( !\logicBox|Add10~17_sumout  & ( (\muxSrc|Mux7~4_combout  & 
// (!\Instr_Reg|Opcode [7] $ (\Instr_Reg|Opcode [6]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(gnd),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(!\logicBox|Add0~17_sumout ),
	.dataf(!\logicBox|Add10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~7 .extended_lut = "off";
defparam \logicBox|Selector7~7 .lut_mask = 64'h009922BB44DD66FF;
defparam \logicBox|Selector7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N11
dffeas \registers|r[9][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][8] .is_wysiwyg = "true";
defparam \registers|r[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N33
cyclonev_lcell_comb \registers|r[8][8]~feeder (
// Equation(s):
// \registers|r[8][8]~feeder_combout  = ( \phoneCntl|mux_out[8]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[8]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][8]~feeder .extended_lut = "off";
defparam \registers|r[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N35
dffeas \registers|r[8][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][8] .is_wysiwyg = "true";
defparam \registers|r[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N38
dffeas \registers|r[10][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][8] .is_wysiwyg = "true";
defparam \registers|r[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N27
cyclonev_lcell_comb \muxDst|Mux7~2 (
// Equation(s):
// \muxDst|Mux7~2_combout  = ( \registers|r[10][8]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[11][8]~q ) ) ) ) # ( !\registers|r[10][8]~q  & ( \Instr_Reg|RdstOut [1] & ( (\registers|r[11][8]~q  & \Instr_Reg|RdstOut [0]) ) ) ) 
// # ( \registers|r[10][8]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[8][8]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[9][8]~q )) ) ) ) # ( !\registers|r[10][8]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut 
// [0] & ((\registers|r[8][8]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[9][8]~q )) ) ) )

	.dataa(!\registers|r[11][8]~q ),
	.datab(!\registers|r[9][8]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[8][8]~q ),
	.datae(!\registers|r[10][8]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~2 .extended_lut = "off";
defparam \muxDst|Mux7~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \muxDst|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y24_N44
dffeas \registers|r[0][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][8] .is_wysiwyg = "true";
defparam \registers|r[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N20
dffeas \registers|r[1][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][8] .is_wysiwyg = "true";
defparam \registers|r[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N12
cyclonev_lcell_comb \registers|r[2][8]~feeder (
// Equation(s):
// \registers|r[2][8]~feeder_combout  = ( \phoneCntl|mux_out[8]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[8]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][8]~feeder .extended_lut = "off";
defparam \registers|r[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N14
dffeas \registers|r[2][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][8] .is_wysiwyg = "true";
defparam \registers|r[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N3
cyclonev_lcell_comb \registers|r[3][8]~feeder (
// Equation(s):
// \registers|r[3][8]~feeder_combout  = ( \phoneCntl|mux_out[8]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[8]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][8]~feeder .extended_lut = "off";
defparam \registers|r[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N5
dffeas \registers|r[3][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][8] .is_wysiwyg = "true";
defparam \registers|r[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N21
cyclonev_lcell_comb \muxDst|Mux7~0 (
// Equation(s):
// \muxDst|Mux7~0_combout  = ( \registers|r[2][8]~q  & ( \registers|r[3][8]~q  & ( ((!\Instr_Reg|RdstOut [0] & (\registers|r[0][8]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[1][8]~q )))) # (\Instr_Reg|RdstOut [1]) ) ) ) # ( !\registers|r[2][8]~q  & ( 
// \registers|r[3][8]~q  & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[0][8]~q  & ((!\Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1]) # (\registers|r[1][8]~q )))) ) ) ) # ( \registers|r[2][8]~q  & ( !\registers|r[3][8]~q  & ( 
// (!\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\registers|r[0][8]~q ))) # (\Instr_Reg|RdstOut [0] & (((\registers|r[1][8]~q  & !\Instr_Reg|RdstOut [1])))) ) ) ) # ( !\registers|r[2][8]~q  & ( !\registers|r[3][8]~q  & ( (!\Instr_Reg|RdstOut [1] 
// & ((!\Instr_Reg|RdstOut [0] & (\registers|r[0][8]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[1][8]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[0][8]~q ),
	.datac(!\registers|r[1][8]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[2][8]~q ),
	.dataf(!\registers|r[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~0 .extended_lut = "off";
defparam \muxDst|Mux7~0 .lut_mask = 64'h270027AA275527FF;
defparam \muxDst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N2
dffeas \registers|r[14][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][8] .is_wysiwyg = "true";
defparam \registers|r[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N45
cyclonev_lcell_comb \registers|r[12][8]~feeder (
// Equation(s):
// \registers|r[12][8]~feeder_combout  = ( \phoneCntl|mux_out[8]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[8]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[12][8]~feeder .extended_lut = "off";
defparam \registers|r[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N47
dffeas \registers|r[12][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][8] .is_wysiwyg = "true";
defparam \registers|r[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N14
dffeas \registers|r[15][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][8] .is_wysiwyg = "true";
defparam \registers|r[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N26
dffeas \registers|r[13][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][8] .is_wysiwyg = "true";
defparam \registers|r[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N51
cyclonev_lcell_comb \muxDst|Mux7~3 (
// Equation(s):
// \muxDst|Mux7~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[15][8]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[13][8]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & 
// ( \registers|r[14][8]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[12][8]~q  ) ) )

	.dataa(!\registers|r[14][8]~q ),
	.datab(!\registers|r[12][8]~q ),
	.datac(!\registers|r[15][8]~q ),
	.datad(!\registers|r[13][8]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~3 .extended_lut = "off";
defparam \muxDst|Mux7~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \muxDst|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N38
dffeas \registers|r[5][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][8] .is_wysiwyg = "true";
defparam \registers|r[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y24_N32
dffeas \registers|r[4][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][8] .is_wysiwyg = "true";
defparam \registers|r[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y22_N17
dffeas \registers|r[7][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][8] .is_wysiwyg = "true";
defparam \registers|r[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N31
dffeas \registers|r[6][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][8] .is_wysiwyg = "true";
defparam \registers|r[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N39
cyclonev_lcell_comb \muxDst|Mux7~1 (
// Equation(s):
// \muxDst|Mux7~1_combout  = ( \Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[7][8]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[6][8]~q  ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & ( 
// \registers|r[5][8]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & ( \registers|r[4][8]~q  ) ) )

	.dataa(!\registers|r[5][8]~q ),
	.datab(!\registers|r[4][8]~q ),
	.datac(!\registers|r[7][8]~q ),
	.datad(!\registers|r[6][8]~q ),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~1 .extended_lut = "off";
defparam \muxDst|Mux7~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \muxDst|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N18
cyclonev_lcell_comb \muxDst|Mux7~4 (
// Equation(s):
// \muxDst|Mux7~4_combout  = ( \muxDst|Mux7~3_combout  & ( \muxDst|Mux7~1_combout  & ( ((!\Instr_Reg|RdstOut [3] & ((\muxDst|Mux7~0_combout ))) # (\Instr_Reg|RdstOut [3] & (\muxDst|Mux7~2_combout ))) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( 
// !\muxDst|Mux7~3_combout  & ( \muxDst|Mux7~1_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2]) # (\muxDst|Mux7~0_combout )))) # (\Instr_Reg|RdstOut [3] & (\muxDst|Mux7~2_combout  & ((!\Instr_Reg|RdstOut [2])))) ) ) ) # ( 
// \muxDst|Mux7~3_combout  & ( !\muxDst|Mux7~1_combout  & ( (!\Instr_Reg|RdstOut [3] & (((\muxDst|Mux7~0_combout  & !\Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])) # (\muxDst|Mux7~2_combout ))) ) ) ) # ( 
// !\muxDst|Mux7~3_combout  & ( !\muxDst|Mux7~1_combout  & ( (!\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\muxDst|Mux7~0_combout ))) # (\Instr_Reg|RdstOut [3] & (\muxDst|Mux7~2_combout )))) ) ) )

	.dataa(!\muxDst|Mux7~2_combout ),
	.datab(!\Instr_Reg|RdstOut [3]),
	.datac(!\muxDst|Mux7~0_combout ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\muxDst|Mux7~3_combout ),
	.dataf(!\muxDst|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux7~4 .extended_lut = "off";
defparam \muxDst|Mux7~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \muxDst|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N30
cyclonev_lcell_comb \logicBox|Add1~49 (
// Equation(s):
// \logicBox|Add1~49_sumout  = SUM(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add1~50  = CARRY(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~49_sumout ),
	.cout(\logicBox|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~49 .extended_lut = "off";
defparam \logicBox|Add1~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N33
cyclonev_lcell_comb \logicBox|Add1~53 (
// Equation(s):
// \logicBox|Add1~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux14~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add1~50  ))
// \logicBox|Add1~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux14~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add1~50  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~53_sumout ),
	.cout(\logicBox|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~53 .extended_lut = "off";
defparam \logicBox|Add1~53 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N36
cyclonev_lcell_comb \logicBox|Add1~57 (
// Equation(s):
// \logicBox|Add1~57_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add1~54  ))
// \logicBox|Add1~58  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( \muxSrc|Mux13~4_combout  ) + ( \logicBox|Add1~54  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~57_sumout ),
	.cout(\logicBox|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~57 .extended_lut = "off";
defparam \logicBox|Add1~57 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N39
cyclonev_lcell_comb \logicBox|Add1~61 (
// Equation(s):
// \logicBox|Add1~61_sumout  = SUM(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add1~58  ))
// \logicBox|Add1~62  = CARRY(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add1~58  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~61_sumout ),
	.cout(\logicBox|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~61 .extended_lut = "off";
defparam \logicBox|Add1~61 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N42
cyclonev_lcell_comb \logicBox|Add1~33 (
// Equation(s):
// \logicBox|Add1~33_sumout  = SUM(( \muxSrc|Mux11~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add1~62  ))
// \logicBox|Add1~34  = CARRY(( \muxSrc|Mux11~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [4])))) ) + ( \logicBox|Add1~62  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~33_sumout ),
	.cout(\logicBox|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~33 .extended_lut = "off";
defparam \logicBox|Add1~33 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N45
cyclonev_lcell_comb \logicBox|Add1~37 (
// Equation(s):
// \logicBox|Add1~37_sumout  = SUM(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add1~34  ))
// \logicBox|Add1~38  = CARRY(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add1~34  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~37_sumout ),
	.cout(\logicBox|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~37 .extended_lut = "off";
defparam \logicBox|Add1~37 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N48
cyclonev_lcell_comb \logicBox|Add1~41 (
// Equation(s):
// \logicBox|Add1~41_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add1~38  ))
// \logicBox|Add1~42  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add1~38  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~41_sumout ),
	.cout(\logicBox|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~41 .extended_lut = "off";
defparam \logicBox|Add1~41 .lut_mask = 64'h0000FF00000001EF;
defparam \logicBox|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N51
cyclonev_lcell_comb \logicBox|Add1~45 (
// Equation(s):
// \logicBox|Add1~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~42  ))
// \logicBox|Add1~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~42  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~45_sumout ),
	.cout(\logicBox|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~45 .extended_lut = "off";
defparam \logicBox|Add1~45 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N54
cyclonev_lcell_comb \logicBox|Add1~17 (
// Equation(s):
// \logicBox|Add1~17_sumout  = SUM(( \muxSrc|Mux7~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux7~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux7~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~46  ))
// \logicBox|Add1~18  = CARRY(( \muxSrc|Mux7~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux7~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux7~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~46  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux7~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~17_sumout ),
	.cout(\logicBox|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~17 .extended_lut = "off";
defparam \logicBox|Add1~17 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N0
cyclonev_lcell_comb \logicBox|Add2~49 (
// Equation(s):
// \logicBox|Add2~49_sumout  = SUM(( \logicBox|Selector16~1_combout  ) + ( \logicBox|Add1~49_sumout  ) + ( !VCC ))
// \logicBox|Add2~50  = CARRY(( \logicBox|Selector16~1_combout  ) + ( \logicBox|Add1~49_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\logicBox|Selector16~1_combout ),
	.datac(!\logicBox|Add1~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~49_sumout ),
	.cout(\logicBox|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~49 .extended_lut = "off";
defparam \logicBox|Add2~49 .lut_mask = 64'h0000F0F000003333;
defparam \logicBox|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N3
cyclonev_lcell_comb \logicBox|Add2~53 (
// Equation(s):
// \logicBox|Add2~53_sumout  = SUM(( GND ) + ( \logicBox|Add1~53_sumout  ) + ( \logicBox|Add2~50  ))
// \logicBox|Add2~54  = CARRY(( GND ) + ( \logicBox|Add1~53_sumout  ) + ( \logicBox|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~53_sumout ),
	.cout(\logicBox|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~53 .extended_lut = "off";
defparam \logicBox|Add2~53 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N6
cyclonev_lcell_comb \logicBox|Add2~57 (
// Equation(s):
// \logicBox|Add2~57_sumout  = SUM(( GND ) + ( \logicBox|Add1~57_sumout  ) + ( \logicBox|Add2~54  ))
// \logicBox|Add2~58  = CARRY(( GND ) + ( \logicBox|Add1~57_sumout  ) + ( \logicBox|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~57_sumout ),
	.cout(\logicBox|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~57 .extended_lut = "off";
defparam \logicBox|Add2~57 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N9
cyclonev_lcell_comb \logicBox|Add2~61 (
// Equation(s):
// \logicBox|Add2~61_sumout  = SUM(( GND ) + ( \logicBox|Add1~61_sumout  ) + ( \logicBox|Add2~58  ))
// \logicBox|Add2~62  = CARRY(( GND ) + ( \logicBox|Add1~61_sumout  ) + ( \logicBox|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~61_sumout ),
	.cout(\logicBox|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~61 .extended_lut = "off";
defparam \logicBox|Add2~61 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N12
cyclonev_lcell_comb \logicBox|Add2~33 (
// Equation(s):
// \logicBox|Add2~33_sumout  = SUM(( GND ) + ( \logicBox|Add1~33_sumout  ) + ( \logicBox|Add2~62  ))
// \logicBox|Add2~34  = CARRY(( GND ) + ( \logicBox|Add1~33_sumout  ) + ( \logicBox|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~33_sumout ),
	.cout(\logicBox|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~33 .extended_lut = "off";
defparam \logicBox|Add2~33 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N15
cyclonev_lcell_comb \logicBox|Add2~37 (
// Equation(s):
// \logicBox|Add2~37_sumout  = SUM(( \logicBox|Add1~37_sumout  ) + ( GND ) + ( \logicBox|Add2~34  ))
// \logicBox|Add2~38  = CARRY(( \logicBox|Add1~37_sumout  ) + ( GND ) + ( \logicBox|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~37_sumout ),
	.cout(\logicBox|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~37 .extended_lut = "off";
defparam \logicBox|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N18
cyclonev_lcell_comb \logicBox|Add2~41 (
// Equation(s):
// \logicBox|Add2~41_sumout  = SUM(( \logicBox|Add1~41_sumout  ) + ( GND ) + ( \logicBox|Add2~38  ))
// \logicBox|Add2~42  = CARRY(( \logicBox|Add1~41_sumout  ) + ( GND ) + ( \logicBox|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~41_sumout ),
	.cout(\logicBox|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~41 .extended_lut = "off";
defparam \logicBox|Add2~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N21
cyclonev_lcell_comb \logicBox|Add2~45 (
// Equation(s):
// \logicBox|Add2~45_sumout  = SUM(( GND ) + ( \logicBox|Add1~45_sumout  ) + ( \logicBox|Add2~42  ))
// \logicBox|Add2~46  = CARRY(( GND ) + ( \logicBox|Add1~45_sumout  ) + ( \logicBox|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~45_sumout ),
	.cout(\logicBox|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~45 .extended_lut = "off";
defparam \logicBox|Add2~45 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N24
cyclonev_lcell_comb \logicBox|Add2~17 (
// Equation(s):
// \logicBox|Add2~17_sumout  = SUM(( \logicBox|Add1~17_sumout  ) + ( GND ) + ( \logicBox|Add2~46  ))
// \logicBox|Add2~18  = CARRY(( \logicBox|Add1~17_sumout  ) + ( GND ) + ( \logicBox|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~17_sumout ),
	.cout(\logicBox|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~17 .extended_lut = "off";
defparam \logicBox|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N12
cyclonev_lcell_comb \immMux|mux_out[8]~15 (
// Equation(s):
// \immMux|mux_out[8]~15_combout  = ( \state_machine|state_counter.0010~q  & ( \muxDst|Mux7~4_combout  & ( (!\state_machine|always1~0_combout ) # (\Instr_Reg|ImmOut [7]) ) ) ) # ( !\state_machine|state_counter.0010~q  & ( \muxDst|Mux7~4_combout  ) ) # ( 
// \state_machine|state_counter.0010~q  & ( !\muxDst|Mux7~4_combout  & ( (\state_machine|always1~0_combout  & \Instr_Reg|ImmOut [7]) ) ) )

	.dataa(gnd),
	.datab(!\state_machine|always1~0_combout ),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\state_machine|state_counter.0010~q ),
	.dataf(!\muxDst|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[8]~15 .extended_lut = "off";
defparam \immMux|mux_out[8]~15 .lut_mask = 64'h00000033FFFFCCFF;
defparam \immMux|mux_out[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \immMux|mux_out[6]~9 (
// Equation(s):
// \immMux|mux_out[6]~9_combout  = ( \state_machine|state_counter.0010~q  & ( (!\state_machine|always1~0_combout  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [6])) ) ) # ( !\state_machine|state_counter.0010~q  & ( 
// \muxDst|Mux9~4_combout  ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[6]~9 .extended_lut = "off";
defparam \immMux|mux_out[6]~9 .lut_mask = 64'h00FF00FF03F303F3;
defparam \immMux|mux_out[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N3
cyclonev_lcell_comb \logicBox|ShiftLeft0~6 (
// Equation(s):
// \logicBox|ShiftLeft0~6_combout  = ( !\immMux|mux_out[6]~9_combout  & ( !\immMux|mux_out[7]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immMux|mux_out[7]~8_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~6 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~6 .lut_mask = 64'hFF00FF0000000000;
defparam \logicBox|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N30
cyclonev_lcell_comb \logicBox|Add3~25 (
// Equation(s):
// \logicBox|Add3~25_sumout  = SUM(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~22  ))
// \logicBox|Add3~26  = CARRY(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~22  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~25_sumout ),
	.cout(\logicBox|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~25 .extended_lut = "off";
defparam \logicBox|Add3~25 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N30
cyclonev_lcell_comb \logicBox|Add6~21 (
// Equation(s):
// \logicBox|Add6~21_sumout  = SUM(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~18  ))
// \logicBox|Add6~22  = CARRY(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~18  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~21_sumout ),
	.cout(\logicBox|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~21 .extended_lut = "off";
defparam \logicBox|Add6~21 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N33
cyclonev_lcell_comb \logicBox|Add6~25 (
// Equation(s):
// \logicBox|Add6~25_sumout  = SUM(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~22  ))
// \logicBox|Add6~26  = CARRY(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~22  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~25_sumout ),
	.cout(\logicBox|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~25 .extended_lut = "off";
defparam \logicBox|Add6~25 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N39
cyclonev_lcell_comb \phoneCntl|mux_out[10]~84 (
// Equation(s):
// \phoneCntl|mux_out[10]~84_combout  = ( \logicBox|Add6~25_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & (\phoneCntl|mux_out[13]~25_combout  & \logicBox|Add3~25_sumout )) # (\phoneCntl|mux_out[13]~177_combout  & (!\phoneCntl|mux_out[13]~25_combout )) 
// ) ) # ( !\logicBox|Add6~25_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & (\phoneCntl|mux_out[13]~25_combout  & \logicBox|Add3~25_sumout )) ) )

	.dataa(!\phoneCntl|mux_out[13]~177_combout ),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[13]~25_combout ),
	.datad(!\logicBox|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~84 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~84 .lut_mask = 64'h000A000A505A505A;
defparam \phoneCntl|mux_out[10]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \phoneCntl|mux_out[10]~61 (
// Equation(s):
// \phoneCntl|mux_out[10]~61_combout  = ( \Instr_Reg|Opcode [4] & ( \Instr_Reg|Opcode [7] & ( \Instr_Reg|Opcode [5] ) ) ) # ( !\Instr_Reg|Opcode [4] & ( \Instr_Reg|Opcode [7] & ( (!\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [5]) ) ) ) # ( \Instr_Reg|Opcode 
// [4] & ( !\Instr_Reg|Opcode [7] & ( (\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [5]) ) ) ) # ( !\Instr_Reg|Opcode [4] & ( !\Instr_Reg|Opcode [7] & ( (\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [5]) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [4]),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~61 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~61 .lut_mask = 64'h050505050A0A0F0F;
defparam \phoneCntl|mux_out[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \flags|flags_out[0]~0 (
// Equation(s):
// \flags|flags_out[0]~0_combout  = ( !\phoneCntl|mux_out[5]~1_combout  & ( (!\Instr_Reg|ImmOut [6] & !\Instr_Reg|Opcode [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[0]~0 .extended_lut = "off";
defparam \flags|flags_out[0]~0 .lut_mask = 64'hF000F00000000000;
defparam \flags|flags_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \phoneCntl|mux_out[10]~63 (
// Equation(s):
// \phoneCntl|mux_out[10]~63_combout  = ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut [7] & !\logicBox|Selector3~6_combout ) ) ) # ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut [7] & ((!\phoneCntl|mux_out[10]~62_combout ))) # (\Instr_Reg|ImmOut [7] & 
// (\flags|flags_out[0]~0_combout )) ) )

	.dataa(!\flags|flags_out[0]~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\phoneCntl|mux_out[10]~62_combout ),
	.datad(!\logicBox|Selector3~6_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~63 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~63 .lut_mask = 64'hD1D1D1D1CC00CC00;
defparam \phoneCntl|mux_out[10]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \phoneCntl|mux_out[10]~64 (
// Equation(s):
// \phoneCntl|mux_out[10]~64_combout  = ( \phoneCntl|mux_out[10]~63_combout  & ( (!\Instr_Reg|Opcode [5]) # ((\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & !\Instr_Reg|Opcode [4]))) ) ) # ( !\phoneCntl|mux_out[10]~63_combout  & ( (!\Instr_Reg|Opcode [5] 
// & (((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & !\Instr_Reg|Opcode [4]))) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~64 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~64 .lut_mask = 64'h10AA10AABAAABAAA;
defparam \phoneCntl|mux_out[10]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N27
cyclonev_lcell_comb \phoneCntl|mux_out[10]~67 (
// Equation(s):
// \phoneCntl|mux_out[10]~67_combout  = ( !\phoneCntl|mux_out[10]~64_combout  & ( \phoneCntl|mux_out[10]~61_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\phoneCntl|mux_out[10]~61_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~67 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~67 .lut_mask = 64'h00FF00FF00000000;
defparam \phoneCntl|mux_out[10]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N33
cyclonev_lcell_comb \phoneCntl|mux_out[9]~68 (
// Equation(s):
// \phoneCntl|mux_out[9]~68_combout  = ( !\phoneCntl|mux_out[10]~67_combout  & ( (!\state_machine|state_counter.1000~q  & !\state_machine|state_counter.0101~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_machine|state_counter.1000~q ),
	.datad(!\state_machine|state_counter.0101~q ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~68 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~68 .lut_mask = 64'hF000F00000000000;
defparam \phoneCntl|mux_out[9]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N9
cyclonev_lcell_comb \phoneCntl|mux_out[9]~65 (
// Equation(s):
// \phoneCntl|mux_out[9]~65_combout  = (\phoneCntl|mux_out[10]~64_combout  & !\phoneCntl|mux_out[10]~61_combout )

	.dataa(!\phoneCntl|mux_out[10]~64_combout ),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[10]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~65 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~65 .lut_mask = 64'h5050505050505050;
defparam \phoneCntl|mux_out[9]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \phoneCntl|mux_out[13]~27 (
// Equation(s):
// \phoneCntl|mux_out[13]~27_combout  = ( \Instr_Reg|Opcode [4] & ( \Instr_Reg|Opcode [7] & ( !\Instr_Reg|Opcode [6] ) ) ) # ( \Instr_Reg|Opcode [4] & ( !\Instr_Reg|Opcode [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [4]),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~27 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~27 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \phoneCntl|mux_out[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N27
cyclonev_lcell_comb \logicBox|Add0~21 (
// Equation(s):
// \logicBox|Add0~21_sumout  = SUM(( \muxSrc|Mux6~4_combout  ) + ( GND ) + ( \logicBox|Add0~18  ))
// \logicBox|Add0~22  = CARRY(( \muxSrc|Mux6~4_combout  ) + ( GND ) + ( \logicBox|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~21_sumout ),
	.cout(\logicBox|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~21 .extended_lut = "off";
defparam \logicBox|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N30
cyclonev_lcell_comb \logicBox|Add0~25 (
// Equation(s):
// \logicBox|Add0~25_sumout  = SUM(( \muxSrc|Mux5~4_combout  ) + ( GND ) + ( \logicBox|Add0~22  ))
// \logicBox|Add0~26  = CARRY(( \muxSrc|Mux5~4_combout  ) + ( GND ) + ( \logicBox|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~25_sumout ),
	.cout(\logicBox|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~25 .extended_lut = "off";
defparam \logicBox|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N27
cyclonev_lcell_comb \logicBox|Add3~21 (
// Equation(s):
// \logicBox|Add3~21_sumout  = SUM(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~18  ))
// \logicBox|Add3~22  = CARRY(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~18  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~21_sumout ),
	.cout(\logicBox|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~21 .extended_lut = "off";
defparam \logicBox|Add3~21 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N27
cyclonev_lcell_comb \logicBox|Add4~21 (
// Equation(s):
// \logicBox|Add4~21_sumout  = SUM(( \logicBox|Add3~21_sumout  ) + ( GND ) + ( \logicBox|Add4~18  ))
// \logicBox|Add4~22  = CARRY(( \logicBox|Add3~21_sumout  ) + ( GND ) + ( \logicBox|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~21_sumout ),
	.cout(\logicBox|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~21 .extended_lut = "off";
defparam \logicBox|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N30
cyclonev_lcell_comb \logicBox|Add4~25 (
// Equation(s):
// \logicBox|Add4~25_sumout  = SUM(( GND ) + ( \logicBox|Add3~25_sumout  ) + ( \logicBox|Add4~22  ))
// \logicBox|Add4~26  = CARRY(( GND ) + ( \logicBox|Add3~25_sumout  ) + ( \logicBox|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~25_sumout ),
	.cout(\logicBox|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~25 .extended_lut = "off";
defparam \logicBox|Add4~25 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N24
cyclonev_lcell_comb \phoneCntl|mux_out[10]~86 (
// Equation(s):
// \phoneCntl|mux_out[10]~86_combout  = ( \logicBox|Add0~25_sumout  & ( \logicBox|Add4~25_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout ) # ((\immMux|mux_out[2]~4_combout  & !\phoneCntl|mux_out[13]~27_combout )) ) ) ) # ( !\logicBox|Add0~25_sumout  & ( 
// \logicBox|Add4~25_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & ((\phoneCntl|mux_out[13]~27_combout ))) # (\phoneCntl|mux_out[13]~177_combout  & (\immMux|mux_out[2]~4_combout  & !\phoneCntl|mux_out[13]~27_combout )) ) ) ) # ( 
// \logicBox|Add0~25_sumout  & ( !\logicBox|Add4~25_sumout  & ( (!\phoneCntl|mux_out[13]~27_combout  & ((!\phoneCntl|mux_out[13]~177_combout ) # (\immMux|mux_out[2]~4_combout ))) ) ) ) # ( !\logicBox|Add0~25_sumout  & ( !\logicBox|Add4~25_sumout  & ( 
// (\immMux|mux_out[2]~4_combout  & (\phoneCntl|mux_out[13]~177_combout  & !\phoneCntl|mux_out[13]~27_combout )) ) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\phoneCntl|mux_out[13]~177_combout ),
	.datad(!\phoneCntl|mux_out[13]~27_combout ),
	.datae(!\logicBox|Add0~25_sumout ),
	.dataf(!\logicBox|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~86 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~86 .lut_mask = 64'h0300F30003F0F3F0;
defparam \phoneCntl|mux_out[10]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N57
cyclonev_lcell_comb \phoneCntl|mux_out[10]~87 (
// Equation(s):
// \phoneCntl|mux_out[10]~87_combout  = ( \phoneCntl|mux_out[10]~86_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q  & ((\phoneCntl|mux_out[10]~67_combout ))) # (\state_machine|state_counter.0101~q  & 
// (\memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout )))) ) ) # ( !\phoneCntl|mux_out[10]~86_combout  & ( (\memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  & (!\state_machine|state_counter.1000~q  & 
// \state_machine|state_counter.0101~q )) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datab(!\phoneCntl|mux_out[10]~67_combout ),
	.datac(!\state_machine|state_counter.1000~q ),
	.datad(!\state_machine|state_counter.0101~q ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~87 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~87 .lut_mask = 64'h0050005030503050;
defparam \phoneCntl|mux_out[10]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N27
cyclonev_lcell_comb \logicBox|Add9~21 (
// Equation(s):
// \logicBox|Add9~21_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~18  ))
// \logicBox|Add9~22  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~18  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~21_sumout ),
	.cout(\logicBox|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~21 .extended_lut = "off";
defparam \logicBox|Add9~21 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N30
cyclonev_lcell_comb \logicBox|Add9~25 (
// Equation(s):
// \logicBox|Add9~25_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~22  ))
// \logicBox|Add9~26  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~22  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~25_sumout ),
	.cout(\logicBox|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~25 .extended_lut = "off";
defparam \logicBox|Add9~25 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N27
cyclonev_lcell_comb \logicBox|Add10~21 (
// Equation(s):
// \logicBox|Add10~21_sumout  = SUM(( !\logicBox|Add9~21_sumout  $ (\muxSrc|Mux6~4_combout ) ) + ( \logicBox|Add10~19  ) + ( \logicBox|Add10~18  ))
// \logicBox|Add10~22  = CARRY(( !\logicBox|Add9~21_sumout  $ (\muxSrc|Mux6~4_combout ) ) + ( \logicBox|Add10~19  ) + ( \logicBox|Add10~18  ))
// \logicBox|Add10~23  = SHARE((!\logicBox|Add9~21_sumout  & \muxSrc|Mux6~4_combout ))

	.dataa(gnd),
	.datab(!\logicBox|Add9~21_sumout ),
	.datac(gnd),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~18 ),
	.sharein(\logicBox|Add10~19 ),
	.combout(),
	.sumout(\logicBox|Add10~21_sumout ),
	.cout(\logicBox|Add10~22 ),
	.shareout(\logicBox|Add10~23 ));
// synopsys translate_off
defparam \logicBox|Add10~21 .extended_lut = "off";
defparam \logicBox|Add10~21 .lut_mask = 64'h000000CC0000CC33;
defparam \logicBox|Add10~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N30
cyclonev_lcell_comb \logicBox|Add10~25 (
// Equation(s):
// \logicBox|Add10~25_sumout  = SUM(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add9~25_sumout ) ) + ( \logicBox|Add10~23  ) + ( \logicBox|Add10~22  ))
// \logicBox|Add10~26  = CARRY(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add9~25_sumout ) ) + ( \logicBox|Add10~23  ) + ( \logicBox|Add10~22  ))
// \logicBox|Add10~27  = SHARE((\muxSrc|Mux5~4_combout  & !\logicBox|Add9~25_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(!\logicBox|Add9~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~22 ),
	.sharein(\logicBox|Add10~23 ),
	.combout(),
	.sumout(\logicBox|Add10~25_sumout ),
	.cout(\logicBox|Add10~26 ),
	.shareout(\logicBox|Add10~27 ));
// synopsys translate_off
defparam \logicBox|Add10~25 .extended_lut = "off";
defparam \logicBox|Add10~25 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N48
cyclonev_lcell_comb \phoneCntl|mux_out[10]~85 (
// Equation(s):
// \phoneCntl|mux_out[10]~85_combout  = ( \muxSrc|Mux5~4_combout  & ( \logicBox|Add10~25_sumout  & ( (!\phoneCntl|mux_out[10]~64_combout ) # (\phoneCntl|mux_out[10]~61_combout ) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( \logicBox|Add10~25_sumout  & ( 
// \phoneCntl|mux_out[10]~61_combout  ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\logicBox|Add10~25_sumout  & ( (!\phoneCntl|mux_out[10]~64_combout  & !\phoneCntl|mux_out[10]~61_combout ) ) ) )

	.dataa(gnd),
	.datab(!\phoneCntl|mux_out[10]~64_combout ),
	.datac(!\phoneCntl|mux_out[10]~61_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\logicBox|Add10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~85 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~85 .lut_mask = 64'h0000C0C00F0FCFCF;
defparam \phoneCntl|mux_out[10]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N18
cyclonev_lcell_comb \logicBox|ShiftLeft0~15 (
// Equation(s):
// \logicBox|ShiftLeft0~15_combout  = ( \muxSrc|Mux10~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout ) # (\muxSrc|Mux12~4_combout ) ) ) ) # ( !\muxSrc|Mux10~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( 
// (\muxSrc|Mux12~4_combout  & \immMux|mux_out[1]~2_combout ) ) ) ) # ( \muxSrc|Mux10~4_combout  & ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux9~4_combout ))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux11~4_combout 
// )) ) ) ) # ( !\muxSrc|Mux10~4_combout  & ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux9~4_combout ))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux11~4_combout )) ) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\muxSrc|Mux10~4_combout ),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~15 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~15 .lut_mask = 64'h33553355000FFF0F;
defparam \logicBox|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N33
cyclonev_lcell_comb \phoneCntl|mux_out[13]~7 (
// Equation(s):
// \phoneCntl|mux_out[13]~7_combout  = ( !\Instr_Reg|ImmOut [4] & ( \Instr_Reg|Opcode [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~7 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \phoneCntl|mux_out[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N54
cyclonev_lcell_comb \phoneCntl|mux_out[13]~21 (
// Equation(s):
// \phoneCntl|mux_out[13]~21_combout  = ( \logicBox|ShiftLeft0~7_combout  & ( \phoneCntl|mux_out[13]~7_combout  & ( (!\Instr_Reg|ImmOut [6]) # ((\logicBox|ShiftLeft0~6_combout  & (\logicBox|ShiftLeft0~5_combout  & \logicBox|ShiftLeft0~8_combout ))) ) ) ) # ( 
// !\logicBox|ShiftLeft0~7_combout  & ( \phoneCntl|mux_out[13]~7_combout  & ( !\Instr_Reg|ImmOut [6] ) ) )

	.dataa(!\logicBox|ShiftLeft0~6_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|ShiftLeft0~5_combout ),
	.datad(!\logicBox|ShiftLeft0~8_combout ),
	.datae(!\logicBox|ShiftLeft0~7_combout ),
	.dataf(!\phoneCntl|mux_out[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~21 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~21 .lut_mask = 64'h00000000CCCCCCCD;
defparam \phoneCntl|mux_out[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N12
cyclonev_lcell_comb \logicBox|ShiftLeft0~14 (
// Equation(s):
// \logicBox|ShiftLeft0~14_combout  = ( \muxSrc|Mux5~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux6~4_combout ))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) ) ) ) # ( 
// !\muxSrc|Mux5~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux6~4_combout ))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\immMux|mux_out[0]~1_combout 
//  & ( (!\immMux|mux_out[1]~2_combout ) # (\muxSrc|Mux7~4_combout ) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( !\immMux|mux_out[0]~1_combout  & ( (\immMux|mux_out[1]~2_combout  & \muxSrc|Mux7~4_combout ) ) ) )

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~14 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~14 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \logicBox|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N24
cyclonev_lcell_comb \phoneCntl|mux_out[10]~73 (
// Equation(s):
// \phoneCntl|mux_out[10]~73_combout  = ( \phoneCntl|mux_out[13]~21_combout  & ( \logicBox|ShiftLeft0~14_combout  & ( (!\immMux|mux_out[3]~3_combout  & ((!\immMux|mux_out[2]~4_combout ) # ((\logicBox|ShiftLeft0~15_combout )))) # (\immMux|mux_out[3]~3_combout 
//  & (!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~16_combout )))) ) ) ) # ( !\phoneCntl|mux_out[13]~21_combout  & ( \logicBox|ShiftLeft0~14_combout  & ( (!\immMux|mux_out[2]~4_combout  & ((!\immMux|mux_out[3]~3_combout ) # 
// ((\logicBox|ShiftLeft0~16_combout )))) # (\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftLeft0~15_combout )))) ) ) ) # ( \phoneCntl|mux_out[13]~21_combout  & ( !\logicBox|ShiftLeft0~14_combout  & ( (!\immMux|mux_out[3]~3_combout  & 
// (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~15_combout ))) # (\immMux|mux_out[3]~3_combout  & (!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~16_combout )))) ) ) ) # ( !\phoneCntl|mux_out[13]~21_combout  & ( 
// !\logicBox|ShiftLeft0~14_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\immMux|mux_out[3]~3_combout  & ((\logicBox|ShiftLeft0~16_combout )))) # (\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftLeft0~15_combout )))) ) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|ShiftLeft0~15_combout ),
	.datad(!\logicBox|ShiftLeft0~16_combout ),
	.datae(!\phoneCntl|mux_out[13]~21_combout ),
	.dataf(!\logicBox|ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~73 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~73 .lut_mask = 64'h034702468BCF8ACE;
defparam \phoneCntl|mux_out[10]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N15
cyclonev_lcell_comb \phoneCntl|mux_out[9]~70 (
// Equation(s):
// \phoneCntl|mux_out[9]~70_combout  = ( \logicBox|Add0~21_sumout  & ( \logicBox|Add4~21_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout ) # ((!\phoneCntl|mux_out[13]~27_combout  & \immMux|mux_out[1]~2_combout )) ) ) ) # ( !\logicBox|Add0~21_sumout  & ( 
// \logicBox|Add4~21_sumout  & ( (!\phoneCntl|mux_out[13]~27_combout  & (\immMux|mux_out[1]~2_combout  & \phoneCntl|mux_out[13]~177_combout )) # (\phoneCntl|mux_out[13]~27_combout  & ((!\phoneCntl|mux_out[13]~177_combout ))) ) ) ) # ( 
// \logicBox|Add0~21_sumout  & ( !\logicBox|Add4~21_sumout  & ( (!\phoneCntl|mux_out[13]~27_combout  & ((!\phoneCntl|mux_out[13]~177_combout ) # (\immMux|mux_out[1]~2_combout ))) ) ) ) # ( !\logicBox|Add0~21_sumout  & ( !\logicBox|Add4~21_sumout  & ( 
// (!\phoneCntl|mux_out[13]~27_combout  & (\immMux|mux_out[1]~2_combout  & \phoneCntl|mux_out[13]~177_combout )) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~27_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\phoneCntl|mux_out[13]~177_combout ),
	.datae(!\logicBox|Add0~21_sumout ),
	.dataf(!\logicBox|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~70 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~70 .lut_mask = 64'h000AAA0A550AFF0A;
defparam \phoneCntl|mux_out[9]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N30
cyclonev_lcell_comb \phoneCntl|mux_out[9]~71 (
// Equation(s):
// \phoneCntl|mux_out[9]~71_combout  = ( \phoneCntl|mux_out[9]~70_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q  & (\phoneCntl|mux_out[10]~67_combout )) # (\state_machine|state_counter.0101~q  & 
// ((\memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ))))) ) ) # ( !\phoneCntl|mux_out[9]~70_combout  & ( (!\state_machine|state_counter.1000~q  & (\state_machine|state_counter.0101~q  & 
// \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout )) ) )

	.dataa(!\phoneCntl|mux_out[10]~67_combout ),
	.datab(!\state_machine|state_counter.1000~q ),
	.datac(!\state_machine|state_counter.0101~q ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[9]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~71 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~71 .lut_mask = 64'h000C000C404C404C;
defparam \phoneCntl|mux_out[9]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N45
cyclonev_lcell_comb \phoneCntl|mux_out[9]~66 (
// Equation(s):
// \phoneCntl|mux_out[9]~66_combout  = ( \logicBox|Add6~21_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & (\logicBox|Add3~21_sumout  & \phoneCntl|mux_out[13]~25_combout )) # (\phoneCntl|mux_out[13]~177_combout  & ((!\phoneCntl|mux_out[13]~25_combout ))) 
// ) ) # ( !\logicBox|Add6~21_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & (\logicBox|Add3~21_sumout  & \phoneCntl|mux_out[13]~25_combout )) ) )

	.dataa(!\phoneCntl|mux_out[13]~177_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add3~21_sumout ),
	.datad(!\phoneCntl|mux_out[13]~25_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~66 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~66 .lut_mask = 64'h000A000A550A550A;
defparam \phoneCntl|mux_out[9]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N36
cyclonev_lcell_comb \phoneCntl|mux_out[9]~69 (
// Equation(s):
// \phoneCntl|mux_out[9]~69_combout  = ( \logicBox|Add10~21_sumout  & ( ((!\phoneCntl|mux_out[10]~64_combout  & \muxSrc|Mux6~4_combout )) # (\phoneCntl|mux_out[10]~61_combout ) ) ) # ( !\logicBox|Add10~21_sumout  & ( (!\phoneCntl|mux_out[10]~64_combout  & 
// (!\phoneCntl|mux_out[10]~61_combout  & \muxSrc|Mux6~4_combout )) ) )

	.dataa(!\phoneCntl|mux_out[10]~64_combout ),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[10]~61_combout ),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add10~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~69 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~69 .lut_mask = 64'h00A000A00FAF0FAF;
defparam \phoneCntl|mux_out[9]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N3
cyclonev_lcell_comb \immMux|mux_out[9]~14 (
// Equation(s):
// \immMux|mux_out[9]~14_combout  = ( \state_machine|state_counter.0010~q  & ( \muxDst|Mux6~4_combout  & ( (!\state_machine|always1~0_combout ) # (\Instr_Reg|ImmOut [7]) ) ) ) # ( !\state_machine|state_counter.0010~q  & ( \muxDst|Mux6~4_combout  ) ) # ( 
// \state_machine|state_counter.0010~q  & ( !\muxDst|Mux6~4_combout  & ( (\state_machine|always1~0_combout  & \Instr_Reg|ImmOut [7]) ) ) )

	.dataa(gnd),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(gnd),
	.datae(!\state_machine|state_counter.0010~q ),
	.dataf(!\muxDst|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[9]~14 .extended_lut = "off";
defparam \immMux|mux_out[9]~14 .lut_mask = 64'h00000303FFFFCFCF;
defparam \immMux|mux_out[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N39
cyclonev_lcell_comb \logicBox|ShiftLeft0~11 (
// Equation(s):
// \logicBox|ShiftLeft0~11_combout  = ( \muxSrc|Mux14~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & ((!\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux15~4_combout ))) ) ) # ( !\muxSrc|Mux14~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & 
// (\muxSrc|Mux15~4_combout  & \immMux|mux_out[0]~1_combout )) ) )

	.dataa(!\immMux|mux_out[1]~2_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~11 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~11 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \logicBox|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N6
cyclonev_lcell_comb \logicBox|ShiftLeft0~10 (
// Equation(s):
// \logicBox|ShiftLeft0~10_combout  = ( \muxSrc|Mux11~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux12~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux13~4_combout ))) ) ) ) # ( 
// !\muxSrc|Mux11~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux12~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux13~4_combout ))) ) ) ) # ( \muxSrc|Mux11~4_combout  & ( 
// !\immMux|mux_out[1]~2_combout  & ( (\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux10~4_combout ) ) ) ) # ( !\muxSrc|Mux11~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (\muxSrc|Mux10~4_combout  & !\immMux|mux_out[0]~1_combout ) ) ) )

	.dataa(!\muxSrc|Mux12~4_combout ),
	.datab(!\muxSrc|Mux10~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(!\muxSrc|Mux11~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~10 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~10 .lut_mask = 64'h30303F3F505F505F;
defparam \logicBox|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N33
cyclonev_lcell_comb \logicBox|ShiftLeft0~9 (
// Equation(s):
// \logicBox|ShiftLeft0~9_combout  = ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux9~4_combout  & ( (\muxSrc|Mux8~4_combout ) # (\immMux|mux_out[0]~1_combout ) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux9~4_combout  & ( 
// (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux6~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux7~4_combout ))) ) ) ) # ( \immMux|mux_out[1]~2_combout  & ( !\muxSrc|Mux9~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & \muxSrc|Mux8~4_combout 
// ) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\muxSrc|Mux9~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux6~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux7~4_combout ))) ) ) )

	.dataa(!\muxSrc|Mux6~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~9 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~9 .lut_mask = 64'h44770C0C44773F3F;
defparam \logicBox|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N42
cyclonev_lcell_comb \phoneCntl|mux_out[9]~48 (
// Equation(s):
// \phoneCntl|mux_out[9]~48_combout  = ( \phoneCntl|mux_out[13]~21_combout  & ( \logicBox|ShiftLeft0~9_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftLeft0~10_combout )))) # (\immMux|mux_out[3]~3_combout  
// & (\logicBox|ShiftLeft0~11_combout  & ((!\immMux|mux_out[2]~4_combout )))) ) ) ) # ( !\phoneCntl|mux_out[13]~21_combout  & ( \logicBox|ShiftLeft0~9_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((!\immMux|mux_out[3]~3_combout )) # 
// (\logicBox|ShiftLeft0~11_combout ))) # (\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftLeft0~10_combout )))) ) ) ) # ( \phoneCntl|mux_out[13]~21_combout  & ( !\logicBox|ShiftLeft0~9_combout  & ( (!\immMux|mux_out[3]~3_combout  & 
// (((\logicBox|ShiftLeft0~10_combout  & \immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[3]~3_combout  & (\logicBox|ShiftLeft0~11_combout  & ((!\immMux|mux_out[2]~4_combout )))) ) ) ) # ( !\phoneCntl|mux_out[13]~21_combout  & ( 
// !\logicBox|ShiftLeft0~9_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~11_combout  & ((\immMux|mux_out[3]~3_combout )))) # (\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftLeft0~10_combout )))) ) ) )

	.dataa(!\logicBox|ShiftLeft0~11_combout ),
	.datab(!\logicBox|ShiftLeft0~10_combout ),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(!\phoneCntl|mux_out[13]~21_combout ),
	.dataf(!\logicBox|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~48 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~48 .lut_mask = 64'h05330530F533F530;
defparam \phoneCntl|mux_out[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N57
cyclonev_lcell_comb \logicBox|Add1~21 (
// Equation(s):
// \logicBox|Add1~21_sumout  = SUM(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux6~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux6~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~18  ))
// \logicBox|Add1~22  = CARRY(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux6~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux6~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~18  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux6~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~21_sumout ),
	.cout(\logicBox|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~21 .extended_lut = "off";
defparam \logicBox|Add1~21 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N21
cyclonev_lcell_comb \phoneCntl|mux_out[10]~160 (
// Equation(s):
// \phoneCntl|mux_out[10]~160_combout  = ( \Instr_Reg|ImmOut [4] & ( (\Instr_Reg|ImmOut [5] & (((\Instr_Reg|Opcode [7] & \immMux|mux_out[3]~3_combout )) # (\Instr_Reg|ImmOut [6]))) ) ) # ( !\Instr_Reg|ImmOut [4] & ( (\Instr_Reg|Opcode [7] & 
// (((\immMux|mux_out[3]~3_combout  & \Instr_Reg|ImmOut [5])) # (\Instr_Reg|ImmOut [6]))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~160 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~160 .lut_mask = 64'h1115111500370037;
defparam \phoneCntl|mux_out[10]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \phoneCntl|mux_out[9]~51 (
// Equation(s):
// \phoneCntl|mux_out[9]~51_combout  = ( \Instr_Reg|ImmOut [5] & ( \immMux|mux_out[9]~14_combout  & ( (!\Instr_Reg|ImmOut [4]) # (!\muxSrc|Mux6~4_combout ) ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( \immMux|mux_out[9]~14_combout  & ( (!\Instr_Reg|ImmOut [4]) # 
// (\muxSrc|Mux6~4_combout ) ) ) ) # ( \Instr_Reg|ImmOut [5] & ( !\immMux|mux_out[9]~14_combout  & ( \muxSrc|Mux6~4_combout  ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( !\immMux|mux_out[9]~14_combout  & ( (!\Instr_Reg|ImmOut [4] & \muxSrc|Mux6~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\immMux|mux_out[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~51 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~51 .lut_mask = 64'h0C0C0F0FCFCFFCFC;
defparam \phoneCntl|mux_out[9]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N33
cyclonev_lcell_comb \phoneCntl|mux_out[13]~3 (
// Equation(s):
// \phoneCntl|mux_out[13]~3_combout  = ( \Instr_Reg|Opcode [7] & ( !\Instr_Reg|ImmOut [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~3 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \phoneCntl|mux_out[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N27
cyclonev_lcell_comb \logicBox|ShiftRight1~0 (
// Equation(s):
// \logicBox|ShiftRight1~0_combout  = ( \Instr_Reg|ImmOut [0] & ( \muxSrc|Mux1~4_combout  & ( (((\state_machine|always1~0_combout  & \state_machine|state_counter.0010~q )) # (\muxSrc|Mux2~4_combout )) # (\muxDst|Mux15~4_combout ) ) ) ) # ( !\Instr_Reg|ImmOut 
// [0] & ( \muxSrc|Mux1~4_combout  & ( ((\muxDst|Mux15~4_combout  & ((!\state_machine|always1~0_combout ) # (!\state_machine|state_counter.0010~q )))) # (\muxSrc|Mux2~4_combout ) ) ) ) # ( \Instr_Reg|ImmOut [0] & ( !\muxSrc|Mux1~4_combout  & ( 
// (!\muxDst|Mux15~4_combout  & (\muxSrc|Mux2~4_combout  & ((!\state_machine|always1~0_combout ) # (!\state_machine|state_counter.0010~q )))) ) ) ) # ( !\Instr_Reg|ImmOut [0] & ( !\muxSrc|Mux1~4_combout  & ( (\muxSrc|Mux2~4_combout  & 
// ((!\muxDst|Mux15~4_combout ) # ((\state_machine|always1~0_combout  & \state_machine|state_counter.0010~q )))) ) ) )

	.dataa(!\muxDst|Mux15~4_combout ),
	.datab(!\muxSrc|Mux2~4_combout ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\state_machine|state_counter.0010~q ),
	.datae(!\Instr_Reg|ImmOut [0]),
	.dataf(!\muxSrc|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~0 .extended_lut = "off";
defparam \logicBox|ShiftRight1~0 .lut_mask = 64'h222322207773777F;
defparam \logicBox|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N45
cyclonev_lcell_comb \logicBox|ShiftRight1~1 (
// Equation(s):
// \logicBox|ShiftRight1~1_combout  = ( \logicBox|ShiftRight1~0_combout  & ( (!\immMux|mux_out[1]~2_combout ) # ((!\immMux|mux_out[0]~1_combout  & \muxSrc|Mux0~4_combout )) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( (\immMux|mux_out[1]~2_combout  & 
// (!\immMux|mux_out[0]~1_combout  & \muxSrc|Mux0~4_combout )) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~1 .extended_lut = "off";
defparam \logicBox|ShiftRight1~1 .lut_mask = 64'h00300030CCFCCCFC;
defparam \logicBox|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N57
cyclonev_lcell_comb \logicBox|ShiftRight3~1 (
// Equation(s):
// \logicBox|ShiftRight3~1_combout  = ( \logicBox|ShiftRight1~0_combout  & ( (!\immMux|mux_out[1]~2_combout ) # (\muxSrc|Mux0~4_combout ) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( (\muxSrc|Mux0~4_combout  & \immMux|mux_out[1]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~1 .extended_lut = "off";
defparam \logicBox|ShiftRight3~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \logicBox|ShiftRight3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \phoneCntl|mux_out[10]~50 (
// Equation(s):
// \phoneCntl|mux_out[10]~50_combout  = ( \immMux|mux_out[3]~3_combout  & ( \Instr_Reg|Opcode [7] ) ) # ( !\immMux|mux_out[3]~3_combout  & ( (\Instr_Reg|ImmOut [5] & \Instr_Reg|Opcode [7]) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~50 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~50 .lut_mask = 64'h030303030F0F0F0F;
defparam \phoneCntl|mux_out[10]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N36
cyclonev_lcell_comb \logicBox|ShiftRight1~5 (
// Equation(s):
// \logicBox|ShiftRight1~5_combout  = ( \muxSrc|Mux3~4_combout  & ( \muxSrc|Mux4~4_combout  ) ) # ( !\muxSrc|Mux3~4_combout  & ( \muxSrc|Mux4~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux3~4_combout  & ( !\muxSrc|Mux4~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [0]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\state_machine|state_counter.0010~q ),
	.datae(!\muxSrc|Mux3~4_combout ),
	.dataf(!\muxSrc|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~5 .extended_lut = "off";
defparam \logicBox|ShiftRight1~5 .lut_mask = 64'h00000F1DF0E2FFFF;
defparam \logicBox|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N12
cyclonev_lcell_comb \logicBox|ShiftRight1~6 (
// Equation(s):
// \logicBox|ShiftRight1~6_combout  = ( \muxSrc|Mux5~4_combout  & ( \muxSrc|Mux6~4_combout  ) ) # ( !\muxSrc|Mux5~4_combout  & ( \muxSrc|Mux6~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & (!\muxDst|Mux15~4_combout )) # (\state_machine|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0]))))) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\muxSrc|Mux6~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & (\muxDst|Mux15~4_combout )) # (\state_machine|state_counter.0010~q  & ((\Instr_Reg|ImmOut [0]))))) ) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\muxSrc|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~6 .extended_lut = "off";
defparam \logicBox|ShiftRight1~6 .lut_mask = 64'h00000E1FF1E0FFFF;
defparam \logicBox|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N21
cyclonev_lcell_comb \phoneCntl|mux_out[5]~49 (
// Equation(s):
// \phoneCntl|mux_out[5]~49_combout  = ( \logicBox|ShiftRight1~6_combout  & ( (!\immMux|mux_out[1]~2_combout ) # (\logicBox|ShiftRight1~5_combout ) ) ) # ( !\logicBox|ShiftRight1~6_combout  & ( (\immMux|mux_out[1]~2_combout  & \logicBox|ShiftRight1~5_combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\logicBox|ShiftRight1~5_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~49 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~49 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \phoneCntl|mux_out[5]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \phoneCntl|mux_out[9]~161 (
// Equation(s):
// \phoneCntl|mux_out[9]~161_combout  = ( !\immMux|mux_out[2]~4_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & (((!\phoneCntl|mux_out[10]~50_combout  & (\phoneCntl|mux_out[9]~51_combout )) # (\phoneCntl|mux_out[10]~50_combout  & 
// ((\phoneCntl|mux_out[5]~49_combout )))))) # (\phoneCntl|mux_out[13]~3_combout  & (((\phoneCntl|mux_out[5]~49_combout  & ((!\phoneCntl|mux_out[10]~50_combout )))))) ) ) # ( \immMux|mux_out[2]~4_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & 
// (((!\phoneCntl|mux_out[10]~50_combout  & (\phoneCntl|mux_out[9]~51_combout )) # (\phoneCntl|mux_out[10]~50_combout  & ((\logicBox|ShiftRight3~1_combout )))))) # (\phoneCntl|mux_out[13]~3_combout  & (((\logicBox|ShiftRight1~1_combout  & 
// ((!\phoneCntl|mux_out[10]~50_combout )))))) ) )

	.dataa(!\phoneCntl|mux_out[9]~51_combout ),
	.datab(!\phoneCntl|mux_out[13]~3_combout ),
	.datac(!\logicBox|ShiftRight1~1_combout ),
	.datad(!\logicBox|ShiftRight3~1_combout ),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\phoneCntl|mux_out[10]~50_combout ),
	.datag(!\phoneCntl|mux_out[5]~49_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~161 .extended_lut = "on";
defparam \phoneCntl|mux_out[9]~161 .lut_mask = 64'h474747470C0C00CC;
defparam \phoneCntl|mux_out[9]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N54
cyclonev_lcell_comb \phoneCntl|mux_out[10]~55 (
// Equation(s):
// \phoneCntl|mux_out[10]~55_combout  = ( \logicBox|Selector4~0_combout  & ( !\Instr_Reg|ImmOut [4] ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~55 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~55 .lut_mask = 64'h00000000AAAAAAAA;
defparam \phoneCntl|mux_out[10]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N35
dffeas \registers|r[6][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][12] .is_wysiwyg = "true";
defparam \registers|r[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y22_N35
dffeas \registers|r[7][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][12] .is_wysiwyg = "true";
defparam \registers|r[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y22_N26
dffeas \registers|r[4][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][12] .is_wysiwyg = "true";
defparam \registers|r[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N56
dffeas \registers|r[5][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][12] .is_wysiwyg = "true";
defparam \registers|r[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N57
cyclonev_lcell_comb \muxDst|Mux3~1 (
// Equation(s):
// \muxDst|Mux3~1_combout  = ( \Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[7][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[6][12]~q  ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & 
// ( \registers|r[5][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & ( \registers|r[4][12]~q  ) ) )

	.dataa(!\registers|r[6][12]~q ),
	.datab(!\registers|r[7][12]~q ),
	.datac(!\registers|r[4][12]~q ),
	.datad(!\registers|r[5][12]~q ),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~1 .extended_lut = "off";
defparam \muxDst|Mux3~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \muxDst|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N20
dffeas \registers|r[0][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][12] .is_wysiwyg = "true";
defparam \registers|r[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N14
dffeas \registers|r[1][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][12] .is_wysiwyg = "true";
defparam \registers|r[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N51
cyclonev_lcell_comb \registers|r[3][12]~feeder (
// Equation(s):
// \registers|r[3][12]~feeder_combout  = ( \phoneCntl|mux_out[12]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[12]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][12]~feeder .extended_lut = "off";
defparam \registers|r[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N53
dffeas \registers|r[3][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][12] .is_wysiwyg = "true";
defparam \registers|r[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N12
cyclonev_lcell_comb \registers|r[2][12]~feeder (
// Equation(s):
// \registers|r[2][12]~feeder_combout  = ( \phoneCntl|mux_out[12]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[12]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][12]~feeder .extended_lut = "off";
defparam \registers|r[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N14
dffeas \registers|r[2][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][12] .is_wysiwyg = "true";
defparam \registers|r[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N15
cyclonev_lcell_comb \muxDst|Mux3~0 (
// Equation(s):
// \muxDst|Mux3~0_combout  = ( \Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[3][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[2][12]~q  ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & 
// ( \registers|r[1][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & ( \registers|r[0][12]~q  ) ) )

	.dataa(!\registers|r[0][12]~q ),
	.datab(!\registers|r[1][12]~q ),
	.datac(!\registers|r[3][12]~q ),
	.datad(!\registers|r[2][12]~q ),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~0 .extended_lut = "off";
defparam \muxDst|Mux3~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \muxDst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N44
dffeas \registers|r[12][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][12] .is_wysiwyg = "true";
defparam \registers|r[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y22_N38
dffeas \registers|r[15][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][12] .is_wysiwyg = "true";
defparam \registers|r[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N56
dffeas \registers|r[14][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][12] .is_wysiwyg = "true";
defparam \registers|r[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N57
cyclonev_lcell_comb \muxDst|Mux3~3 (
// Equation(s):
// \muxDst|Mux3~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[15][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[13][12]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] 
// & ( \registers|r[14][12]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[12][12]~q  ) ) )

	.dataa(!\registers|r[13][12]~q ),
	.datab(!\registers|r[12][12]~q ),
	.datac(!\registers|r[15][12]~q ),
	.datad(!\registers|r[14][12]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~3 .extended_lut = "off";
defparam \muxDst|Mux3~3 .lut_mask = 64'h333300FF55550F0F;
defparam \muxDst|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N32
dffeas \registers|r[11][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][12] .is_wysiwyg = "true";
defparam \registers|r[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y24_N44
dffeas \registers|r[9][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][12] .is_wysiwyg = "true";
defparam \registers|r[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N42
cyclonev_lcell_comb \registers|r[8][12]~feeder (
// Equation(s):
// \registers|r[8][12]~feeder_combout  = ( \phoneCntl|mux_out[12]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[12]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][12]~feeder .extended_lut = "off";
defparam \registers|r[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y21_N44
dffeas \registers|r[8][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][12] .is_wysiwyg = "true";
defparam \registers|r[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N33
cyclonev_lcell_comb \muxDst|Mux3~2 (
// Equation(s):
// \muxDst|Mux3~2_combout  = ( \registers|r[10][12]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[11][12]~q ) ) ) ) # ( !\registers|r[10][12]~q  & ( \Instr_Reg|RdstOut [1] & ( (\registers|r[11][12]~q  & \Instr_Reg|RdstOut [0]) ) 
// ) ) # ( \registers|r[10][12]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[8][12]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[9][12]~q )) ) ) ) # ( !\registers|r[10][12]~q  & ( !\Instr_Reg|RdstOut [1] & ( 
// (!\Instr_Reg|RdstOut [0] & ((\registers|r[8][12]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[9][12]~q )) ) ) )

	.dataa(!\registers|r[11][12]~q ),
	.datab(!\registers|r[9][12]~q ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\registers|r[8][12]~q ),
	.datae(!\registers|r[10][12]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~2 .extended_lut = "off";
defparam \muxDst|Mux3~2 .lut_mask = 64'h03F303F30505F5F5;
defparam \muxDst|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N6
cyclonev_lcell_comb \muxDst|Mux3~4 (
// Equation(s):
// \muxDst|Mux3~4_combout  = ( \muxDst|Mux3~3_combout  & ( \muxDst|Mux3~2_combout  & ( ((!\Instr_Reg|RdstOut [2] & ((\muxDst|Mux3~0_combout ))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux3~1_combout ))) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( 
// !\muxDst|Mux3~3_combout  & ( \muxDst|Mux3~2_combout  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\muxDst|Mux3~0_combout ))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux3~1_combout )))) # (\Instr_Reg|RdstOut [3] & (!\Instr_Reg|RdstOut [2])) ) 
// ) ) # ( \muxDst|Mux3~3_combout  & ( !\muxDst|Mux3~2_combout  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\muxDst|Mux3~0_combout ))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux3~1_combout )))) # (\Instr_Reg|RdstOut [3] & (\Instr_Reg|RdstOut 
// [2])) ) ) ) # ( !\muxDst|Mux3~3_combout  & ( !\muxDst|Mux3~2_combout  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\muxDst|Mux3~0_combout ))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux3~1_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux3~1_combout ),
	.datad(!\muxDst|Mux3~0_combout ),
	.datae(!\muxDst|Mux3~3_combout ),
	.dataf(!\muxDst|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux3~4 .extended_lut = "off";
defparam \muxDst|Mux3~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \muxDst|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N36
cyclonev_lcell_comb \immMux|mux_out[11]~12 (
// Equation(s):
// \immMux|mux_out[11]~12_combout  = ( \muxDst|Mux4~4_combout  & ( (!\state_machine|state_counter.0010~q ) # ((!\state_machine|always1~0_combout ) # (\Instr_Reg|ImmOut [7])) ) ) # ( !\muxDst|Mux4~4_combout  & ( (\state_machine|state_counter.0010~q  & 
// (\state_machine|always1~0_combout  & \Instr_Reg|ImmOut [7])) ) )

	.dataa(gnd),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\muxDst|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[11]~12 .extended_lut = "off";
defparam \immMux|mux_out[11]~12 .lut_mask = 64'h00030003FCFFFCFF;
defparam \immMux|mux_out[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N30
cyclonev_lcell_comb \logicBox|Add1~25 (
// Equation(s):
// \logicBox|Add1~25_sumout  = SUM(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux5~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux5~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~22  ))
// \logicBox|Add1~26  = CARRY(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux5~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux5~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~22  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux5~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~25_sumout ),
	.cout(\logicBox|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~25 .extended_lut = "off";
defparam \logicBox|Add1~25 .lut_mask = 64'h0000FE02000000FF;
defparam \logicBox|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N33
cyclonev_lcell_comb \logicBox|Add1~29 (
// Equation(s):
// \logicBox|Add1~29_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux4~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux4~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux4~4_combout  ) + ( \logicBox|Add1~26  ))
// \logicBox|Add1~30  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux4~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux4~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux4~4_combout  ) + ( \logicBox|Add1~26  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux4~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~29_sumout ),
	.cout(\logicBox|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~29 .extended_lut = "off";
defparam \logicBox|Add1~29 .lut_mask = 64'h0000FF00000001FD;
defparam \logicBox|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N0
cyclonev_lcell_comb \logicBox|ShiftLeft0~18 (
// Equation(s):
// \logicBox|ShiftLeft0~18_combout  = ( \muxSrc|Mux11~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( (\immMux|mux_out[1]~2_combout ) # (\muxSrc|Mux9~4_combout ) ) ) ) # ( !\muxSrc|Mux11~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( 
// (\muxSrc|Mux9~4_combout  & !\immMux|mux_out[1]~2_combout ) ) ) ) # ( \muxSrc|Mux11~4_combout  & ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux10~4_combout 
// ))) ) ) ) # ( !\muxSrc|Mux11~4_combout  & ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux10~4_combout ))) ) ) )

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(!\muxSrc|Mux10~4_combout ),
	.datac(!\muxSrc|Mux9~4_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\muxSrc|Mux11~4_combout ),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~18 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~18 .lut_mask = 64'h553355330F000FFF;
defparam \logicBox|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N18
cyclonev_lcell_comb \logicBox|ShiftLeft0~20 (
// Equation(s):
// \logicBox|ShiftLeft0~20_combout  = ( \muxSrc|Mux13~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout ) # (\muxSrc|Mux15~4_combout ) ) ) ) # ( !\muxSrc|Mux13~4_combout  & ( \immMux|mux_out[0]~1_combout  & ( 
// (\muxSrc|Mux15~4_combout  & \immMux|mux_out[1]~2_combout ) ) ) ) # ( \muxSrc|Mux13~4_combout  & ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux12~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux14~4_combout 
// ))) ) ) ) # ( !\muxSrc|Mux13~4_combout  & ( !\immMux|mux_out[0]~1_combout  & ( (!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux12~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux14~4_combout ))) ) ) )

	.dataa(!\muxSrc|Mux12~4_combout ),
	.datab(!\muxSrc|Mux15~4_combout ),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\muxSrc|Mux13~4_combout ),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~20 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~20 .lut_mask = 64'h550F550F0033FF33;
defparam \logicBox|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N18
cyclonev_lcell_comb \logicBox|ShiftLeft0~19 (
// Equation(s):
// \logicBox|ShiftLeft0~19_combout  = ( \muxSrc|Mux5~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux6~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux7~4_combout ))) ) ) ) # ( 
// !\muxSrc|Mux5~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux6~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux7~4_combout ))) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\immMux|mux_out[1]~2_combout 
//  & ( (\muxSrc|Mux4~4_combout ) # (\immMux|mux_out[0]~1_combout ) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & \muxSrc|Mux4~4_combout ) ) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\muxSrc|Mux4~4_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~19 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~19 .lut_mask = 64'h222277770A5F0A5F;
defparam \logicBox|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N12
cyclonev_lcell_comb \logicBox|ShiftLeft0~23 (
// Equation(s):
// \logicBox|ShiftLeft0~23_combout  = ( \logicBox|ShiftLeft0~19_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((!\immMux|mux_out[3]~3_combout ) # (\logicBox|ShiftLeft0~20_combout )))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~18_combout  & 
// ((!\immMux|mux_out[3]~3_combout )))) ) ) # ( !\logicBox|ShiftLeft0~19_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftLeft0~20_combout  & \immMux|mux_out[3]~3_combout )))) # (\immMux|mux_out[2]~4_combout  & 
// (\logicBox|ShiftLeft0~18_combout  & ((!\immMux|mux_out[3]~3_combout )))) ) )

	.dataa(!\logicBox|ShiftLeft0~18_combout ),
	.datab(!\logicBox|ShiftLeft0~20_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~23 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~23 .lut_mask = 64'h05300530F530F530;
defparam \logicBox|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N0
cyclonev_lcell_comb \logicBox|Selector4~8 (
// Equation(s):
// \logicBox|Selector4~8_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|ShiftLeft0~23_combout  & ( \logicBox|Selector3~3_combout  ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|ShiftLeft0~23_combout  & ( ((!\Instr_Reg|ImmOut [5] & (\muxSrc|Mux4~4_combout 
// )) # (\Instr_Reg|ImmOut [5] & ((\logicBox|Add1~29_sumout )))) # (\logicBox|Selector3~3_combout ) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|ShiftLeft0~23_combout  & ( (!\Instr_Reg|ImmOut [5] & (\muxSrc|Mux4~4_combout )) # (\Instr_Reg|ImmOut [5] & 
// ((\logicBox|Add1~29_sumout ))) ) ) )

	.dataa(!\logicBox|Selector3~3_combout ),
	.datab(!\muxSrc|Mux4~4_combout ),
	.datac(!\logicBox|Add1~29_sumout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~8 .extended_lut = "off";
defparam \logicBox|Selector4~8 .lut_mask = 64'h330F0000775F5555;
defparam \logicBox|Selector4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N0
cyclonev_lcell_comb \logicBox|Add11~57 (
// Equation(s):
// \logicBox|Add11~57_sumout  = SUM(( !\immMux|mux_out[1]~2_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux15~4_combout 
// ))) # (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add11~58  = CARRY(( !\immMux|mux_out[1]~2_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~57_sumout ),
	.cout(\logicBox|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~57 .extended_lut = "off";
defparam \logicBox|Add11~57 .lut_mask = 64'h000001EF0000FF00;
defparam \logicBox|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N3
cyclonev_lcell_comb \logicBox|Add11~1 (
// Equation(s):
// \logicBox|Add11~1_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\state_machine|always1~0_combout 
//  & (!\Instr_Reg|ImmOut [2])))) ) + ( GND ) + ( \logicBox|Add11~58  ))
// \logicBox|Add11~2  = CARRY(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux13~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux13~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [2])))) ) + ( GND ) + ( \logicBox|Add11~58  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~1_sumout ),
	.cout(\logicBox|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~1 .extended_lut = "off";
defparam \logicBox|Add11~1 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N6
cyclonev_lcell_comb \logicBox|Add11~13 (
// Equation(s):
// \logicBox|Add11~13_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [3])))) ) + ( GND ) + ( \logicBox|Add11~2  ))
// \logicBox|Add11~14  = CARRY(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux12~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux12~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [3])))) ) + ( GND ) + ( \logicBox|Add11~2  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~13_sumout ),
	.cout(\logicBox|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~13 .extended_lut = "off";
defparam \logicBox|Add11~13 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N9
cyclonev_lcell_comb \logicBox|Add11~33 (
// Equation(s):
// \logicBox|Add11~33_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [4])))) ) + ( GND ) + ( \logicBox|Add11~14  ))
// \logicBox|Add11~34  = CARRY(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux11~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux11~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [4])))) ) + ( GND ) + ( \logicBox|Add11~14  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~33_sumout ),
	.cout(\logicBox|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~33 .extended_lut = "off";
defparam \logicBox|Add11~33 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N12
cyclonev_lcell_comb \logicBox|Add11~37 (
// Equation(s):
// \logicBox|Add11~37_sumout  = SUM(( GND ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux10~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux10~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add11~34  ))
// \logicBox|Add11~38  = CARRY(( GND ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux10~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux10~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add11~34  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~37_sumout ),
	.cout(\logicBox|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~37 .extended_lut = "off";
defparam \logicBox|Add11~37 .lut_mask = 64'h000001EF00000000;
defparam \logicBox|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N15
cyclonev_lcell_comb \logicBox|Add11~41 (
// Equation(s):
// \logicBox|Add11~41_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux9~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux9~4_combout ))) # (\state_machine|always1~0_combout  
// & (!\Instr_Reg|ImmOut [6])))) ) + ( GND ) + ( \logicBox|Add11~38  ))
// \logicBox|Add11~42  = CARRY(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux9~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux9~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [6])))) ) + ( GND ) + ( \logicBox|Add11~38  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~41_sumout ),
	.cout(\logicBox|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~41 .extended_lut = "off";
defparam \logicBox|Add11~41 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N18
cyclonev_lcell_comb \logicBox|Add11~45 (
// Equation(s):
// \logicBox|Add11~45_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~42  ))
// \logicBox|Add11~46  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~42  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~45_sumout ),
	.cout(\logicBox|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~45 .extended_lut = "off";
defparam \logicBox|Add11~45 .lut_mask = 64'h0000FFFF0000FE02;
defparam \logicBox|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N21
cyclonev_lcell_comb \logicBox|Add11~49 (
// Equation(s):
// \logicBox|Add11~49_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux7~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux7~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~46  ))
// \logicBox|Add11~50  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux7~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux7~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~46  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~49_sumout ),
	.cout(\logicBox|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~49 .extended_lut = "off";
defparam \logicBox|Add11~49 .lut_mask = 64'h0000FFFF0000FE02;
defparam \logicBox|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N24
cyclonev_lcell_comb \logicBox|Add11~53 (
// Equation(s):
// \logicBox|Add11~53_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux6~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux6~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~50  ))
// \logicBox|Add11~54  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux6~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux6~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~50  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~53_sumout ),
	.cout(\logicBox|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~53 .extended_lut = "off";
defparam \logicBox|Add11~53 .lut_mask = 64'h0000FFFF0000FE02;
defparam \logicBox|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N51
cyclonev_lcell_comb \logicBox|ShiftRight0~1 (
// Equation(s):
// \logicBox|ShiftRight0~1_combout  = ( !\logicBox|Add11~49_sumout  & ( !\logicBox|Add11~41_sumout  & ( (!\logicBox|Add11~45_sumout  & (!\logicBox|Add11~33_sumout  & (!\logicBox|Add11~37_sumout  & !\logicBox|Add11~53_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~45_sumout ),
	.datab(!\logicBox|Add11~33_sumout ),
	.datac(!\logicBox|Add11~37_sumout ),
	.datad(!\logicBox|Add11~53_sumout ),
	.datae(!\logicBox|Add11~49_sumout ),
	.dataf(!\logicBox|Add11~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~1 .extended_lut = "off";
defparam \logicBox|ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \logicBox|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N30
cyclonev_lcell_comb \logicBox|Selector4~7 (
// Equation(s):
// \logicBox|Selector4~7_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|Add11~1_sumout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( !\logicBox|Add11~9_sumout  & ( \logicBox|Add11~1_sumout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( \logicBox|Add11~9_sumout  & ( 
// !\logicBox|Add11~1_sumout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( !\logicBox|Add11~9_sumout  & ( !\logicBox|Add11~1_sumout  & ( (\muxSrc|Mux0~4_combout  & (((!\logicBox|ShiftRight0~1_combout ) # (!\logicBox|ShiftRight0~4_combout )) # 
// (\logicBox|Add11~13_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~13_sumout ),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\logicBox|ShiftRight0~4_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~7 .extended_lut = "off";
defparam \logicBox|Selector4~7 .lut_mask = 64'h00FD00FF00FF00FF;
defparam \logicBox|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N57
cyclonev_lcell_comb \logicBox|ShiftRight2~4 (
// Equation(s):
// \logicBox|ShiftRight2~4_combout  = ( \logicBox|ShiftRight1~5_combout  & ( (!\logicBox|Add11~57_sumout ) # (\logicBox|ShiftRight1~0_combout ) ) ) # ( !\logicBox|ShiftRight1~5_combout  & ( (\logicBox|ShiftRight1~0_combout  & \logicBox|Add11~57_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|ShiftRight1~0_combout ),
	.datad(!\logicBox|Add11~57_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~4 .extended_lut = "off";
defparam \logicBox|ShiftRight2~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \logicBox|ShiftRight2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N27
cyclonev_lcell_comb \logicBox|Selector4~6 (
// Equation(s):
// \logicBox|Selector4~6_combout  = ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight2~4_combout  & ( (\logicBox|ShiftRight0~4_combout  & (!\logicBox|Add11~9_sumout  & (\logicBox|ShiftRight0~1_combout  & !\logicBox|Add11~13_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~4_combout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|ShiftRight0~1_combout ),
	.datad(!\logicBox|Add11~13_sumout ),
	.datae(!\logicBox|Add11~1_sumout ),
	.dataf(!\logicBox|ShiftRight2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~6 .extended_lut = "off";
defparam \logicBox|Selector4~6 .lut_mask = 64'h0000000004000000;
defparam \logicBox|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N48
cyclonev_lcell_comb \logicBox|Selector4~4 (
// Equation(s):
// \logicBox|Selector4~4_combout  = ( \logicBox|ShiftRight1~0_combout  & ( \logicBox|Add11~1_sumout  & ( (!\immMux|mux_out[0]~1_combout  & (!\logicBox|Add11~57_sumout  & \muxSrc|Mux0~4_combout )) ) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( 
// \logicBox|Add11~1_sumout  & ( (!\immMux|mux_out[0]~1_combout  & (!\logicBox|Add11~57_sumout  & \muxSrc|Mux0~4_combout )) ) ) ) # ( \logicBox|ShiftRight1~0_combout  & ( !\logicBox|Add11~1_sumout  & ( (\logicBox|ShiftRight1~5_combout ) # 
// (\logicBox|Add11~57_sumout ) ) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( !\logicBox|Add11~1_sumout  & ( (!\logicBox|Add11~57_sumout  & \logicBox|ShiftRight1~5_combout ) ) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\logicBox|Add11~57_sumout ),
	.datac(!\logicBox|ShiftRight1~5_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\logicBox|ShiftRight1~0_combout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~4 .extended_lut = "off";
defparam \logicBox|Selector4~4 .lut_mask = 64'h0C0C3F3F00880088;
defparam \logicBox|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N24
cyclonev_lcell_comb \logicBox|Selector4~5 (
// Equation(s):
// \logicBox|Selector4~5_combout  = ( !\Instr_Reg|ImmOut [5] & ( \logicBox|Selector4~4_combout  & ( (\logicBox|ShiftRight0~4_combout  & (!\logicBox|Add11~9_sumout  & (!\logicBox|Add11~13_sumout  & \logicBox|ShiftRight0~1_combout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~4_combout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|Add11~13_sumout ),
	.datad(!\logicBox|ShiftRight0~1_combout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~5 .extended_lut = "off";
defparam \logicBox|Selector4~5 .lut_mask = 64'h0000000000400000;
defparam \logicBox|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N54
cyclonev_lcell_comb \logicBox|Selector4~9 (
// Equation(s):
// \logicBox|Selector4~9_combout  = ( \logicBox|Selector4~6_combout  & ( \logicBox|Selector4~5_combout  & ( (\logicBox|Selector4~0_combout ) # (\logicBox|Selector4~8_combout ) ) ) ) # ( !\logicBox|Selector4~6_combout  & ( \logicBox|Selector4~5_combout  & ( 
// (\logicBox|Selector4~0_combout ) # (\logicBox|Selector4~8_combout ) ) ) ) # ( \logicBox|Selector4~6_combout  & ( !\logicBox|Selector4~5_combout  & ( ((\logicBox|Selector4~0_combout  & \Instr_Reg|ImmOut [5])) # (\logicBox|Selector4~8_combout ) ) ) ) # ( 
// !\logicBox|Selector4~6_combout  & ( !\logicBox|Selector4~5_combout  & ( ((\logicBox|Selector4~0_combout  & (\Instr_Reg|ImmOut [5] & \logicBox|Selector4~7_combout ))) # (\logicBox|Selector4~8_combout ) ) ) )

	.dataa(!\logicBox|Selector4~8_combout ),
	.datab(!\logicBox|Selector4~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Selector4~7_combout ),
	.datae(!\logicBox|Selector4~6_combout ),
	.dataf(!\logicBox|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~9 .extended_lut = "off";
defparam \logicBox|Selector4~9 .lut_mask = 64'h5557575777777777;
defparam \logicBox|Selector4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N48
cyclonev_lcell_comb \logicBox|Selector4~29 (
// Equation(s):
// \logicBox|Selector4~29_combout  = ( !\Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|ImmOut [4] & (\logicBox|Selector4~9_combout )) # (\Instr_Reg|ImmOut [4] & (((\muxSrc|Mux4~4_combout ))))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// ((!\Instr_Reg|ImmOut [7] & ((!\logicBox|Selector3~6_combout  & (\immMux|mux_out[11]~12_combout )) # (\logicBox|Selector3~6_combout  & ((\muxSrc|Mux4~4_combout ))))) # (\Instr_Reg|ImmOut [7] & (((\muxSrc|Mux4~4_combout ))))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\immMux|mux_out[11]~12_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Selector3~6_combout ),
	.datag(!\logicBox|Selector4~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~29 .extended_lut = "on";
defparam \logicBox|Selector4~29 .lut_mask = 64'h3B7F0C3F3B7F00FF;
defparam \logicBox|Selector4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N27
cyclonev_lcell_comb \logicBox|Add2~21 (
// Equation(s):
// \logicBox|Add2~21_sumout  = SUM(( \logicBox|Add1~21_sumout  ) + ( GND ) + ( \logicBox|Add2~18  ))
// \logicBox|Add2~22  = CARRY(( \logicBox|Add1~21_sumout  ) + ( GND ) + ( \logicBox|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~21_sumout ),
	.cout(\logicBox|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~21 .extended_lut = "off";
defparam \logicBox|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N30
cyclonev_lcell_comb \logicBox|Add2~25 (
// Equation(s):
// \logicBox|Add2~25_sumout  = SUM(( GND ) + ( \logicBox|Add1~25_sumout  ) + ( \logicBox|Add2~22  ))
// \logicBox|Add2~26  = CARRY(( GND ) + ( \logicBox|Add1~25_sumout  ) + ( \logicBox|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~25_sumout ),
	.cout(\logicBox|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~25 .extended_lut = "off";
defparam \logicBox|Add2~25 .lut_mask = 64'h0000F0F000000000;
defparam \logicBox|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N33
cyclonev_lcell_comb \logicBox|Add2~29 (
// Equation(s):
// \logicBox|Add2~29_sumout  = SUM(( GND ) + ( \logicBox|Add1~29_sumout  ) + ( \logicBox|Add2~26  ))
// \logicBox|Add2~30  = CARRY(( GND ) + ( \logicBox|Add1~29_sumout  ) + ( \logicBox|Add2~26  ))

	.dataa(!\logicBox|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~29_sumout ),
	.cout(\logicBox|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~29 .extended_lut = "off";
defparam \logicBox|Add2~29 .lut_mask = 64'h0000AAAA00000000;
defparam \logicBox|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N54
cyclonev_lcell_comb \logicBox|Selector4~24 (
// Equation(s):
// \logicBox|Selector4~24_combout  = ( \logicBox|Add2~29_sumout  & ( \logicBox|Selector4~29_combout  & ( (!\Instr_Reg|ImmOut [4]) # (((\logicBox|Add1~29_sumout ) # (\Instr_Reg|Opcode [7])) # (\Instr_Reg|ImmOut [5])) ) ) ) # ( !\logicBox|Add2~29_sumout  & ( 
// \logicBox|Selector4~29_combout  & ( (!\Instr_Reg|ImmOut [4]) # (((!\Instr_Reg|ImmOut [5] & \logicBox|Add1~29_sumout )) # (\Instr_Reg|Opcode [7])) ) ) ) # ( \logicBox|Add2~29_sumout  & ( !\logicBox|Selector4~29_combout  & ( (\Instr_Reg|ImmOut [4] & 
// (!\Instr_Reg|Opcode [7] & ((\logicBox|Add1~29_sumout ) # (\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\logicBox|Add2~29_sumout  & ( !\logicBox|Selector4~29_combout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|Opcode [7] & 
// \logicBox|Add1~29_sumout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\logicBox|Add1~29_sumout ),
	.datae(!\logicBox|Add2~29_sumout ),
	.dataf(!\logicBox|Selector4~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~24 .extended_lut = "off";
defparam \logicBox|Selector4~24 .lut_mask = 64'h00401050AFEFBFFF;
defparam \logicBox|Selector4~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \logicBox|ShiftLeft0~12 (
// Equation(s):
// \logicBox|ShiftLeft0~12_combout  = ( !\immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~12 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~12 .lut_mask = 64'hFFFF000000000000;
defparam \logicBox|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N0
cyclonev_lcell_comb \logicBox|ShiftRight3~3 (
// Equation(s):
// \logicBox|ShiftRight3~3_combout  = ( \logicBox|ShiftRight1~5_combout  & ( \logicBox|ShiftRight1~0_combout  ) ) # ( !\logicBox|ShiftRight1~5_combout  & ( \logicBox|ShiftRight1~0_combout  & ( \immMux|mux_out[1]~2_combout  ) ) ) # ( 
// \logicBox|ShiftRight1~5_combout  & ( !\logicBox|ShiftRight1~0_combout  & ( !\immMux|mux_out[1]~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\logicBox|ShiftRight1~5_combout ),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~3 .extended_lut = "off";
defparam \logicBox|ShiftRight3~3 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \logicBox|ShiftRight3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N21
cyclonev_lcell_comb \logicBox|Selector4~1 (
// Equation(s):
// \logicBox|Selector4~1_combout  = ( \logicBox|ShiftRight3~3_combout  & ( \immMux|mux_out[3]~3_combout  & ( (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout ) ) ) ) # ( !\logicBox|ShiftRight3~3_combout  & ( \immMux|mux_out[3]~3_combout  & ( 
// (\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout ) ) ) ) # ( \logicBox|ShiftRight3~3_combout  & ( !\immMux|mux_out[3]~3_combout  & ( (!\immMux|mux_out[2]~4_combout ) # ((\muxSrc|Mux0~4_combout  & ((\logicBox|ShiftLeft0~12_combout ) # (\Instr_Reg|ImmOut 
// [5])))) ) ) ) # ( !\logicBox|ShiftRight3~3_combout  & ( !\immMux|mux_out[3]~3_combout  & ( (\immMux|mux_out[2]~4_combout  & (\muxSrc|Mux0~4_combout  & ((\logicBox|ShiftLeft0~12_combout ) # (\Instr_Reg|ImmOut [5])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|ShiftLeft0~12_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\logicBox|ShiftRight3~3_combout ),
	.dataf(!\immMux|mux_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~1 .extended_lut = "off";
defparam \logicBox|Selector4~1 .lut_mask = 64'h0007F0F700550055;
defparam \logicBox|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N27
cyclonev_lcell_comb \logicBox|Selector4~2 (
// Equation(s):
// \logicBox|Selector4~2_combout  = ( \logicBox|ShiftLeft0~23_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector4~1_combout ))) ) ) # ( !\logicBox|ShiftLeft0~23_combout  & ( (\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [4] & 
// \logicBox|Selector4~1_combout )) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Selector4~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~2 .extended_lut = "off";
defparam \logicBox|Selector4~2 .lut_mask = 64'h0005000550555055;
defparam \logicBox|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N6
cyclonev_lcell_comb \logicBox|Selector4~10 (
// Equation(s):
// \logicBox|Selector4~10_combout  = ( \Instr_Reg|ImmOut [5] & ( !\logicBox|Selector4~2_combout  & ( (!\immMux|mux_out[11]~12_combout  $ (\muxSrc|Mux4~4_combout )) # (\Instr_Reg|Opcode [7]) ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( !\logicBox|Selector4~2_combout  
// & ( (!\immMux|mux_out[11]~12_combout ) # ((!\muxSrc|Mux4~4_combout ) # (\Instr_Reg|Opcode [7])) ) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[11]~12_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~10 .extended_lut = "off";
defparam \logicBox|Selector4~10 .lut_mask = 64'hFFCFCF3F00000000;
defparam \logicBox|Selector4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N39
cyclonev_lcell_comb \logicBox|Selector4~3 (
// Equation(s):
// \logicBox|Selector4~3_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\logicBox|Selector4~2_combout  & (((!\immMux|mux_out[11]~12_combout  & !\muxSrc|Mux4~4_combout )) # (\Instr_Reg|Opcode [7]))) ) ) # ( !\Instr_Reg|ImmOut [5] & ( (!\logicBox|Selector4~2_combout 
//  & ((!\muxSrc|Mux4~4_combout ) # (\Instr_Reg|Opcode [7]))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[11]~12_combout ),
	.datac(!\logicBox|Selector4~2_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~3 .extended_lut = "off";
defparam \logicBox|Selector4~3 .lut_mask = 64'hF050F050D050D050;
defparam \logicBox|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N12
cyclonev_lcell_comb \logicBox|Add5~66 (
// Equation(s):
// \logicBox|Add5~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\logicBox|Add5~66_cout ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~66 .extended_lut = "off";
defparam \logicBox|Add5~66 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Add5~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N15
cyclonev_lcell_comb \logicBox|Add5~49 (
// Equation(s):
// \logicBox|Add5~49_sumout  = SUM(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( \logicBox|Add5~66_cout  ))
// \logicBox|Add5~50  = CARRY(( \muxSrc|Mux15~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux15~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux15~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [0])))) ) + ( \logicBox|Add5~66_cout  ))

	.dataa(!\Instr_Reg|ImmOut [0]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~49_sumout ),
	.cout(\logicBox|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~49 .extended_lut = "off";
defparam \logicBox|Add5~49 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N18
cyclonev_lcell_comb \logicBox|Add5~53 (
// Equation(s):
// \logicBox|Add5~53_sumout  = SUM(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux14~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add5~50  ))
// \logicBox|Add5~54  = CARRY(( \muxSrc|Mux14~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux14~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [1])))) ) + ( \logicBox|Add5~50  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~53_sumout ),
	.cout(\logicBox|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~53 .extended_lut = "off";
defparam \logicBox|Add5~53 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N21
cyclonev_lcell_comb \logicBox|Add5~57 (
// Equation(s):
// \logicBox|Add5~57_sumout  = SUM(( \muxSrc|Mux13~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux13~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [2])))) ) + ( \logicBox|Add5~54  ))
// \logicBox|Add5~58  = CARRY(( \muxSrc|Mux13~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux13~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [2])))) ) + ( \logicBox|Add5~54  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux13~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~57_sumout ),
	.cout(\logicBox|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~57 .extended_lut = "off";
defparam \logicBox|Add5~57 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N24
cyclonev_lcell_comb \logicBox|Add5~61 (
// Equation(s):
// \logicBox|Add5~61_sumout  = SUM(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add5~58  ))
// \logicBox|Add5~62  = CARRY(( \muxSrc|Mux12~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux12~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [3])))) ) + ( \logicBox|Add5~58  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~61_sumout ),
	.cout(\logicBox|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~61 .extended_lut = "off";
defparam \logicBox|Add5~61 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N27
cyclonev_lcell_comb \logicBox|Add5~33 (
// Equation(s):
// \logicBox|Add5~33_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux11~4_combout ))) # (\state_machine|state_counter.0010~q 
//  & (!\Instr_Reg|ImmOut [4])))) ) + ( \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add5~62  ))
// \logicBox|Add5~34  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux11~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [4])))) ) + ( \muxSrc|Mux11~4_combout  ) + ( \logicBox|Add5~62  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~33_sumout ),
	.cout(\logicBox|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~33 .extended_lut = "off";
defparam \logicBox|Add5~33 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N30
cyclonev_lcell_comb \logicBox|Add5~37 (
// Equation(s):
// \logicBox|Add5~37_sumout  = SUM(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add5~34  ))
// \logicBox|Add5~38  = CARRY(( \muxSrc|Mux10~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add5~34  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~37_sumout ),
	.cout(\logicBox|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~37 .extended_lut = "off";
defparam \logicBox|Add5~37 .lut_mask = 64'h000001EF000000FF;
defparam \logicBox|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N33
cyclonev_lcell_comb \logicBox|Add5~41 (
// Equation(s):
// \logicBox|Add5~41_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add5~38  ))
// \logicBox|Add5~42  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [6])))) ) + ( \muxSrc|Mux9~4_combout  ) + ( \logicBox|Add5~38  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~41_sumout ),
	.cout(\logicBox|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~41 .extended_lut = "off";
defparam \logicBox|Add5~41 .lut_mask = 64'h0000FF000000FE10;
defparam \logicBox|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N36
cyclonev_lcell_comb \logicBox|Add5~45 (
// Equation(s):
// \logicBox|Add5~45_sumout  = SUM(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~42  ))
// \logicBox|Add5~46  = CARRY(( \muxSrc|Mux8~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~42  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~45_sumout ),
	.cout(\logicBox|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~45 .extended_lut = "off";
defparam \logicBox|Add5~45 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N39
cyclonev_lcell_comb \logicBox|Add5~17 (
// Equation(s):
// \logicBox|Add5~17_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux7~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux7~4_combout ))) # (\state_machine|always1~0_combout  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux7~4_combout  ) + ( \logicBox|Add5~46  ))
// \logicBox|Add5~18  = CARRY(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux7~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux7~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux7~4_combout  ) + ( \logicBox|Add5~46  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux7~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~17_sumout ),
	.cout(\logicBox|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~17 .extended_lut = "off";
defparam \logicBox|Add5~17 .lut_mask = 64'h0000FF000000FE02;
defparam \logicBox|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N42
cyclonev_lcell_comb \logicBox|Add5~21 (
// Equation(s):
// \logicBox|Add5~21_sumout  = SUM(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux6~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux6~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~18  ))
// \logicBox|Add5~22  = CARRY(( \muxSrc|Mux6~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux6~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux6~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~18  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux6~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~21_sumout ),
	.cout(\logicBox|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~21 .extended_lut = "off";
defparam \logicBox|Add5~21 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N45
cyclonev_lcell_comb \logicBox|Add5~25 (
// Equation(s):
// \logicBox|Add5~25_sumout  = SUM(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux5~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux5~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~22  ))
// \logicBox|Add5~26  = CARRY(( \muxSrc|Mux5~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux5~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux5~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~22  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux5~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~25_sumout ),
	.cout(\logicBox|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~25 .extended_lut = "off";
defparam \logicBox|Add5~25 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N48
cyclonev_lcell_comb \logicBox|Add5~29 (
// Equation(s):
// \logicBox|Add5~29_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux4~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux4~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~26  ))
// \logicBox|Add5~30  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux4~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux4~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~26  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux4~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~29_sumout ),
	.cout(\logicBox|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~29 .extended_lut = "off";
defparam \logicBox|Add5~29 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N0
cyclonev_lcell_comb \logicBox|Add7~49 (
// Equation(s):
// \logicBox|Add7~49_sumout  = SUM(( \logicBox|Selector16~1_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))
// \logicBox|Add7~50  = CARRY(( \logicBox|Selector16~1_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) + ( !VCC ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\logicBox|Selector16~1_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~49_sumout ),
	.cout(\logicBox|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~49 .extended_lut = "off";
defparam \logicBox|Add7~49 .lut_mask = 64'h0000FE10000000FF;
defparam \logicBox|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N3
cyclonev_lcell_comb \logicBox|Add7~53 (
// Equation(s):
// \logicBox|Add7~53_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [1])))) ) + ( GND ) + ( \logicBox|Add7~50  ))
// \logicBox|Add7~54  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux14~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux14~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [1])))) ) + ( GND ) + ( \logicBox|Add7~50  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxDst|Mux14~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~53_sumout ),
	.cout(\logicBox|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~53 .extended_lut = "off";
defparam \logicBox|Add7~53 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N6
cyclonev_lcell_comb \logicBox|Add7~57 (
// Equation(s):
// \logicBox|Add7~57_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [2])))) ) + ( GND ) + ( \logicBox|Add7~54  ))
// \logicBox|Add7~58  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux13~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux13~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [2])))) ) + ( GND ) + ( \logicBox|Add7~54  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(!\muxDst|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~57_sumout ),
	.cout(\logicBox|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~57 .extended_lut = "off";
defparam \logicBox|Add7~57 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N9
cyclonev_lcell_comb \logicBox|Add7~61 (
// Equation(s):
// \logicBox|Add7~61_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [3])))) ) + ( GND ) + ( \logicBox|Add7~58  ))
// \logicBox|Add7~62  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux12~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux12~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [3])))) ) + ( GND ) + ( \logicBox|Add7~58  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~61_sumout ),
	.cout(\logicBox|Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~61 .extended_lut = "off";
defparam \logicBox|Add7~61 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N12
cyclonev_lcell_comb \logicBox|Add7~33 (
// Equation(s):
// \logicBox|Add7~33_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (\Instr_Reg|ImmOut [4])))) ) + ( GND ) + ( \logicBox|Add7~62  ))
// \logicBox|Add7~34  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux11~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux11~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [4])))) ) + ( GND ) + ( \logicBox|Add7~62  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxDst|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~33_sumout ),
	.cout(\logicBox|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~33 .extended_lut = "off";
defparam \logicBox|Add7~33 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N15
cyclonev_lcell_comb \logicBox|Add7~37 (
// Equation(s):
// \logicBox|Add7~37_sumout  = SUM(( GND ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add7~34  ))
// \logicBox|Add7~38  = CARRY(( GND ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) + ( \logicBox|Add7~34  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux10~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~37_sumout ),
	.cout(\logicBox|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~37 .extended_lut = "off";
defparam \logicBox|Add7~37 .lut_mask = 64'h0000FE1000000000;
defparam \logicBox|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N18
cyclonev_lcell_comb \logicBox|Add7~41 (
// Equation(s):
// \logicBox|Add7~41_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( GND ) + ( \logicBox|Add7~38  ))
// \logicBox|Add7~42  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux9~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux9~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [6])))) ) + ( GND ) + ( \logicBox|Add7~38  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\muxDst|Mux9~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~41_sumout ),
	.cout(\logicBox|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~41 .extended_lut = "off";
defparam \logicBox|Add7~41 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N21
cyclonev_lcell_comb \logicBox|Add7~45 (
// Equation(s):
// \logicBox|Add7~45_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~42  ))
// \logicBox|Add7~46  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~42  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~45_sumout ),
	.cout(\logicBox|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~45 .extended_lut = "off";
defparam \logicBox|Add7~45 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N24
cyclonev_lcell_comb \logicBox|Add7~17 (
// Equation(s):
// \logicBox|Add7~17_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux7~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux7~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~46  ))
// \logicBox|Add7~18  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux7~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux7~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~46  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~17_sumout ),
	.cout(\logicBox|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~17 .extended_lut = "off";
defparam \logicBox|Add7~17 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N27
cyclonev_lcell_comb \logicBox|Add7~21 (
// Equation(s):
// \logicBox|Add7~21_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux6~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux6~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~18  ))
// \logicBox|Add7~22  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux6~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux6~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~18  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux6~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~21_sumout ),
	.cout(\logicBox|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~21 .extended_lut = "off";
defparam \logicBox|Add7~21 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N30
cyclonev_lcell_comb \logicBox|Add7~25 (
// Equation(s):
// \logicBox|Add7~25_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux5~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux5~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~22  ))
// \logicBox|Add7~26  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux5~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux5~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~22  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~25_sumout ),
	.cout(\logicBox|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~25 .extended_lut = "off";
defparam \logicBox|Add7~25 .lut_mask = 64'h0000FFFF000001FD;
defparam \logicBox|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N33
cyclonev_lcell_comb \logicBox|Add7~29 (
// Equation(s):
// \logicBox|Add7~29_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux4~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux4~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~26  ))
// \logicBox|Add7~30  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux4~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux4~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~26  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~29_sumout ),
	.cout(\logicBox|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~29 .extended_lut = "off";
defparam \logicBox|Add7~29 .lut_mask = 64'h0000FFFF000001FD;
defparam \logicBox|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N0
cyclonev_lcell_comb \logicBox|Add8~49 (
// Equation(s):
// \logicBox|Add8~49_sumout  = SUM(( !\logicBox|Add7~49_sumout  $ (!\muxSrc|Mux15~4_combout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add8~50  = CARRY(( !\logicBox|Add7~49_sumout  $ (!\muxSrc|Mux15~4_combout ) ) + ( !VCC ) + ( !VCC ))
// \logicBox|Add8~51  = SHARE((!\logicBox|Add7~49_sumout ) # (\muxSrc|Mux15~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~49_sumout ),
	.datad(!\muxSrc|Mux15~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add8~49_sumout ),
	.cout(\logicBox|Add8~50 ),
	.shareout(\logicBox|Add8~51 ));
// synopsys translate_off
defparam \logicBox|Add8~49 .extended_lut = "off";
defparam \logicBox|Add8~49 .lut_mask = 64'h0000F0FF00000FF0;
defparam \logicBox|Add8~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N3
cyclonev_lcell_comb \logicBox|Add8~53 (
// Equation(s):
// \logicBox|Add8~53_sumout  = SUM(( !\muxSrc|Mux14~4_combout  $ (\logicBox|Add7~53_sumout ) ) + ( \logicBox|Add8~51  ) + ( \logicBox|Add8~50  ))
// \logicBox|Add8~54  = CARRY(( !\muxSrc|Mux14~4_combout  $ (\logicBox|Add7~53_sumout ) ) + ( \logicBox|Add8~51  ) + ( \logicBox|Add8~50  ))
// \logicBox|Add8~55  = SHARE((\muxSrc|Mux14~4_combout  & !\logicBox|Add7~53_sumout ))

	.dataa(!\muxSrc|Mux14~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add7~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~50 ),
	.sharein(\logicBox|Add8~51 ),
	.combout(),
	.sumout(\logicBox|Add8~53_sumout ),
	.cout(\logicBox|Add8~54 ),
	.shareout(\logicBox|Add8~55 ));
// synopsys translate_off
defparam \logicBox|Add8~53 .extended_lut = "off";
defparam \logicBox|Add8~53 .lut_mask = 64'h000055000000AA55;
defparam \logicBox|Add8~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N6
cyclonev_lcell_comb \logicBox|Add8~57 (
// Equation(s):
// \logicBox|Add8~57_sumout  = SUM(( !\logicBox|Add7~57_sumout  $ (\muxSrc|Mux13~4_combout ) ) + ( \logicBox|Add8~55  ) + ( \logicBox|Add8~54  ))
// \logicBox|Add8~58  = CARRY(( !\logicBox|Add7~57_sumout  $ (\muxSrc|Mux13~4_combout ) ) + ( \logicBox|Add8~55  ) + ( \logicBox|Add8~54  ))
// \logicBox|Add8~59  = SHARE((!\logicBox|Add7~57_sumout  & \muxSrc|Mux13~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~57_sumout ),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~54 ),
	.sharein(\logicBox|Add8~55 ),
	.combout(),
	.sumout(\logicBox|Add8~57_sumout ),
	.cout(\logicBox|Add8~58 ),
	.shareout(\logicBox|Add8~59 ));
// synopsys translate_off
defparam \logicBox|Add8~57 .extended_lut = "off";
defparam \logicBox|Add8~57 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N9
cyclonev_lcell_comb \logicBox|Add8~61 (
// Equation(s):
// \logicBox|Add8~61_sumout  = SUM(( !\logicBox|Add7~61_sumout  $ (\muxSrc|Mux12~4_combout ) ) + ( \logicBox|Add8~59  ) + ( \logicBox|Add8~58  ))
// \logicBox|Add8~62  = CARRY(( !\logicBox|Add7~61_sumout  $ (\muxSrc|Mux12~4_combout ) ) + ( \logicBox|Add8~59  ) + ( \logicBox|Add8~58  ))
// \logicBox|Add8~63  = SHARE((!\logicBox|Add7~61_sumout  & \muxSrc|Mux12~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~61_sumout ),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~58 ),
	.sharein(\logicBox|Add8~59 ),
	.combout(),
	.sumout(\logicBox|Add8~61_sumout ),
	.cout(\logicBox|Add8~62 ),
	.shareout(\logicBox|Add8~63 ));
// synopsys translate_off
defparam \logicBox|Add8~61 .extended_lut = "off";
defparam \logicBox|Add8~61 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N12
cyclonev_lcell_comb \logicBox|Add8~33 (
// Equation(s):
// \logicBox|Add8~33_sumout  = SUM(( !\logicBox|Add7~33_sumout  $ (\muxSrc|Mux11~4_combout ) ) + ( \logicBox|Add8~63  ) + ( \logicBox|Add8~62  ))
// \logicBox|Add8~34  = CARRY(( !\logicBox|Add7~33_sumout  $ (\muxSrc|Mux11~4_combout ) ) + ( \logicBox|Add8~63  ) + ( \logicBox|Add8~62  ))
// \logicBox|Add8~35  = SHARE((!\logicBox|Add7~33_sumout  & \muxSrc|Mux11~4_combout ))

	.dataa(gnd),
	.datab(!\logicBox|Add7~33_sumout ),
	.datac(gnd),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~62 ),
	.sharein(\logicBox|Add8~63 ),
	.combout(),
	.sumout(\logicBox|Add8~33_sumout ),
	.cout(\logicBox|Add8~34 ),
	.shareout(\logicBox|Add8~35 ));
// synopsys translate_off
defparam \logicBox|Add8~33 .extended_lut = "off";
defparam \logicBox|Add8~33 .lut_mask = 64'h000000CC0000CC33;
defparam \logicBox|Add8~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N15
cyclonev_lcell_comb \logicBox|Add8~37 (
// Equation(s):
// \logicBox|Add8~37_sumout  = SUM(( !\muxSrc|Mux10~4_combout  $ (\logicBox|Add7~37_sumout ) ) + ( \logicBox|Add8~35  ) + ( \logicBox|Add8~34  ))
// \logicBox|Add8~38  = CARRY(( !\muxSrc|Mux10~4_combout  $ (\logicBox|Add7~37_sumout ) ) + ( \logicBox|Add8~35  ) + ( \logicBox|Add8~34  ))
// \logicBox|Add8~39  = SHARE((\muxSrc|Mux10~4_combout  & !\logicBox|Add7~37_sumout ))

	.dataa(!\muxSrc|Mux10~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~34 ),
	.sharein(\logicBox|Add8~35 ),
	.combout(),
	.sumout(\logicBox|Add8~37_sumout ),
	.cout(\logicBox|Add8~38 ),
	.shareout(\logicBox|Add8~39 ));
// synopsys translate_off
defparam \logicBox|Add8~37 .extended_lut = "off";
defparam \logicBox|Add8~37 .lut_mask = 64'h000050500000A5A5;
defparam \logicBox|Add8~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N18
cyclonev_lcell_comb \logicBox|Add8~41 (
// Equation(s):
// \logicBox|Add8~41_sumout  = SUM(( !\muxSrc|Mux9~4_combout  $ (\logicBox|Add7~41_sumout ) ) + ( \logicBox|Add8~39  ) + ( \logicBox|Add8~38  ))
// \logicBox|Add8~42  = CARRY(( !\muxSrc|Mux9~4_combout  $ (\logicBox|Add7~41_sumout ) ) + ( \logicBox|Add8~39  ) + ( \logicBox|Add8~38  ))
// \logicBox|Add8~43  = SHARE((\muxSrc|Mux9~4_combout  & !\logicBox|Add7~41_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux9~4_combout ),
	.datad(!\logicBox|Add7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~38 ),
	.sharein(\logicBox|Add8~39 ),
	.combout(),
	.sumout(\logicBox|Add8~41_sumout ),
	.cout(\logicBox|Add8~42 ),
	.shareout(\logicBox|Add8~43 ));
// synopsys translate_off
defparam \logicBox|Add8~41 .extended_lut = "off";
defparam \logicBox|Add8~41 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add8~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N21
cyclonev_lcell_comb \logicBox|Add8~45 (
// Equation(s):
// \logicBox|Add8~45_sumout  = SUM(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add7~45_sumout ) ) + ( \logicBox|Add8~43  ) + ( \logicBox|Add8~42  ))
// \logicBox|Add8~46  = CARRY(( !\muxSrc|Mux8~4_combout  $ (\logicBox|Add7~45_sumout ) ) + ( \logicBox|Add8~43  ) + ( \logicBox|Add8~42  ))
// \logicBox|Add8~47  = SHARE((\muxSrc|Mux8~4_combout  & !\logicBox|Add7~45_sumout ))

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add7~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~42 ),
	.sharein(\logicBox|Add8~43 ),
	.combout(),
	.sumout(\logicBox|Add8~45_sumout ),
	.cout(\logicBox|Add8~46 ),
	.shareout(\logicBox|Add8~47 ));
// synopsys translate_off
defparam \logicBox|Add8~45 .extended_lut = "off";
defparam \logicBox|Add8~45 .lut_mask = 64'h000055000000AA55;
defparam \logicBox|Add8~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N24
cyclonev_lcell_comb \logicBox|Add8~17 (
// Equation(s):
// \logicBox|Add8~17_sumout  = SUM(( !\logicBox|Add7~17_sumout  $ (\muxSrc|Mux7~4_combout ) ) + ( \logicBox|Add8~47  ) + ( \logicBox|Add8~46  ))
// \logicBox|Add8~18  = CARRY(( !\logicBox|Add7~17_sumout  $ (\muxSrc|Mux7~4_combout ) ) + ( \logicBox|Add8~47  ) + ( \logicBox|Add8~46  ))
// \logicBox|Add8~19  = SHARE((!\logicBox|Add7~17_sumout  & \muxSrc|Mux7~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~17_sumout ),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~46 ),
	.sharein(\logicBox|Add8~47 ),
	.combout(),
	.sumout(\logicBox|Add8~17_sumout ),
	.cout(\logicBox|Add8~18 ),
	.shareout(\logicBox|Add8~19 ));
// synopsys translate_off
defparam \logicBox|Add8~17 .extended_lut = "off";
defparam \logicBox|Add8~17 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N27
cyclonev_lcell_comb \logicBox|Add8~21 (
// Equation(s):
// \logicBox|Add8~21_sumout  = SUM(( !\logicBox|Add7~21_sumout  $ (\muxSrc|Mux6~4_combout ) ) + ( \logicBox|Add8~19  ) + ( \logicBox|Add8~18  ))
// \logicBox|Add8~22  = CARRY(( !\logicBox|Add7~21_sumout  $ (\muxSrc|Mux6~4_combout ) ) + ( \logicBox|Add8~19  ) + ( \logicBox|Add8~18  ))
// \logicBox|Add8~23  = SHARE((!\logicBox|Add7~21_sumout  & \muxSrc|Mux6~4_combout ))

	.dataa(gnd),
	.datab(!\logicBox|Add7~21_sumout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~18 ),
	.sharein(\logicBox|Add8~19 ),
	.combout(),
	.sumout(\logicBox|Add8~21_sumout ),
	.cout(\logicBox|Add8~22 ),
	.shareout(\logicBox|Add8~23 ));
// synopsys translate_off
defparam \logicBox|Add8~21 .extended_lut = "off";
defparam \logicBox|Add8~21 .lut_mask = 64'h00000C0C0000C3C3;
defparam \logicBox|Add8~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N30
cyclonev_lcell_comb \logicBox|Add8~25 (
// Equation(s):
// \logicBox|Add8~25_sumout  = SUM(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add7~25_sumout ) ) + ( \logicBox|Add8~23  ) + ( \logicBox|Add8~22  ))
// \logicBox|Add8~26  = CARRY(( !\muxSrc|Mux5~4_combout  $ (\logicBox|Add7~25_sumout ) ) + ( \logicBox|Add8~23  ) + ( \logicBox|Add8~22  ))
// \logicBox|Add8~27  = SHARE((\muxSrc|Mux5~4_combout  & !\logicBox|Add7~25_sumout ))

	.dataa(!\muxSrc|Mux5~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~22 ),
	.sharein(\logicBox|Add8~23 ),
	.combout(),
	.sumout(\logicBox|Add8~25_sumout ),
	.cout(\logicBox|Add8~26 ),
	.shareout(\logicBox|Add8~27 ));
// synopsys translate_off
defparam \logicBox|Add8~25 .extended_lut = "off";
defparam \logicBox|Add8~25 .lut_mask = 64'h000050500000A5A5;
defparam \logicBox|Add8~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N33
cyclonev_lcell_comb \logicBox|Add8~29 (
// Equation(s):
// \logicBox|Add8~29_sumout  = SUM(( !\logicBox|Add7~29_sumout  $ (\muxSrc|Mux4~4_combout ) ) + ( \logicBox|Add8~27  ) + ( \logicBox|Add8~26  ))
// \logicBox|Add8~30  = CARRY(( !\logicBox|Add7~29_sumout  $ (\muxSrc|Mux4~4_combout ) ) + ( \logicBox|Add8~27  ) + ( \logicBox|Add8~26  ))
// \logicBox|Add8~31  = SHARE((!\logicBox|Add7~29_sumout  & \muxSrc|Mux4~4_combout ))

	.dataa(gnd),
	.datab(!\logicBox|Add7~29_sumout ),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~26 ),
	.sharein(\logicBox|Add8~27 ),
	.combout(),
	.sumout(\logicBox|Add8~29_sumout ),
	.cout(\logicBox|Add8~30 ),
	.shareout(\logicBox|Add8~31 ));
// synopsys translate_off
defparam \logicBox|Add8~29 .extended_lut = "off";
defparam \logicBox|Add8~29 .lut_mask = 64'h00000C0C0000C3C3;
defparam \logicBox|Add8~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N48
cyclonev_lcell_comb \logicBox|Selector4~11 (
// Equation(s):
// \logicBox|Selector4~11_combout  = ( \logicBox|Add5~29_sumout  & ( \logicBox|Add8~29_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux4~4_combout )))) # (\flags|flags_out[0]~0_combout  & ((!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [5])))) 
// ) ) ) # ( !\logicBox|Add5~29_sumout  & ( \logicBox|Add8~29_sumout  & ( (!\flags|flags_out[0]~0_combout  & ((\muxSrc|Mux4~4_combout ))) # (\flags|flags_out[0]~0_combout  & (!\Instr_Reg|ImmOut [4])) ) ) ) # ( \logicBox|Add5~29_sumout  & ( 
// !\logicBox|Add8~29_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux4~4_combout )))) # (\flags|flags_out[0]~0_combout  & (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5]))) ) ) ) # ( !\logicBox|Add5~29_sumout  & ( !\logicBox|Add8~29_sumout  & 
// ( (!\flags|flags_out[0]~0_combout  & \muxSrc|Mux4~4_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\flags|flags_out[0]~0_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\logicBox|Add5~29_sumout ),
	.dataf(!\logicBox|Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~11 .extended_lut = "off";
defparam \logicBox|Selector4~11 .lut_mask = 64'h00F004F40AFA0EFE;
defparam \logicBox|Selector4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N12
cyclonev_lcell_comb \logicBox|Selector4~23 (
// Equation(s):
// \logicBox|Selector4~23_combout  = ( \logicBox|Selector4~3_combout  & ( \logicBox|Selector4~11_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector4~10_combout )))) ) ) ) # ( 
// !\logicBox|Selector4~3_combout  & ( \logicBox|Selector4~11_combout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & \logicBox|Selector4~10_combout ))) ) ) ) # ( \logicBox|Selector4~3_combout  & ( 
// !\logicBox|Selector4~11_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # ((\logicBox|Selector4~10_combout ) # (\Instr_Reg|ImmOut [7])))) ) ) ) # ( !\logicBox|Selector4~3_combout  & ( !\logicBox|Selector4~11_combout  & ( 
// (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|ImmOut [4] & \logicBox|Selector4~10_combout )) # (\Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\logicBox|Selector4~10_combout ),
	.datae(!\logicBox|Selector4~3_combout ),
	.dataf(!\logicBox|Selector4~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~23 .extended_lut = "off";
defparam \logicBox|Selector4~23 .lut_mask = 64'h3070B0F0004080C0;
defparam \logicBox|Selector4~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N0
cyclonev_lcell_comb \phoneCntl|mux_out[11]~155 (
// Equation(s):
// \phoneCntl|mux_out[11]~155_combout  = ( \logicBox|Selector4~24_combout  & ( \logicBox|Selector4~23_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & (\Instr_Reg|ImmOut [6])) # (\Instr_Reg|Opcode [6] & ((\logicBox|Selector4~29_combout ))))) 
// ) ) ) # ( !\logicBox|Selector4~24_combout  & ( \logicBox|Selector4~23_combout  & ( (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|Opcode [6] & \logicBox|Selector4~29_combout )) ) ) ) # ( \logicBox|Selector4~24_combout  & ( !\logicBox|Selector4~23_combout  & ( 
// ((!\Instr_Reg|Opcode [6]) # (\logicBox|Selector4~29_combout )) # (\Instr_Reg|ImmOut [7]) ) ) ) # ( !\logicBox|Selector4~24_combout  & ( !\logicBox|Selector4~23_combout  & ( ((!\Instr_Reg|Opcode [6] & (!\Instr_Reg|ImmOut [6])) # (\Instr_Reg|Opcode [6] & 
// ((\logicBox|Selector4~29_combout )))) # (\Instr_Reg|ImmOut [7]) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\logicBox|Selector4~29_combout ),
	.datae(!\logicBox|Selector4~24_combout ),
	.dataf(!\logicBox|Selector4~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[11]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[11]~155 .extended_lut = "off";
defparam \phoneCntl|mux_out[11]~155 .lut_mask = 64'hB3BFF3FF000C404C;
defparam \phoneCntl|mux_out[11]~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N36
cyclonev_lcell_comb \logicBox|Add6~29 (
// Equation(s):
// \logicBox|Add6~29_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~26  ))
// \logicBox|Add6~30  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~26  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~29_sumout ),
	.cout(\logicBox|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~29 .extended_lut = "off";
defparam \logicBox|Add6~29 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N33
cyclonev_lcell_comb \logicBox|Add3~29 (
// Equation(s):
// \logicBox|Add3~29_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~26  ))
// \logicBox|Add3~30  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~26  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~29_sumout ),
	.cout(\logicBox|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~29 .extended_lut = "off";
defparam \logicBox|Add3~29 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N45
cyclonev_lcell_comb \logicBox|Selector4~13 (
// Equation(s):
// \logicBox|Selector4~13_combout  = ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & \logicBox|Add3~29_sumout ) ) ) # ( !\Instr_Reg|Opcode [6] & ( (\Instr_Reg|Opcode [7] & \logicBox|Add6~29_sumout ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\logicBox|Add6~29_sumout ),
	.datad(!\logicBox|Add3~29_sumout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~13 .extended_lut = "off";
defparam \logicBox|Selector4~13 .lut_mask = 64'h0505050500AA00AA;
defparam \logicBox|Selector4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N33
cyclonev_lcell_comb \logicBox|Add4~29 (
// Equation(s):
// \logicBox|Add4~29_sumout  = SUM(( \logicBox|Add3~29_sumout  ) + ( GND ) + ( \logicBox|Add4~26  ))
// \logicBox|Add4~30  = CARRY(( \logicBox|Add3~29_sumout  ) + ( GND ) + ( \logicBox|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~29_sumout ),
	.cout(\logicBox|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~29 .extended_lut = "off";
defparam \logicBox|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \logicBox|Selector4~14 (
// Equation(s):
// \logicBox|Selector4~14_combout  = ( \logicBox|Add4~29_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux4~4_combout )) # (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6] & ((\immMux|mux_out[3]~3_combout )))) ) ) # ( 
// !\logicBox|Add4~29_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & (\muxSrc|Mux4~4_combout ))) # (\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6] & ((\immMux|mux_out[3]~3_combout )))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~14 .extended_lut = "off";
defparam \logicBox|Selector4~14 .lut_mask = 64'h081908192A3B2A3B;
defparam \logicBox|Selector4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N33
cyclonev_lcell_comb \logicBox|Add0~29 (
// Equation(s):
// \logicBox|Add0~29_sumout  = SUM(( \muxSrc|Mux4~4_combout  ) + ( GND ) + ( \logicBox|Add0~26  ))
// \logicBox|Add0~30  = CARRY(( \muxSrc|Mux4~4_combout  ) + ( GND ) + ( \logicBox|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~29_sumout ),
	.cout(\logicBox|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~29 .extended_lut = "off";
defparam \logicBox|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N33
cyclonev_lcell_comb \logicBox|Add9~29 (
// Equation(s):
// \logicBox|Add9~29_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~26  ))
// \logicBox|Add9~30  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~26  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~29_sumout ),
	.cout(\logicBox|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~29 .extended_lut = "off";
defparam \logicBox|Add9~29 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N33
cyclonev_lcell_comb \logicBox|Add10~29 (
// Equation(s):
// \logicBox|Add10~29_sumout  = SUM(( !\logicBox|Add9~29_sumout  $ (\muxSrc|Mux4~4_combout ) ) + ( \logicBox|Add10~27  ) + ( \logicBox|Add10~26  ))
// \logicBox|Add10~30  = CARRY(( !\logicBox|Add9~29_sumout  $ (\muxSrc|Mux4~4_combout ) ) + ( \logicBox|Add10~27  ) + ( \logicBox|Add10~26  ))
// \logicBox|Add10~31  = SHARE((!\logicBox|Add9~29_sumout  & \muxSrc|Mux4~4_combout ))

	.dataa(!\logicBox|Add9~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~26 ),
	.sharein(\logicBox|Add10~27 ),
	.combout(),
	.sumout(\logicBox|Add10~29_sumout ),
	.cout(\logicBox|Add10~30 ),
	.shareout(\logicBox|Add10~31 ));
// synopsys translate_off
defparam \logicBox|Add10~29 .extended_lut = "off";
defparam \logicBox|Add10~29 .lut_mask = 64'h000000AA0000AA55;
defparam \logicBox|Add10~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N54
cyclonev_lcell_comb \logicBox|Selector4~12 (
// Equation(s):
// \logicBox|Selector4~12_combout  = ( \logicBox|Add10~29_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\muxSrc|Mux4~4_combout )) # (\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & (\logicBox|Add0~29_sumout )) # (\Instr_Reg|Opcode 
// [7] & ((\muxSrc|Mux4~4_combout ))))) ) ) # ( !\logicBox|Add10~29_sumout  & ( (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & ((\muxSrc|Mux4~4_combout )))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & (\logicBox|Add0~29_sumout )) # 
// (\Instr_Reg|Opcode [7] & ((\muxSrc|Mux4~4_combout ))))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Add0~29_sumout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~12 .extended_lut = "off";
defparam \logicBox|Selector4~12 .lut_mask = 64'h049D049D26BF26BF;
defparam \logicBox|Selector4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N39
cyclonev_lcell_comb \phoneCntl|mux_out[11]~152 (
// Equation(s):
// \phoneCntl|mux_out[11]~152_combout  = ( \logicBox|Selector4~14_combout  & ( \logicBox|Selector4~12_combout  & ( (!\Instr_Reg|Opcode [5] & (!\logicBox|Selector4~13_combout  & \Instr_Reg|Opcode [4])) ) ) ) # ( !\logicBox|Selector4~14_combout  & ( 
// \logicBox|Selector4~12_combout  & ( (\Instr_Reg|Opcode [4] & ((!\logicBox|Selector4~13_combout ) # (\Instr_Reg|Opcode [5]))) ) ) ) # ( \logicBox|Selector4~14_combout  & ( !\logicBox|Selector4~12_combout  & ( (!\Instr_Reg|Opcode [5] & 
// (!\logicBox|Selector4~13_combout  & \Instr_Reg|Opcode [4])) # (\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4]))) ) ) ) # ( !\logicBox|Selector4~14_combout  & ( !\logicBox|Selector4~12_combout  & ( ((!\logicBox|Selector4~13_combout  & \Instr_Reg|Opcode 
// [4])) # (\Instr_Reg|Opcode [5]) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(gnd),
	.datac(!\logicBox|Selector4~13_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Selector4~14_combout ),
	.dataf(!\logicBox|Selector4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[11]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[11]~152 .extended_lut = "off";
defparam \phoneCntl|mux_out[11]~152 .lut_mask = 64'h55F555A000F500A0;
defparam \phoneCntl|mux_out[11]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N42
cyclonev_lcell_comb \phoneCntl|mux_out[11]~153 (
// Equation(s):
// \phoneCntl|mux_out[11]~153_combout  = ( \phoneCntl|mux_out[11]~152_combout  & ( (\state_machine|state_counter.0101~q  & (!\state_machine|state_counter.1000~q  & \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout )) ) ) # ( 
// !\phoneCntl|mux_out[11]~152_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q ) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\state_machine|state_counter.0101~q ),
	.datac(!\state_machine|state_counter.1000~q ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[11]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[11]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[11]~153 .extended_lut = "off";
defparam \phoneCntl|mux_out[11]~153 .lut_mask = 64'hC0F0C0F000300030;
defparam \phoneCntl|mux_out[11]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N24
cyclonev_lcell_comb \phoneCntl|mux_out[11]~154 (
// Equation(s):
// \phoneCntl|mux_out[11]~154_combout  = ( \logicBox|Selector4~29_combout  & ( \phoneCntl|mux_out[11]~153_combout  ) ) # ( !\logicBox|Selector4~29_combout  & ( \phoneCntl|mux_out[11]~153_combout  & ( (((!\Instr_Reg|ImmOut [7]) # (\Instr_Reg|Opcode [4])) # 
// (\state_machine|state_counter.0101~q )) # (\Instr_Reg|Opcode [5]) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\state_machine|state_counter.0101~q ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\logicBox|Selector4~29_combout ),
	.dataf(!\phoneCntl|mux_out[11]~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[11]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[11]~154 .extended_lut = "off";
defparam \phoneCntl|mux_out[11]~154 .lut_mask = 64'h00000000FF7FFFFF;
defparam \phoneCntl|mux_out[11]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N9
cyclonev_lcell_comb \phoneCntl|mux_out[11]~89 (
// Equation(s):
// \phoneCntl|mux_out[11]~89_combout  = ( \phoneCntl|mux_out[11]~155_combout  & ( \phoneCntl|mux_out[11]~154_combout  ) ) # ( !\phoneCntl|mux_out[11]~155_combout  & ( \phoneCntl|mux_out[11]~154_combout  & ( ((\Instr_Reg|Opcode [4]) # 
// (\state_machine|state_counter.0101~q )) # (\Instr_Reg|Opcode [5]) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(gnd),
	.datac(!\state_machine|state_counter.0101~q ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\phoneCntl|mux_out[11]~155_combout ),
	.dataf(!\phoneCntl|mux_out[11]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[11]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[11]~89 .extended_lut = "off";
defparam \phoneCntl|mux_out[11]~89 .lut_mask = 64'h000000005FFFFFFF;
defparam \phoneCntl|mux_out[11]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N2
dffeas \registers|r[14][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][11] .is_wysiwyg = "true";
defparam \registers|r[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N29
dffeas \registers|r[6][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][11] .is_wysiwyg = "true";
defparam \registers|r[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N35
dffeas \registers|r[2][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][11] .is_wysiwyg = "true";
defparam \registers|r[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N26
dffeas \registers|r[10][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][11] .is_wysiwyg = "true";
defparam \registers|r[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N3
cyclonev_lcell_comb \muxDst|Mux4~2 (
// Equation(s):
// \muxDst|Mux4~2_combout  = ( \registers|r[10][11]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[14][11]~q ) ) ) ) # ( !\registers|r[10][11]~q  & ( \Instr_Reg|RdstOut [3] & ( (\registers|r[14][11]~q  & \Instr_Reg|RdstOut [2]) ) 
// ) ) # ( \registers|r[10][11]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[2][11]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][11]~q )) ) ) ) # ( !\registers|r[10][11]~q  & ( !\Instr_Reg|RdstOut [3] & ( 
// (!\Instr_Reg|RdstOut [2] & ((\registers|r[2][11]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][11]~q )) ) ) )

	.dataa(!\registers|r[14][11]~q ),
	.datab(!\registers|r[6][11]~q ),
	.datac(!\registers|r[2][11]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[10][11]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~2 .extended_lut = "off";
defparam \muxDst|Mux4~2 .lut_mask = 64'h0F330F330055FF55;
defparam \muxDst|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N41
dffeas \registers|r[12][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][11] .is_wysiwyg = "true";
defparam \registers|r[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N14
dffeas \registers|r[4][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][11] .is_wysiwyg = "true";
defparam \registers|r[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N20
dffeas \registers|r[0][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][11] .is_wysiwyg = "true";
defparam \registers|r[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N35
dffeas \registers|r[8][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][11] .is_wysiwyg = "true";
defparam \registers|r[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N15
cyclonev_lcell_comb \muxDst|Mux4~0 (
// Equation(s):
// \muxDst|Mux4~0_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[12][11]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[8][11]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] 
// & ( \registers|r[4][11]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[0][11]~q  ) ) )

	.dataa(!\registers|r[12][11]~q ),
	.datab(!\registers|r[4][11]~q ),
	.datac(!\registers|r[0][11]~q ),
	.datad(!\registers|r[8][11]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~0 .extended_lut = "off";
defparam \muxDst|Mux4~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \muxDst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N24
cyclonev_lcell_comb \registers|r[13][11]~feeder (
// Equation(s):
// \registers|r[13][11]~feeder_combout  = ( \phoneCntl|mux_out[11]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[11]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[13][11]~feeder .extended_lut = "off";
defparam \registers|r[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y19_N26
dffeas \registers|r[13][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][11] .is_wysiwyg = "true";
defparam \registers|r[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N59
dffeas \registers|r[5][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][11] .is_wysiwyg = "true";
defparam \registers|r[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N18
cyclonev_lcell_comb \registers|r[9][11]~feeder (
// Equation(s):
// \registers|r[9][11]~feeder_combout  = ( \phoneCntl|mux_out[11]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[11]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][11]~feeder .extended_lut = "off";
defparam \registers|r[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N20
dffeas \registers|r[9][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][11] .is_wysiwyg = "true";
defparam \registers|r[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N59
dffeas \registers|r[1][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][11] .is_wysiwyg = "true";
defparam \registers|r[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N54
cyclonev_lcell_comb \muxDst|Mux4~1 (
// Equation(s):
// \muxDst|Mux4~1_combout  = ( \registers|r[9][11]~q  & ( \registers|r[1][11]~q  & ( (!\Instr_Reg|RdstOut [2]) # ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][11]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][11]~q ))) ) ) ) # ( !\registers|r[9][11]~q  
// & ( \registers|r[1][11]~q  & ( (!\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2]) # (\registers|r[5][11]~q )))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][11]~q  & ((\Instr_Reg|RdstOut [2])))) ) ) ) # ( \registers|r[9][11]~q  & ( 
// !\registers|r[1][11]~q  & ( (!\Instr_Reg|RdstOut [3] & (((\registers|r[5][11]~q  & \Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2])) # (\registers|r[13][11]~q ))) ) ) ) # ( !\registers|r[9][11]~q  & ( 
// !\registers|r[1][11]~q  & ( (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][11]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][11]~q )))) ) ) )

	.dataa(!\registers|r[13][11]~q ),
	.datab(!\registers|r[5][11]~q ),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[9][11]~q ),
	.dataf(!\registers|r[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~1 .extended_lut = "off";
defparam \muxDst|Mux4~1 .lut_mask = 64'h00350F35F035FF35;
defparam \muxDst|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N2
dffeas \registers|r[7][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][11] .is_wysiwyg = "true";
defparam \registers|r[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N32
dffeas \registers|r[11][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][11] .is_wysiwyg = "true";
defparam \registers|r[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N38
dffeas \registers|r[15][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[11]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][11] .is_wysiwyg = "true";
defparam \registers|r[15][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N39
cyclonev_lcell_comb \registers|r[3][11]~feeder (
// Equation(s):
// \registers|r[3][11]~feeder_combout  = ( \phoneCntl|mux_out[11]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[11]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][11]~feeder .extended_lut = "off";
defparam \registers|r[3][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N40
dffeas \registers|r[3][11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][11] .is_wysiwyg = "true";
defparam \registers|r[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N33
cyclonev_lcell_comb \muxDst|Mux4~3 (
// Equation(s):
// \muxDst|Mux4~3_combout  = ( \registers|r[3][11]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[11][11]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[15][11]~q ))) ) ) ) # ( !\registers|r[3][11]~q  & ( \Instr_Reg|RdstOut [3] & 
// ( (!\Instr_Reg|RdstOut [2] & (\registers|r[11][11]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[15][11]~q ))) ) ) ) # ( \registers|r[3][11]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[7][11]~q ) ) ) ) # ( 
// !\registers|r[3][11]~q  & ( !\Instr_Reg|RdstOut [3] & ( (\registers|r[7][11]~q  & \Instr_Reg|RdstOut [2]) ) ) )

	.dataa(!\registers|r[7][11]~q ),
	.datab(!\registers|r[11][11]~q ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\registers|r[15][11]~q ),
	.datae(!\registers|r[3][11]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~3 .extended_lut = "off";
defparam \muxDst|Mux4~3 .lut_mask = 64'h0505F5F5303F303F;
defparam \muxDst|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N30
cyclonev_lcell_comb \muxDst|Mux4~4 (
// Equation(s):
// \muxDst|Mux4~4_combout  = ( \muxDst|Mux4~1_combout  & ( \muxDst|Mux4~3_combout  & ( ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux4~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux4~2_combout ))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( 
// !\muxDst|Mux4~1_combout  & ( \muxDst|Mux4~3_combout  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0] & \muxDst|Mux4~0_combout )))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])) # (\muxDst|Mux4~2_combout ))) ) ) ) # ( 
// \muxDst|Mux4~1_combout  & ( !\muxDst|Mux4~3_combout  & ( (!\Instr_Reg|RdstOut [1] & (((\muxDst|Mux4~0_combout ) # (\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux4~2_combout  & (!\Instr_Reg|RdstOut [0]))) ) ) ) # ( 
// !\muxDst|Mux4~1_combout  & ( !\muxDst|Mux4~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux4~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux4~2_combout )))) ) ) )

	.dataa(!\muxDst|Mux4~2_combout ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\muxDst|Mux4~0_combout ),
	.datae(!\muxDst|Mux4~1_combout ),
	.dataf(!\muxDst|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux4~4 .extended_lut = "off";
defparam \muxDst|Mux4~4 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \muxDst|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N27
cyclonev_lcell_comb \logicBox|Add11~17 (
// Equation(s):
// \logicBox|Add11~17_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux5~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux5~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~54  ))
// \logicBox|Add11~18  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux5~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux5~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~54  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux5~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~17_sumout ),
	.cout(\logicBox|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~17 .extended_lut = "off";
defparam \logicBox|Add11~17 .lut_mask = 64'h0000FFFF0000FE02;
defparam \logicBox|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N30
cyclonev_lcell_comb \logicBox|Add11~21 (
// Equation(s):
// \logicBox|Add11~21_sumout  = SUM(( GND ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux4~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux4~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add11~18  ))
// \logicBox|Add11~22  = CARRY(( GND ) + ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux4~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux4~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add11~18  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux4~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~21_sumout ),
	.cout(\logicBox|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~21 .extended_lut = "off";
defparam \logicBox|Add11~21 .lut_mask = 64'h000001FD00000000;
defparam \logicBox|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N33
cyclonev_lcell_comb \logicBox|Add11~25 (
// Equation(s):
// \logicBox|Add11~25_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux3~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux3~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~22  ))
// \logicBox|Add11~26  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux3~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux3~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~22  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~25_sumout ),
	.cout(\logicBox|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~25 .extended_lut = "off";
defparam \logicBox|Add11~25 .lut_mask = 64'h0000FFFF0000FE02;
defparam \logicBox|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N36
cyclonev_lcell_comb \logicBox|Add11~29 (
// Equation(s):
// \logicBox|Add11~29_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux2~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux2~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~26  ))
// \logicBox|Add11~30  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux2~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux2~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~26  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~29_sumout ),
	.cout(\logicBox|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~29 .extended_lut = "off";
defparam \logicBox|Add11~29 .lut_mask = 64'h0000FFFF0000FE02;
defparam \logicBox|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N39
cyclonev_lcell_comb \logicBox|Add11~5 (
// Equation(s):
// \logicBox|Add11~5_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux1~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux1~4_combout ))) # (\state_machine|state_counter.0010~q  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~30  ))
// \logicBox|Add11~6  = CARRY(( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux1~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux1~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~30  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~5_sumout ),
	.cout(\logicBox|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~5 .extended_lut = "off";
defparam \logicBox|Add11~5 .lut_mask = 64'h0000FFFF0000FE02;
defparam \logicBox|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N48
cyclonev_lcell_comb \logicBox|ShiftRight0~4 (
// Equation(s):
// \logicBox|ShiftRight0~4_combout  = ( !\logicBox|Add11~5_sumout  & ( (!\logicBox|Add11~25_sumout  & (!\logicBox|Add11~29_sumout  & (!\logicBox|Add11~21_sumout  & !\logicBox|Add11~17_sumout ))) ) )

	.dataa(!\logicBox|Add11~25_sumout ),
	.datab(!\logicBox|Add11~29_sumout ),
	.datac(!\logicBox|Add11~21_sumout ),
	.datad(!\logicBox|Add11~17_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~4 .extended_lut = "off";
defparam \logicBox|ShiftRight0~4 .lut_mask = 64'h8000800000000000;
defparam \logicBox|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N51
cyclonev_lcell_comb \logicBox|ShiftRight0~5 (
// Equation(s):
// \logicBox|ShiftRight0~5_combout  = ( !\logicBox|Add11~33_sumout  & ( !\logicBox|Add11~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add11~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~5 .extended_lut = "off";
defparam \logicBox|ShiftRight0~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \logicBox|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N18
cyclonev_lcell_comb \logicBox|ShiftRight0~6 (
// Equation(s):
// \logicBox|ShiftRight0~6_combout  = ( !\logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~5_combout  & ( (!\logicBox|Add11~41_sumout  & (!\logicBox|Add11~45_sumout  & (!\logicBox|Add11~49_sumout  & !\logicBox|Add11~53_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~41_sumout ),
	.datab(!\logicBox|Add11~45_sumout ),
	.datac(!\logicBox|Add11~49_sumout ),
	.datad(!\logicBox|Add11~53_sumout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~6 .extended_lut = "off";
defparam \logicBox|ShiftRight0~6 .lut_mask = 64'h0000000080000000;
defparam \logicBox|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N12
cyclonev_lcell_comb \phoneCntl|mux_out[10]~56 (
// Equation(s):
// \phoneCntl|mux_out[10]~56_combout  = ( \logicBox|Add11~13_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( (\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [5]) # (!\phoneCntl|mux_out[10]~55_combout ))) ) ) ) # ( !\logicBox|Add11~13_sumout  & ( 
// \logicBox|ShiftRight0~6_combout  & ( (\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [5]) # ((!\phoneCntl|mux_out[10]~55_combout ) # (\logicBox|ShiftRight0~4_combout )))) ) ) ) # ( \logicBox|Add11~13_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( 
// (\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [5]) # (!\phoneCntl|mux_out[10]~55_combout ))) ) ) ) # ( !\logicBox|Add11~13_sumout  & ( !\logicBox|ShiftRight0~6_combout  & ( (\Instr_Reg|ImmOut [6] & ((!\Instr_Reg|ImmOut [5]) # 
// (!\phoneCntl|mux_out[10]~55_combout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\phoneCntl|mux_out[10]~55_combout ),
	.datad(!\logicBox|ShiftRight0~4_combout ),
	.datae(!\logicBox|Add11~13_sumout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~56 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~56 .lut_mask = 64'h3232323232333232;
defparam \phoneCntl|mux_out[10]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N33
cyclonev_lcell_comb \phoneCntl|mux_out[13]~8 (
// Equation(s):
// \phoneCntl|mux_out[13]~8_combout  = ( \immMux|mux_out[15]~5_combout  & ( (!\Instr_Reg|ImmOut [5] & !\Instr_Reg|ImmOut [4]) ) ) # ( !\immMux|mux_out[15]~5_combout  & ( (!\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|ImmOut [5]) # (\Instr_Reg|Opcode [7]))) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(gnd),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~8 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~8 .lut_mask = 64'hCF00CF00CC00CC00;
defparam \phoneCntl|mux_out[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N45
cyclonev_lcell_comb \phoneCntl|mux_out[5]~52 (
// Equation(s):
// \phoneCntl|mux_out[5]~52_combout  = ( \logicBox|ShiftRight1~5_combout  & ( (\logicBox|Add11~57_sumout ) # (\logicBox|ShiftRight1~6_combout ) ) ) # ( !\logicBox|ShiftRight1~5_combout  & ( (\logicBox|ShiftRight1~6_combout  & !\logicBox|Add11~57_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|ShiftRight1~6_combout ),
	.datad(!\logicBox|Add11~57_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~52 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~52 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \phoneCntl|mux_out[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N27
cyclonev_lcell_comb \logicBox|ShiftRight0~2 (
// Equation(s):
// \logicBox|ShiftRight0~2_combout  = ( \logicBox|ShiftRight1~0_combout  & ( (!\logicBox|Add11~57_sumout ) # ((!\immMux|mux_out[0]~1_combout  & \muxSrc|Mux0~4_combout )) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( (!\immMux|mux_out[0]~1_combout  & 
// (\muxSrc|Mux0~4_combout  & \logicBox|Add11~57_sumout )) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|Add11~57_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~2 .extended_lut = "off";
defparam \logicBox|ShiftRight0~2 .lut_mask = 64'h000A000AFF0AFF0A;
defparam \logicBox|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N30
cyclonev_lcell_comb \logicBox|ShiftRight2~1 (
// Equation(s):
// \logicBox|ShiftRight2~1_combout  = ( \logicBox|Add11~57_sumout  & ( \muxSrc|Mux0~4_combout  ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~1 .extended_lut = "off";
defparam \logicBox|ShiftRight2~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \logicBox|ShiftRight2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N48
cyclonev_lcell_comb \phoneCntl|mux_out[9]~138 (
// Equation(s):
// \phoneCntl|mux_out[9]~138_combout  = ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight0~2_combout  & ( ((!\phoneCntl|mux_out[13]~8_combout  & \logicBox|ShiftRight2~1_combout )) # (\Instr_Reg|ImmOut [4]) ) ) ) # ( !\logicBox|Add11~1_sumout  & ( 
// \logicBox|ShiftRight0~2_combout  & ( (!\Instr_Reg|ImmOut [4] & (!\phoneCntl|mux_out[13]~8_combout  & \phoneCntl|mux_out[5]~52_combout )) # (\Instr_Reg|ImmOut [4] & ((!\phoneCntl|mux_out[13]~8_combout ) # (\phoneCntl|mux_out[5]~52_combout ))) ) ) ) # ( 
// \logicBox|Add11~1_sumout  & ( !\logicBox|ShiftRight0~2_combout  & ( (!\phoneCntl|mux_out[13]~8_combout  & ((\logicBox|ShiftRight2~1_combout ) # (\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|Add11~1_sumout  & ( !\logicBox|ShiftRight0~2_combout  & ( 
// (!\Instr_Reg|ImmOut [4] & (!\phoneCntl|mux_out[13]~8_combout  & \phoneCntl|mux_out[5]~52_combout )) # (\Instr_Reg|ImmOut [4] & ((!\phoneCntl|mux_out[13]~8_combout ) # (\phoneCntl|mux_out[5]~52_combout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\phoneCntl|mux_out[13]~8_combout ),
	.datac(!\phoneCntl|mux_out[5]~52_combout ),
	.datad(!\logicBox|ShiftRight2~1_combout ),
	.datae(!\logicBox|Add11~1_sumout ),
	.dataf(!\logicBox|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~138 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~138 .lut_mask = 64'h4D4D44CC4D4D55DD;
defparam \phoneCntl|mux_out[9]~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N48
cyclonev_lcell_comb \phoneCntl|mux_out[9]~139 (
// Equation(s):
// \phoneCntl|mux_out[9]~139_combout  = ( \phoneCntl|mux_out[9]~138_combout  & ( \phoneCntl|mux_out[13]~8_combout  ) ) # ( !\phoneCntl|mux_out[9]~138_combout  & ( \phoneCntl|mux_out[13]~8_combout  & ( (!\Instr_Reg|ImmOut [4] & ((!\logicBox|Add11~1_sumout  & 
// (\phoneCntl|mux_out[5]~52_combout )) # (\logicBox|Add11~1_sumout  & ((\logicBox|ShiftRight0~2_combout ))))) ) ) ) # ( \phoneCntl|mux_out[9]~138_combout  & ( !\phoneCntl|mux_out[13]~8_combout  & ( !\Instr_Reg|ImmOut [4] ) ) )

	.dataa(!\logicBox|Add11~1_sumout ),
	.datab(!\phoneCntl|mux_out[5]~52_combout ),
	.datac(!\logicBox|ShiftRight0~2_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\phoneCntl|mux_out[9]~138_combout ),
	.dataf(!\phoneCntl|mux_out[13]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~139 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~139 .lut_mask = 64'h0000FF002700FFFF;
defparam \phoneCntl|mux_out[9]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N30
cyclonev_lcell_comb \phoneCntl|mux_out[10]~53 (
// Equation(s):
// \phoneCntl|mux_out[10]~53_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~4_combout  & ( \Instr_Reg|Opcode [7] ) ) ) # ( !\logicBox|Add11~9_sumout  & ( \logicBox|ShiftRight0~4_combout  & ( (\Instr_Reg|Opcode [7] & 
// ((!\logicBox|ShiftRight0~1_combout ) # ((!\immMux|mux_out[15]~5_combout ) # (\logicBox|Add11~13_sumout )))) ) ) ) # ( \logicBox|Add11~9_sumout  & ( !\logicBox|ShiftRight0~4_combout  & ( \Instr_Reg|Opcode [7] ) ) ) # ( !\logicBox|Add11~9_sumout  & ( 
// !\logicBox|ShiftRight0~4_combout  & ( \Instr_Reg|Opcode [7] ) ) )

	.dataa(!\logicBox|ShiftRight0~1_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Add11~13_sumout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~53 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~53 .lut_mask = 64'h3333333333233333;
defparam \phoneCntl|mux_out[10]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N18
cyclonev_lcell_comb \phoneCntl|mux_out[9]~54 (
// Equation(s):
// \phoneCntl|mux_out[9]~54_combout  = ( \phoneCntl|mux_out[10]~53_combout  & ( \logicBox|Add2~21_sumout  & ( \phoneCntl|mux_out[9]~138_combout  ) ) ) # ( !\phoneCntl|mux_out[10]~53_combout  & ( \logicBox|Add2~21_sumout  & ( (!\Instr_Reg|ImmOut [5] & 
// ((!\phoneCntl|mux_out[13]~8_combout ) # ((\phoneCntl|mux_out[9]~139_combout )))) # (\Instr_Reg|ImmOut [5] & (((\phoneCntl|mux_out[9]~138_combout )))) ) ) ) # ( \phoneCntl|mux_out[10]~53_combout  & ( !\logicBox|Add2~21_sumout  & ( (!\Instr_Reg|ImmOut [5] & 
// ((!\phoneCntl|mux_out[13]~8_combout  & (\phoneCntl|mux_out[9]~139_combout )) # (\phoneCntl|mux_out[13]~8_combout  & ((\phoneCntl|mux_out[9]~138_combout ))))) # (\Instr_Reg|ImmOut [5] & (((\phoneCntl|mux_out[9]~139_combout  & 
// \phoneCntl|mux_out[9]~138_combout )))) ) ) ) # ( !\phoneCntl|mux_out[10]~53_combout  & ( !\logicBox|Add2~21_sumout  & ( (\phoneCntl|mux_out[9]~139_combout  & ((!\Instr_Reg|ImmOut [5] & (\phoneCntl|mux_out[13]~8_combout )) # (\Instr_Reg|ImmOut [5] & 
// ((\phoneCntl|mux_out[9]~138_combout ))))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~8_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\phoneCntl|mux_out[9]~139_combout ),
	.datad(!\phoneCntl|mux_out[9]~138_combout ),
	.datae(!\phoneCntl|mux_out[10]~53_combout ),
	.dataf(!\logicBox|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~54 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~54 .lut_mask = 64'h0407084F8CBF00FF;
defparam \phoneCntl|mux_out[9]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N36
cyclonev_lcell_comb \phoneCntl|mux_out[9]~57 (
// Equation(s):
// \phoneCntl|mux_out[9]~57_combout  = ( \phoneCntl|mux_out[10]~56_combout  & ( \phoneCntl|mux_out[9]~54_combout  & ( (\phoneCntl|mux_out[10]~160_combout ) # (\logicBox|Add1~21_sumout ) ) ) ) # ( !\phoneCntl|mux_out[10]~56_combout  & ( 
// \phoneCntl|mux_out[9]~54_combout  & ( (!\phoneCntl|mux_out[10]~160_combout  & ((\phoneCntl|mux_out[9]~161_combout ))) # (\phoneCntl|mux_out[10]~160_combout  & (\muxSrc|Mux0~4_combout )) ) ) ) # ( \phoneCntl|mux_out[10]~56_combout  & ( 
// !\phoneCntl|mux_out[9]~54_combout  & ( (\logicBox|Add1~21_sumout  & !\phoneCntl|mux_out[10]~160_combout ) ) ) ) # ( !\phoneCntl|mux_out[10]~56_combout  & ( !\phoneCntl|mux_out[9]~54_combout  & ( (!\phoneCntl|mux_out[10]~160_combout  & 
// ((\phoneCntl|mux_out[9]~161_combout ))) # (\phoneCntl|mux_out[10]~160_combout  & (\muxSrc|Mux0~4_combout )) ) ) )

	.dataa(!\logicBox|Add1~21_sumout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\phoneCntl|mux_out[10]~160_combout ),
	.datad(!\phoneCntl|mux_out[9]~161_combout ),
	.datae(!\phoneCntl|mux_out[10]~56_combout ),
	.dataf(!\phoneCntl|mux_out[9]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~57 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~57 .lut_mask = 64'h03F3505003F35F5F;
defparam \phoneCntl|mux_out[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N30
cyclonev_lcell_comb \phoneCntl|mux_out[9]~58 (
// Equation(s):
// \phoneCntl|mux_out[9]~58_combout  = ( \logicBox|Add8~21_sumout  & ( (\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [5] & \logicBox|Add5~21_sumout )))) ) ) # ( !\logicBox|Add8~21_sumout  & ( (\Instr_Reg|ImmOut [4] & 
// (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [7] & \logicBox|Add5~21_sumout ))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\logicBox|Add5~21_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~58 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~58 .lut_mask = 64'h000400040A0E0A0E;
defparam \phoneCntl|mux_out[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N42
cyclonev_lcell_comb \phoneCntl|mux_out[9]~59 (
// Equation(s):
// \phoneCntl|mux_out[9]~59_combout  = ( \phoneCntl|mux_out[9]~58_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\phoneCntl|mux_out[9]~48_combout  & \phoneCntl|mux_out[13]~21_combout )) ) ) # ( !\phoneCntl|mux_out[9]~58_combout  & ( 
// ((!\phoneCntl|mux_out[13]~21_combout  & ((!\phoneCntl|mux_out[9]~57_combout ))) # (\phoneCntl|mux_out[13]~21_combout  & (!\phoneCntl|mux_out[9]~48_combout ))) # (\Instr_Reg|ImmOut [7]) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\phoneCntl|mux_out[9]~48_combout ),
	.datac(!\phoneCntl|mux_out[13]~21_combout ),
	.datad(!\phoneCntl|mux_out[9]~57_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[9]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~59 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~59 .lut_mask = 64'hFD5DFD5D08080808;
defparam \phoneCntl|mux_out[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N24
cyclonev_lcell_comb \phoneCntl|mux_out[9]~60 (
// Equation(s):
// \phoneCntl|mux_out[9]~60_combout  = ( \phoneCntl|mux_out[9]~59_combout  & ( (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [4] & \immMux|mux_out[9]~14_combout )) ) ) # ( !\phoneCntl|mux_out[9]~59_combout  & ( (!\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode 
// [6]) # (\immMux|mux_out[9]~14_combout ))) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\immMux|mux_out[9]~14_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[9]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~60 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~60 .lut_mask = 64'hC0F0C0F000300030;
defparam \phoneCntl|mux_out[9]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N0
cyclonev_lcell_comb \phoneCntl|mux_out[9]~72 (
// Equation(s):
// \phoneCntl|mux_out[9]~72_combout  = ( \phoneCntl|mux_out[9]~69_combout  & ( \phoneCntl|mux_out[9]~60_combout  & ( (\phoneCntl|mux_out[9]~68_combout ) # (\phoneCntl|mux_out[9]~71_combout ) ) ) ) # ( !\phoneCntl|mux_out[9]~69_combout  & ( 
// \phoneCntl|mux_out[9]~60_combout  & ( ((\phoneCntl|mux_out[9]~65_combout  & \phoneCntl|mux_out[9]~68_combout )) # (\phoneCntl|mux_out[9]~71_combout ) ) ) ) # ( \phoneCntl|mux_out[9]~69_combout  & ( !\phoneCntl|mux_out[9]~60_combout  & ( 
// (\phoneCntl|mux_out[9]~68_combout ) # (\phoneCntl|mux_out[9]~71_combout ) ) ) ) # ( !\phoneCntl|mux_out[9]~69_combout  & ( !\phoneCntl|mux_out[9]~60_combout  & ( ((\phoneCntl|mux_out[9]~65_combout  & (\phoneCntl|mux_out[9]~68_combout  & 
// \phoneCntl|mux_out[9]~66_combout ))) # (\phoneCntl|mux_out[9]~71_combout ) ) ) )

	.dataa(!\phoneCntl|mux_out[9]~65_combout ),
	.datab(!\phoneCntl|mux_out[9]~71_combout ),
	.datac(!\phoneCntl|mux_out[9]~68_combout ),
	.datad(!\phoneCntl|mux_out[9]~66_combout ),
	.datae(!\phoneCntl|mux_out[9]~69_combout ),
	.dataf(!\phoneCntl|mux_out[9]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[9]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[9]~72 .extended_lut = "off";
defparam \phoneCntl|mux_out[9]~72 .lut_mask = 64'h33373F3F37373F3F;
defparam \phoneCntl|mux_out[9]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y21_N20
dffeas \registers|r[4][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][9] .is_wysiwyg = "true";
defparam \registers|r[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y21_N26
dffeas \registers|r[12][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][9] .is_wysiwyg = "true";
defparam \registers|r[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N53
dffeas \registers|r[8][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][9] .is_wysiwyg = "true";
defparam \registers|r[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N23
dffeas \registers|r[0][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][9] .is_wysiwyg = "true";
defparam \registers|r[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N21
cyclonev_lcell_comb \muxDst|Mux6~0 (
// Equation(s):
// \muxDst|Mux6~0_combout  = ( \registers|r[0][9]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[8][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[12][9]~q )) ) ) ) # ( !\registers|r[0][9]~q  & ( \Instr_Reg|RdstOut [3] & ( 
// (!\Instr_Reg|RdstOut [2] & ((\registers|r[8][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[12][9]~q )) ) ) ) # ( \registers|r[0][9]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[4][9]~q ) ) ) ) # ( !\registers|r[0][9]~q 
//  & ( !\Instr_Reg|RdstOut [3] & ( (\registers|r[4][9]~q  & \Instr_Reg|RdstOut [2]) ) ) )

	.dataa(!\registers|r[4][9]~q ),
	.datab(!\registers|r[12][9]~q ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\registers|r[8][9]~q ),
	.datae(!\registers|r[0][9]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~0 .extended_lut = "off";
defparam \muxDst|Mux6~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \muxDst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y19_N20
dffeas \registers|r[7][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][9] .is_wysiwyg = "true";
defparam \registers|r[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y19_N17
dffeas \registers|r[11][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][9] .is_wysiwyg = "true";
defparam \registers|r[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N48
cyclonev_lcell_comb \registers|r[3][9]~feeder (
// Equation(s):
// \registers|r[3][9]~feeder_combout  = ( \phoneCntl|mux_out[9]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[9]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][9]~feeder .extended_lut = "off";
defparam \registers|r[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y19_N50
dffeas \registers|r[3][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][9] .is_wysiwyg = "true";
defparam \registers|r[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N50
dffeas \registers|r[15][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][9] .is_wysiwyg = "true";
defparam \registers|r[15][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N45
cyclonev_lcell_comb \muxDst|Mux6~3 (
// Equation(s):
// \muxDst|Mux6~3_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[15][9]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[11][9]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & 
// ( \registers|r[7][9]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[3][9]~q  ) ) )

	.dataa(!\registers|r[7][9]~q ),
	.datab(!\registers|r[11][9]~q ),
	.datac(!\registers|r[3][9]~q ),
	.datad(!\registers|r[15][9]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~3 .extended_lut = "off";
defparam \muxDst|Mux6~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxDst|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N32
dffeas \registers|r[6][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][9] .is_wysiwyg = "true";
defparam \registers|r[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N36
cyclonev_lcell_comb \registers|r[2][9]~feeder (
// Equation(s):
// \registers|r[2][9]~feeder_combout  = ( \phoneCntl|mux_out[9]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[9]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][9]~feeder .extended_lut = "off";
defparam \registers|r[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y20_N37
dffeas \registers|r[2][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][9] .is_wysiwyg = "true";
defparam \registers|r[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N2
dffeas \registers|r[10][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][9] .is_wysiwyg = "true";
defparam \registers|r[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N50
dffeas \registers|r[14][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][9] .is_wysiwyg = "true";
defparam \registers|r[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N51
cyclonev_lcell_comb \muxDst|Mux6~2 (
// Equation(s):
// \muxDst|Mux6~2_combout  = ( \registers|r[10][9]~q  & ( \registers|r[14][9]~q  & ( ((!\Instr_Reg|RdstOut [2] & ((\registers|r[2][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][9]~q ))) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\registers|r[10][9]~q  & ( 
// \registers|r[14][9]~q  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[2][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][9]~q )))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])))) ) ) ) # ( \registers|r[10][9]~q  
// & ( !\registers|r[14][9]~q  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[2][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][9]~q )))) # (\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2])))) ) ) ) # ( 
// !\registers|r[10][9]~q  & ( !\registers|r[14][9]~q  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[2][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][9]~q )))) ) ) )

	.dataa(!\registers|r[6][9]~q ),
	.datab(!\Instr_Reg|RdstOut [3]),
	.datac(!\registers|r[2][9]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[10][9]~q ),
	.dataf(!\registers|r[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~2 .extended_lut = "off";
defparam \muxDst|Mux6~2 .lut_mask = 64'h0C443F440C773F77;
defparam \muxDst|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N50
dffeas \registers|r[5][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][9] .is_wysiwyg = "true";
defparam \registers|r[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N56
dffeas \registers|r[1][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][9] .is_wysiwyg = "true";
defparam \registers|r[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N30
cyclonev_lcell_comb \registers|r[9][9]~feeder (
// Equation(s):
// \registers|r[9][9]~feeder_combout  = ( \phoneCntl|mux_out[9]~72_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[9]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][9]~feeder .extended_lut = "off";
defparam \registers|r[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N32
dffeas \registers|r[9][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][9] .is_wysiwyg = "true";
defparam \registers|r[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N8
dffeas \registers|r[13][9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[9]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][9] .is_wysiwyg = "true";
defparam \registers|r[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N51
cyclonev_lcell_comb \muxDst|Mux6~1 (
// Equation(s):
// \muxDst|Mux6~1_combout  = ( \registers|r[9][9]~q  & ( \registers|r[13][9]~q  & ( ((!\Instr_Reg|RdstOut [2] & ((\registers|r[1][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][9]~q ))) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\registers|r[9][9]~q  & ( 
// \registers|r[13][9]~q  & ( (!\Instr_Reg|RdstOut [2] & (((\registers|r[1][9]~q  & !\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\registers|r[5][9]~q ))) ) ) ) # ( \registers|r[9][9]~q  & ( !\registers|r[13][9]~q  & 
// ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\registers|r[1][9]~q )))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][9]~q  & ((!\Instr_Reg|RdstOut [3])))) ) ) ) # ( !\registers|r[9][9]~q  & ( !\registers|r[13][9]~q  & ( (!\Instr_Reg|RdstOut 
// [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[1][9]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[5][9]~q )))) ) ) )

	.dataa(!\registers|r[5][9]~q ),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\registers|r[1][9]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[9][9]~q ),
	.dataf(!\registers|r[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~1 .extended_lut = "off";
defparam \muxDst|Mux6~1 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \muxDst|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N6
cyclonev_lcell_comb \muxDst|Mux6~4 (
// Equation(s):
// \muxDst|Mux6~4_combout  = ( \muxDst|Mux6~2_combout  & ( \muxDst|Mux6~1_combout  & ( (!\Instr_Reg|RdstOut [0] & (((\muxDst|Mux6~0_combout )) # (\Instr_Reg|RdstOut [1]))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1]) # ((\muxDst|Mux6~3_combout )))) 
// ) ) ) # ( !\muxDst|Mux6~2_combout  & ( \muxDst|Mux6~1_combout  & ( (!\Instr_Reg|RdstOut [0] & (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux6~0_combout ))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1]) # ((\muxDst|Mux6~3_combout )))) ) ) ) # ( 
// \muxDst|Mux6~2_combout  & ( !\muxDst|Mux6~1_combout  & ( (!\Instr_Reg|RdstOut [0] & (((\muxDst|Mux6~0_combout )) # (\Instr_Reg|RdstOut [1]))) # (\Instr_Reg|RdstOut [0] & (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux6~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux6~2_combout  & ( !\muxDst|Mux6~1_combout  & ( (!\Instr_Reg|RdstOut [0] & (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux6~0_combout ))) # (\Instr_Reg|RdstOut [0] & (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux6~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\muxDst|Mux6~0_combout ),
	.datad(!\muxDst|Mux6~3_combout ),
	.datae(!\muxDst|Mux6~2_combout ),
	.dataf(!\muxDst|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux6~4 .extended_lut = "off";
defparam \muxDst|Mux6~4 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \muxDst|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N18
cyclonev_lcell_comb \logicBox|ShiftRight1~2 (
// Equation(s):
// \logicBox|ShiftRight1~2_combout  = ( \muxDst|Mux15~4_combout  & ( \muxSrc|Mux5~4_combout  & ( ((\state_machine|always1~0_combout  & (\state_machine|state_counter.0010~q  & !\Instr_Reg|ImmOut [0]))) # (\muxSrc|Mux4~4_combout ) ) ) ) # ( 
// !\muxDst|Mux15~4_combout  & ( \muxSrc|Mux5~4_combout  & ( (!\state_machine|always1~0_combout ) # ((!\state_machine|state_counter.0010~q ) # ((!\Instr_Reg|ImmOut [0]) # (\muxSrc|Mux4~4_combout ))) ) ) ) # ( \muxDst|Mux15~4_combout  & ( 
// !\muxSrc|Mux5~4_combout  & ( (\muxSrc|Mux4~4_combout  & ((!\state_machine|always1~0_combout ) # ((!\state_machine|state_counter.0010~q ) # (\Instr_Reg|ImmOut [0])))) ) ) ) # ( !\muxDst|Mux15~4_combout  & ( !\muxSrc|Mux5~4_combout  & ( 
// (\state_machine|always1~0_combout  & (\state_machine|state_counter.0010~q  & (\muxSrc|Mux4~4_combout  & \Instr_Reg|ImmOut [0]))) ) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxDst|Mux15~4_combout ),
	.dataf(!\muxSrc|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~2 .extended_lut = "off";
defparam \logicBox|ShiftRight1~2 .lut_mask = 64'h00010E0FFFEF1F0F;
defparam \logicBox|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N18
cyclonev_lcell_comb \phoneCntl|mux_out[6]~74 (
// Equation(s):
// \phoneCntl|mux_out[6]~74_combout  = ( \immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux3~4_combout ))) # (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux2~4_combout )) ) ) ) # ( 
// !\immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~2_combout  ) ) # ( \immMux|mux_out[1]~2_combout  & ( !\logicBox|ShiftRight1~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux3~4_combout ))) # (\immMux|mux_out[0]~1_combout  & 
// (\muxSrc|Mux2~4_combout )) ) ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(gnd),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\logicBox|ShiftRight1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~74 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~74 .lut_mask = 64'h00003355FFFF3355;
defparam \phoneCntl|mux_out[6]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N9
cyclonev_lcell_comb \logicBox|ShiftRight3~2 (
// Equation(s):
// \logicBox|ShiftRight3~2_combout  = ( \muxSrc|Mux0~4_combout  & ( ((\immMux|mux_out[1]~2_combout ) # (\immMux|mux_out[0]~1_combout )) # (\muxSrc|Mux1~4_combout ) ) ) # ( !\muxSrc|Mux0~4_combout  & ( (\muxSrc|Mux1~4_combout  & (!\immMux|mux_out[0]~1_combout 
//  & !\immMux|mux_out[1]~2_combout )) ) )

	.dataa(!\muxSrc|Mux1~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~2 .extended_lut = "off";
defparam \logicBox|ShiftRight3~2 .lut_mask = 64'h404040407F7F7F7F;
defparam \logicBox|ShiftRight3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N54
cyclonev_lcell_comb \phoneCntl|mux_out[10]~75 (
// Equation(s):
// \phoneCntl|mux_out[10]~75_combout  = ( \immMux|mux_out[10]~13_combout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] $ (\muxSrc|Mux5~4_combout ))) ) ) # ( !\immMux|mux_out[10]~13_combout  & ( (!\muxSrc|Mux5~4_combout ) # ((!\Instr_Reg|ImmOut [5] & 
// \Instr_Reg|ImmOut [4])) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~75 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~75 .lut_mask = 64'hFF0CFF0C0C030C03;
defparam \phoneCntl|mux_out[10]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N30
cyclonev_lcell_comb \phoneCntl|mux_out[10]~76 (
// Equation(s):
// \phoneCntl|mux_out[10]~76_combout  = ( \immMux|mux_out[2]~4_combout  & ( (!\phoneCntl|mux_out[10]~50_combout  & ((!\phoneCntl|mux_out[10]~75_combout ))) # (\phoneCntl|mux_out[10]~50_combout  & (\logicBox|ShiftRight3~2_combout )) ) ) # ( 
// !\immMux|mux_out[2]~4_combout  & ( (!\phoneCntl|mux_out[10]~50_combout  & ((!\phoneCntl|mux_out[10]~75_combout ))) # (\phoneCntl|mux_out[10]~50_combout  & (\phoneCntl|mux_out[6]~74_combout )) ) )

	.dataa(!\phoneCntl|mux_out[6]~74_combout ),
	.datab(!\phoneCntl|mux_out[10]~50_combout ),
	.datac(!\logicBox|ShiftRight3~2_combout ),
	.datad(!\phoneCntl|mux_out[10]~75_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~76 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~76 .lut_mask = 64'hDD11DD11CF03CF03;
defparam \phoneCntl|mux_out[10]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N39
cyclonev_lcell_comb \phoneCntl|mux_out[14]~33 (
// Equation(s):
// \phoneCntl|mux_out[14]~33_combout  = ( \muxSrc|Mux0~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux1~4_combout ) # (\immMux|mux_out[0]~1_combout ))) ) ) # ( !\muxSrc|Mux0~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & 
// (!\immMux|mux_out[1]~2_combout  & \muxSrc|Mux1~4_combout )) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~33 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~33 .lut_mask = 64'h00C000C030F030F0;
defparam \phoneCntl|mux_out[14]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N12
cyclonev_lcell_comb \phoneCntl|mux_out[10]~77 (
// Equation(s):
// \phoneCntl|mux_out[10]~77_combout  = ( \phoneCntl|mux_out[10]~50_combout  & ( \phoneCntl|mux_out[14]~33_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & \phoneCntl|mux_out[10]~76_combout ) ) ) ) # ( !\phoneCntl|mux_out[10]~50_combout  & ( 
// \phoneCntl|mux_out[14]~33_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & (((\phoneCntl|mux_out[10]~76_combout )))) # (\phoneCntl|mux_out[13]~3_combout  & (((\phoneCntl|mux_out[6]~74_combout )) # (\immMux|mux_out[2]~4_combout ))) ) ) ) # ( 
// \phoneCntl|mux_out[10]~50_combout  & ( !\phoneCntl|mux_out[14]~33_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & \phoneCntl|mux_out[10]~76_combout ) ) ) ) # ( !\phoneCntl|mux_out[10]~50_combout  & ( !\phoneCntl|mux_out[14]~33_combout  & ( 
// (!\phoneCntl|mux_out[13]~3_combout  & (((\phoneCntl|mux_out[10]~76_combout )))) # (\phoneCntl|mux_out[13]~3_combout  & (!\immMux|mux_out[2]~4_combout  & (\phoneCntl|mux_out[6]~74_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~3_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\phoneCntl|mux_out[6]~74_combout ),
	.datad(!\phoneCntl|mux_out[10]~76_combout ),
	.datae(!\phoneCntl|mux_out[10]~50_combout ),
	.dataf(!\phoneCntl|mux_out[14]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~77 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~77 .lut_mask = 64'h04AE00AA15BF00AA;
defparam \phoneCntl|mux_out[10]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N24
cyclonev_lcell_comb \phoneCntl|mux_out[6]~36 (
// Equation(s):
// \phoneCntl|mux_out[6]~36_combout  = ( \immMux|mux_out[0]~1_combout  & ( (!\logicBox|Add11~57_sumout  & \muxSrc|Mux0~4_combout ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( (\muxSrc|Mux1~4_combout  & !\logicBox|Add11~57_sumout ) ) )

	.dataa(!\muxSrc|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|Add11~57_sumout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~36 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~36 .lut_mask = 64'h5050505000F000F0;
defparam \phoneCntl|mux_out[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N57
cyclonev_lcell_comb \logicBox|ShiftRight2~2 (
// Equation(s):
// \logicBox|ShiftRight2~2_combout  = ( \logicBox|Add11~57_sumout  & ( \muxSrc|Mux0~4_combout  ) ) # ( !\logicBox|Add11~57_sumout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux1~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux0~4_combout 
// ))) ) )

	.dataa(!\muxSrc|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~2 .extended_lut = "off";
defparam \logicBox|ShiftRight2~2 .lut_mask = 64'h505F505F00FF00FF;
defparam \logicBox|ShiftRight2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \phoneCntl|mux_out[6]~78 (
// Equation(s):
// \phoneCntl|mux_out[6]~78_combout  = ( \muxSrc|Mux3~4_combout  & ( (!\logicBox|Add11~57_sumout  & (\logicBox|ShiftRight1~2_combout )) # (\logicBox|Add11~57_sumout  & (((!\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux2~4_combout )))) ) ) # ( 
// !\muxSrc|Mux3~4_combout  & ( (!\logicBox|Add11~57_sumout  & (\logicBox|ShiftRight1~2_combout )) # (\logicBox|Add11~57_sumout  & (((\immMux|mux_out[0]~1_combout  & \muxSrc|Mux2~4_combout )))) ) )

	.dataa(!\logicBox|ShiftRight1~2_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\logicBox|Add11~57_sumout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~78 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~78 .lut_mask = 64'h505350535C5F5C5F;
defparam \phoneCntl|mux_out[6]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N0
cyclonev_lcell_comb \phoneCntl|mux_out[10]~140 (
// Equation(s):
// \phoneCntl|mux_out[10]~140_combout  = ( \logicBox|ShiftRight2~2_combout  & ( \phoneCntl|mux_out[6]~78_combout  & ( (!\phoneCntl|mux_out[13]~8_combout ) # ((\Instr_Reg|ImmOut [4] & ((!\logicBox|Add11~1_sumout ) # (\phoneCntl|mux_out[6]~36_combout )))) ) ) 
// ) # ( !\logicBox|ShiftRight2~2_combout  & ( \phoneCntl|mux_out[6]~78_combout  & ( (!\logicBox|Add11~1_sumout  & (((!\phoneCntl|mux_out[13]~8_combout )) # (\Instr_Reg|ImmOut [4]))) # (\logicBox|Add11~1_sumout  & (\Instr_Reg|ImmOut [4] & 
// ((!\phoneCntl|mux_out[13]~8_combout ) # (\phoneCntl|mux_out[6]~36_combout )))) ) ) ) # ( \logicBox|ShiftRight2~2_combout  & ( !\phoneCntl|mux_out[6]~78_combout  & ( (!\logicBox|Add11~1_sumout  & (\Instr_Reg|ImmOut [4] & (!\phoneCntl|mux_out[13]~8_combout 
// ))) # (\logicBox|Add11~1_sumout  & ((!\phoneCntl|mux_out[13]~8_combout ) # ((\Instr_Reg|ImmOut [4] & \phoneCntl|mux_out[6]~36_combout )))) ) ) ) # ( !\logicBox|ShiftRight2~2_combout  & ( !\phoneCntl|mux_out[6]~78_combout  & ( (\Instr_Reg|ImmOut [4] & 
// ((!\phoneCntl|mux_out[13]~8_combout ) # ((\logicBox|Add11~1_sumout  & \phoneCntl|mux_out[6]~36_combout )))) ) ) )

	.dataa(!\logicBox|Add11~1_sumout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\phoneCntl|mux_out[13]~8_combout ),
	.datad(!\phoneCntl|mux_out[6]~36_combout ),
	.datae(!\logicBox|ShiftRight2~2_combout ),
	.dataf(!\phoneCntl|mux_out[6]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~140 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~140 .lut_mask = 64'h30317071B2B3F2F3;
defparam \phoneCntl|mux_out[10]~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N12
cyclonev_lcell_comb \phoneCntl|mux_out[10]~141 (
// Equation(s):
// \phoneCntl|mux_out[10]~141_combout  = ( \phoneCntl|mux_out[10]~140_combout  & ( \phoneCntl|mux_out[6]~78_combout  & ( (!\Instr_Reg|ImmOut [4]) # (\phoneCntl|mux_out[13]~8_combout ) ) ) ) # ( !\phoneCntl|mux_out[10]~140_combout  & ( 
// \phoneCntl|mux_out[6]~78_combout  & ( (\phoneCntl|mux_out[13]~8_combout  & (!\Instr_Reg|ImmOut [4] & ((!\logicBox|Add11~1_sumout ) # (\phoneCntl|mux_out[6]~36_combout )))) ) ) ) # ( \phoneCntl|mux_out[10]~140_combout  & ( !\phoneCntl|mux_out[6]~78_combout 
//  & ( (!\Instr_Reg|ImmOut [4]) # (\phoneCntl|mux_out[13]~8_combout ) ) ) ) # ( !\phoneCntl|mux_out[10]~140_combout  & ( !\phoneCntl|mux_out[6]~78_combout  & ( (\phoneCntl|mux_out[13]~8_combout  & (\phoneCntl|mux_out[6]~36_combout  & 
// (\logicBox|Add11~1_sumout  & !\Instr_Reg|ImmOut [4]))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~8_combout ),
	.datab(!\phoneCntl|mux_out[6]~36_combout ),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\phoneCntl|mux_out[10]~140_combout ),
	.dataf(!\phoneCntl|mux_out[6]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~141 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~141 .lut_mask = 64'h0100FF555100FF55;
defparam \phoneCntl|mux_out[10]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N9
cyclonev_lcell_comb \phoneCntl|mux_out[10]~79 (
// Equation(s):
// \phoneCntl|mux_out[10]~79_combout  = ( \phoneCntl|mux_out[10]~140_combout  & ( \logicBox|Add2~25_sumout  & ( (!\phoneCntl|mux_out[13]~8_combout ) # (((\phoneCntl|mux_out[10]~53_combout ) # (\Instr_Reg|ImmOut [5])) # (\phoneCntl|mux_out[10]~141_combout )) 
// ) ) ) # ( !\phoneCntl|mux_out[10]~140_combout  & ( \logicBox|Add2~25_sumout  & ( (!\Instr_Reg|ImmOut [5] & (!\phoneCntl|mux_out[10]~53_combout  & ((!\phoneCntl|mux_out[13]~8_combout ) # (\phoneCntl|mux_out[10]~141_combout )))) ) ) ) # ( 
// \phoneCntl|mux_out[10]~140_combout  & ( !\logicBox|Add2~25_sumout  & ( (!\phoneCntl|mux_out[13]~8_combout  & (\phoneCntl|mux_out[10]~141_combout  & ((\phoneCntl|mux_out[10]~53_combout ) # (\Instr_Reg|ImmOut [5])))) # (\phoneCntl|mux_out[13]~8_combout  & 
// (((!\Instr_Reg|ImmOut [5] & \phoneCntl|mux_out[10]~53_combout )) # (\phoneCntl|mux_out[10]~141_combout ))) ) ) ) # ( !\phoneCntl|mux_out[10]~140_combout  & ( !\logicBox|Add2~25_sumout  & ( (\phoneCntl|mux_out[10]~141_combout  & (!\Instr_Reg|ImmOut [5] & 
// (!\phoneCntl|mux_out[13]~8_combout  $ (!\phoneCntl|mux_out[10]~53_combout )))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~8_combout ),
	.datab(!\phoneCntl|mux_out[10]~141_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\phoneCntl|mux_out[10]~53_combout ),
	.datae(!\phoneCntl|mux_out[10]~140_combout ),
	.dataf(!\logicBox|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~79 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~79 .lut_mask = 64'h10201373B000BFFF;
defparam \phoneCntl|mux_out[10]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N36
cyclonev_lcell_comb \phoneCntl|mux_out[10]~80 (
// Equation(s):
// \phoneCntl|mux_out[10]~80_combout  = ( \phoneCntl|mux_out[10]~77_combout  & ( \phoneCntl|mux_out[10]~79_combout  & ( (!\phoneCntl|mux_out[10]~160_combout  & (((!\phoneCntl|mux_out[10]~56_combout )) # (\logicBox|Add1~25_sumout ))) # 
// (\phoneCntl|mux_out[10]~160_combout  & (((\phoneCntl|mux_out[10]~56_combout ) # (\muxSrc|Mux0~4_combout )))) ) ) ) # ( !\phoneCntl|mux_out[10]~77_combout  & ( \phoneCntl|mux_out[10]~79_combout  & ( (!\phoneCntl|mux_out[10]~160_combout  & 
// (\logicBox|Add1~25_sumout  & ((\phoneCntl|mux_out[10]~56_combout )))) # (\phoneCntl|mux_out[10]~160_combout  & (((\phoneCntl|mux_out[10]~56_combout ) # (\muxSrc|Mux0~4_combout )))) ) ) ) # ( \phoneCntl|mux_out[10]~77_combout  & ( 
// !\phoneCntl|mux_out[10]~79_combout  & ( (!\phoneCntl|mux_out[10]~160_combout  & (((!\phoneCntl|mux_out[10]~56_combout )) # (\logicBox|Add1~25_sumout ))) # (\phoneCntl|mux_out[10]~160_combout  & (((\muxSrc|Mux0~4_combout  & 
// !\phoneCntl|mux_out[10]~56_combout )))) ) ) ) # ( !\phoneCntl|mux_out[10]~77_combout  & ( !\phoneCntl|mux_out[10]~79_combout  & ( (!\phoneCntl|mux_out[10]~160_combout  & (\logicBox|Add1~25_sumout  & ((\phoneCntl|mux_out[10]~56_combout )))) # 
// (\phoneCntl|mux_out[10]~160_combout  & (((\muxSrc|Mux0~4_combout  & !\phoneCntl|mux_out[10]~56_combout )))) ) ) )

	.dataa(!\logicBox|Add1~25_sumout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\phoneCntl|mux_out[10]~160_combout ),
	.datad(!\phoneCntl|mux_out[10]~56_combout ),
	.datae(!\phoneCntl|mux_out[10]~77_combout ),
	.dataf(!\phoneCntl|mux_out[10]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~80 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~80 .lut_mask = 64'h0350F350035FF35F;
defparam \phoneCntl|mux_out[10]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N3
cyclonev_lcell_comb \phoneCntl|mux_out[10]~81 (
// Equation(s):
// \phoneCntl|mux_out[10]~81_combout  = ( \Instr_Reg|ImmOut [4] & ( \logicBox|Add8~25_sumout  & ( (\Instr_Reg|ImmOut [7] & (\logicBox|Add5~25_sumout  & !\Instr_Reg|ImmOut [5])) ) ) ) # ( !\Instr_Reg|ImmOut [4] & ( \logicBox|Add8~25_sumout  & ( 
// \Instr_Reg|ImmOut [7] ) ) ) # ( \Instr_Reg|ImmOut [4] & ( !\logicBox|Add8~25_sumout  & ( (\Instr_Reg|ImmOut [7] & (\logicBox|Add5~25_sumout  & !\Instr_Reg|ImmOut [5])) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\logicBox|Add5~25_sumout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|Add8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~81 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~81 .lut_mask = 64'h0000101055551010;
defparam \phoneCntl|mux_out[10]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N30
cyclonev_lcell_comb \phoneCntl|mux_out[10]~82 (
// Equation(s):
// \phoneCntl|mux_out[10]~82_combout  = ( \phoneCntl|mux_out[10]~80_combout  & ( \phoneCntl|mux_out[10]~81_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\phoneCntl|mux_out[10]~73_combout  & \phoneCntl|mux_out[13]~21_combout )) ) ) ) # ( 
// !\phoneCntl|mux_out[10]~80_combout  & ( \phoneCntl|mux_out[10]~81_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\phoneCntl|mux_out[10]~73_combout  & \phoneCntl|mux_out[13]~21_combout )) ) ) ) # ( \phoneCntl|mux_out[10]~80_combout  & ( 
// !\phoneCntl|mux_out[10]~81_combout  & ( ((!\phoneCntl|mux_out[10]~73_combout  & \phoneCntl|mux_out[13]~21_combout )) # (\Instr_Reg|ImmOut [7]) ) ) ) # ( !\phoneCntl|mux_out[10]~80_combout  & ( !\phoneCntl|mux_out[10]~81_combout  & ( 
// ((!\phoneCntl|mux_out[10]~73_combout ) # (!\phoneCntl|mux_out[13]~21_combout )) # (\Instr_Reg|ImmOut [7]) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\phoneCntl|mux_out[10]~73_combout ),
	.datac(!\phoneCntl|mux_out[13]~21_combout ),
	.datad(gnd),
	.datae(!\phoneCntl|mux_out[10]~80_combout ),
	.dataf(!\phoneCntl|mux_out[10]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~82 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~82 .lut_mask = 64'hFDFD5D5D08080808;
defparam \phoneCntl|mux_out[10]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N18
cyclonev_lcell_comb \phoneCntl|mux_out[10]~83 (
// Equation(s):
// \phoneCntl|mux_out[10]~83_combout  = ( \Instr_Reg|Opcode [6] & ( \phoneCntl|mux_out[10]~82_combout  & ( (!\Instr_Reg|Opcode [4] & \immMux|mux_out[10]~13_combout ) ) ) ) # ( \Instr_Reg|Opcode [6] & ( !\phoneCntl|mux_out[10]~82_combout  & ( 
// (!\Instr_Reg|Opcode [4] & \immMux|mux_out[10]~13_combout ) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( !\phoneCntl|mux_out[10]~82_combout  & ( !\Instr_Reg|Opcode [4] ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(gnd),
	.datac(!\immMux|mux_out[10]~13_combout ),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\phoneCntl|mux_out[10]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~83 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~83 .lut_mask = 64'hAAAA0A0A00000A0A;
defparam \phoneCntl|mux_out[10]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N3
cyclonev_lcell_comb \phoneCntl|mux_out[10]~88 (
// Equation(s):
// \phoneCntl|mux_out[10]~88_combout  = ( \phoneCntl|mux_out[10]~85_combout  & ( \phoneCntl|mux_out[10]~83_combout  & ( (\phoneCntl|mux_out[10]~87_combout ) # (\phoneCntl|mux_out[9]~68_combout ) ) ) ) # ( !\phoneCntl|mux_out[10]~85_combout  & ( 
// \phoneCntl|mux_out[10]~83_combout  & ( ((\phoneCntl|mux_out[9]~68_combout  & \phoneCntl|mux_out[9]~65_combout )) # (\phoneCntl|mux_out[10]~87_combout ) ) ) ) # ( \phoneCntl|mux_out[10]~85_combout  & ( !\phoneCntl|mux_out[10]~83_combout  & ( 
// (\phoneCntl|mux_out[10]~87_combout ) # (\phoneCntl|mux_out[9]~68_combout ) ) ) ) # ( !\phoneCntl|mux_out[10]~85_combout  & ( !\phoneCntl|mux_out[10]~83_combout  & ( ((\phoneCntl|mux_out[10]~84_combout  & (\phoneCntl|mux_out[9]~68_combout  & 
// \phoneCntl|mux_out[9]~65_combout ))) # (\phoneCntl|mux_out[10]~87_combout ) ) ) )

	.dataa(!\phoneCntl|mux_out[10]~84_combout ),
	.datab(!\phoneCntl|mux_out[9]~68_combout ),
	.datac(!\phoneCntl|mux_out[9]~65_combout ),
	.datad(!\phoneCntl|mux_out[10]~87_combout ),
	.datae(!\phoneCntl|mux_out[10]~85_combout ),
	.dataf(!\phoneCntl|mux_out[10]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[10]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[10]~88 .extended_lut = "off";
defparam \phoneCntl|mux_out[10]~88 .lut_mask = 64'h01FF33FF03FF33FF;
defparam \phoneCntl|mux_out[10]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N8
dffeas \registers|r[1][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][10] .is_wysiwyg = "true";
defparam \registers|r[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N54
cyclonev_lcell_comb \registers|r[0][10]~feeder (
// Equation(s):
// \registers|r[0][10]~feeder_combout  = ( \phoneCntl|mux_out[10]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][10]~feeder .extended_lut = "off";
defparam \registers|r[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y21_N56
dffeas \registers|r[0][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][10] .is_wysiwyg = "true";
defparam \registers|r[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N51
cyclonev_lcell_comb \registers|r[3][10]~feeder (
// Equation(s):
// \registers|r[3][10]~feeder_combout  = ( \phoneCntl|mux_out[10]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][10]~feeder .extended_lut = "off";
defparam \registers|r[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y21_N52
dffeas \registers|r[3][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][10] .is_wysiwyg = "true";
defparam \registers|r[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N54
cyclonev_lcell_comb \registers|r[2][10]~feeder (
// Equation(s):
// \registers|r[2][10]~feeder_combout  = ( \phoneCntl|mux_out[10]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][10]~feeder .extended_lut = "off";
defparam \registers|r[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N56
dffeas \registers|r[2][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][10] .is_wysiwyg = "true";
defparam \registers|r[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N9
cyclonev_lcell_comb \muxDst|Mux5~0 (
// Equation(s):
// \muxDst|Mux5~0_combout  = ( \registers|r[2][10]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[3][10]~q ) ) ) ) # ( !\registers|r[2][10]~q  & ( \Instr_Reg|RdstOut [1] & ( (\Instr_Reg|RdstOut [0] & \registers|r[3][10]~q ) ) ) ) 
// # ( \registers|r[2][10]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[0][10]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][10]~q )) ) ) ) # ( !\registers|r[2][10]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut 
// [0] & ((\registers|r[0][10]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[1][10]~q )) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[1][10]~q ),
	.datac(!\registers|r[0][10]~q ),
	.datad(!\registers|r[3][10]~q ),
	.datae(!\registers|r[2][10]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~0 .extended_lut = "off";
defparam \muxDst|Mux5~0 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \muxDst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N26
dffeas \registers|r[4][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][10] .is_wysiwyg = "true";
defparam \registers|r[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N46
dffeas \registers|r[6][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][10] .is_wysiwyg = "true";
defparam \registers|r[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \registers|r[7][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][10] .is_wysiwyg = "true";
defparam \registers|r[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N26
dffeas \registers|r[5][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][10] .is_wysiwyg = "true";
defparam \registers|r[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N27
cyclonev_lcell_comb \muxDst|Mux5~1 (
// Equation(s):
// \muxDst|Mux5~1_combout  = ( \Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[7][10]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \Instr_Reg|RdstOut [1] & ( \registers|r[6][10]~q  ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & 
// ( \registers|r[5][10]~q  ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\Instr_Reg|RdstOut [1] & ( \registers|r[4][10]~q  ) ) )

	.dataa(!\registers|r[4][10]~q ),
	.datab(!\registers|r[6][10]~q ),
	.datac(!\registers|r[7][10]~q ),
	.datad(!\registers|r[5][10]~q ),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~1 .extended_lut = "off";
defparam \muxDst|Mux5~1 .lut_mask = 64'h555500FF33330F0F;
defparam \muxDst|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y23_N50
dffeas \registers|r[15][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][10] .is_wysiwyg = "true";
defparam \registers|r[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N50
dffeas \registers|r[14][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][10] .is_wysiwyg = "true";
defparam \registers|r[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N4
dffeas \registers|r[12][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][10] .is_wysiwyg = "true";
defparam \registers|r[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N14
dffeas \registers|r[13][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][10] .is_wysiwyg = "true";
defparam \registers|r[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N12
cyclonev_lcell_comb \muxDst|Mux5~3 (
// Equation(s):
// \muxDst|Mux5~3_combout  = ( \Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[15][10]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( \Instr_Reg|RdstOut [0] & ( \registers|r[13][10]~q  ) ) ) # ( \Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] 
// & ( \registers|r[14][10]~q  ) ) ) # ( !\Instr_Reg|RdstOut [1] & ( !\Instr_Reg|RdstOut [0] & ( \registers|r[12][10]~q  ) ) )

	.dataa(!\registers|r[15][10]~q ),
	.datab(!\registers|r[14][10]~q ),
	.datac(!\registers|r[12][10]~q ),
	.datad(!\registers|r[13][10]~q ),
	.datae(!\Instr_Reg|RdstOut [1]),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~3 .extended_lut = "off";
defparam \muxDst|Mux5~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \muxDst|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N54
cyclonev_lcell_comb \registers|r[11][10]~feeder (
// Equation(s):
// \registers|r[11][10]~feeder_combout  = ( \phoneCntl|mux_out[10]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[11][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[11][10]~feeder .extended_lut = "off";
defparam \registers|r[11][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[11][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N56
dffeas \registers|r[11][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][10] .is_wysiwyg = "true";
defparam \registers|r[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N17
dffeas \registers|r[9][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][10] .is_wysiwyg = "true";
defparam \registers|r[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y23_N56
dffeas \registers|r[10][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[10]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][10] .is_wysiwyg = "true";
defparam \registers|r[10][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N6
cyclonev_lcell_comb \registers|r[8][10]~feeder (
// Equation(s):
// \registers|r[8][10]~feeder_combout  = ( \phoneCntl|mux_out[10]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[10]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][10]~feeder .extended_lut = "off";
defparam \registers|r[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N8
dffeas \registers|r[8][10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][10] .is_wysiwyg = "true";
defparam \registers|r[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N9
cyclonev_lcell_comb \muxDst|Mux5~2 (
// Equation(s):
// \muxDst|Mux5~2_combout  = ( \registers|r[8][10]~q  & ( \Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[9][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][10]~q )) ) ) ) # ( !\registers|r[8][10]~q  & ( \Instr_Reg|RdstOut [0] & 
// ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[9][10]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[11][10]~q )) ) ) ) # ( \registers|r[8][10]~q  & ( !\Instr_Reg|RdstOut [0] & ( (!\Instr_Reg|RdstOut [1]) # (\registers|r[10][10]~q ) ) ) ) # ( 
// !\registers|r[8][10]~q  & ( !\Instr_Reg|RdstOut [0] & ( (\registers|r[10][10]~q  & \Instr_Reg|RdstOut [1]) ) ) )

	.dataa(!\registers|r[11][10]~q ),
	.datab(!\registers|r[9][10]~q ),
	.datac(!\registers|r[10][10]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[8][10]~q ),
	.dataf(!\Instr_Reg|RdstOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~2 .extended_lut = "off";
defparam \muxDst|Mux5~2 .lut_mask = 64'h000FFF0F33553355;
defparam \muxDst|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N18
cyclonev_lcell_comb \muxDst|Mux5~4 (
// Equation(s):
// \muxDst|Mux5~4_combout  = ( \muxDst|Mux5~3_combout  & ( \muxDst|Mux5~2_combout  & ( ((!\Instr_Reg|RdstOut [2] & (\muxDst|Mux5~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux5~1_combout )))) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( 
// !\muxDst|Mux5~3_combout  & ( \muxDst|Mux5~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\muxDst|Mux5~0_combout ))) # (\Instr_Reg|RdstOut [2] & (((\muxDst|Mux5~1_combout  & !\Instr_Reg|RdstOut [3])))) ) ) ) # ( 
// \muxDst|Mux5~3_combout  & ( !\muxDst|Mux5~2_combout  & ( (!\Instr_Reg|RdstOut [2] & (\muxDst|Mux5~0_combout  & ((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\muxDst|Mux5~1_combout )))) ) ) ) # ( 
// !\muxDst|Mux5~3_combout  & ( !\muxDst|Mux5~2_combout  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & (\muxDst|Mux5~0_combout )) # (\Instr_Reg|RdstOut [2] & ((\muxDst|Mux5~1_combout ))))) ) ) )

	.dataa(!\muxDst|Mux5~0_combout ),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux5~1_combout ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux5~3_combout ),
	.dataf(!\muxDst|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux5~4 .extended_lut = "off";
defparam \muxDst|Mux5~4 .lut_mask = 64'h4700473347CC47FF;
defparam \muxDst|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N45
cyclonev_lcell_comb \immMux|mux_out[10]~13 (
// Equation(s):
// \immMux|mux_out[10]~13_combout  = ( \state_machine|state_counter.0010~q  & ( (!\state_machine|always1~0_combout  & (\muxDst|Mux5~4_combout )) # (\state_machine|always1~0_combout  & ((\Instr_Reg|ImmOut [7]))) ) ) # ( !\state_machine|state_counter.0010~q  & 
// ( \muxDst|Mux5~4_combout  ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(gnd),
	.datac(!\muxDst|Mux5~4_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[10]~13 .extended_lut = "off";
defparam \immMux|mux_out[10]~13 .lut_mask = 64'h0F0F0F0F0A5F0A5F;
defparam \immMux|mux_out[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N42
cyclonev_lcell_comb \logicBox|ShiftLeft0~8 (
// Equation(s):
// \logicBox|ShiftLeft0~8_combout  = ( !\immMux|mux_out[9]~14_combout  & ( (!\immMux|mux_out[10]~13_combout  & (!\immMux|mux_out[8]~15_combout  & !\immMux|mux_out[11]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[10]~13_combout ),
	.datac(!\immMux|mux_out[8]~15_combout ),
	.datad(!\immMux|mux_out[11]~12_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~8 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~8 .lut_mask = 64'hC000C00000000000;
defparam \logicBox|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N12
cyclonev_lcell_comb \logicBox|Selector3~3 (
// Equation(s):
// \logicBox|Selector3~3_combout  = ( \logicBox|ShiftLeft0~5_combout  & ( \logicBox|ShiftLeft0~8_combout  & ( (\logicBox|ShiftLeft0~6_combout  & (\logicBox|ShiftLeft0~7_combout  & (\Instr_Reg|Opcode [7] & !\immMux|mux_out[15]~5_combout ))) ) ) )

	.dataa(!\logicBox|ShiftLeft0~6_combout ),
	.datab(!\logicBox|ShiftLeft0~7_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\logicBox|ShiftLeft0~5_combout ),
	.dataf(!\logicBox|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~3 .extended_lut = "off";
defparam \logicBox|Selector3~3 .lut_mask = 64'h0000000000000100;
defparam \logicBox|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \logicBox|ShiftLeft0~1 (
// Equation(s):
// \logicBox|ShiftLeft0~1_combout  = ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux13~4_combout  & ( (!\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux14~4_combout ) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux13~4_combout  & ( 
// (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux11~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux12~4_combout ))) ) ) ) # ( \immMux|mux_out[1]~2_combout  & ( !\muxSrc|Mux13~4_combout  & ( (\immMux|mux_out[0]~1_combout  & 
// \muxSrc|Mux14~4_combout ) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\muxSrc|Mux13~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux11~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux12~4_combout ))) ) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\muxSrc|Mux14~4_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~1 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~1 .lut_mask = 64'h474700334747CCFF;
defparam \logicBox|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N27
cyclonev_lcell_comb \logicBox|ShiftLeft0~3 (
// Equation(s):
// \logicBox|ShiftLeft0~3_combout  = ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux15~4_combout  & ( !\immMux|mux_out[0]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~3 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~3 .lut_mask = 64'h00000000FF000000;
defparam \logicBox|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N24
cyclonev_lcell_comb \logicBox|ShiftLeft0~2 (
// Equation(s):
// \logicBox|ShiftLeft0~2_combout  = ( \muxSrc|Mux7~4_combout  & ( \muxSrc|Mux9~4_combout  & ( (!\immMux|mux_out[0]~1_combout ) # ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux10~4_combout )))) 
// ) ) ) # ( !\muxSrc|Mux7~4_combout  & ( \muxSrc|Mux9~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & (((\immMux|mux_out[1]~2_combout )))) # (\immMux|mux_out[0]~1_combout  & ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) # 
// (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux10~4_combout ))))) ) ) ) # ( \muxSrc|Mux7~4_combout  & ( !\muxSrc|Mux9~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & (((!\immMux|mux_out[1]~2_combout )))) # (\immMux|mux_out[0]~1_combout  & 
// ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux10~4_combout ))))) ) ) ) # ( !\muxSrc|Mux7~4_combout  & ( !\muxSrc|Mux9~4_combout  & ( (\immMux|mux_out[0]~1_combout  & 
// ((!\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux8~4_combout )) # (\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux10~4_combout ))))) ) ) )

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\muxSrc|Mux10~4_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(!\muxSrc|Mux7~4_combout ),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~2 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~2 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \logicBox|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N0
cyclonev_lcell_comb \logicBox|ShiftLeft0~22 (
// Equation(s):
// \logicBox|ShiftLeft0~22_combout  = ( \logicBox|ShiftLeft0~2_combout  & ( (!\immMux|mux_out[3]~3_combout  & ((!\immMux|mux_out[2]~4_combout ) # ((\logicBox|ShiftLeft0~1_combout )))) # (\immMux|mux_out[3]~3_combout  & (!\immMux|mux_out[2]~4_combout  & 
// ((\logicBox|ShiftLeft0~3_combout )))) ) ) # ( !\logicBox|ShiftLeft0~2_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~1_combout ))) # (\immMux|mux_out[3]~3_combout  & (!\immMux|mux_out[2]~4_combout  & 
// ((\logicBox|ShiftLeft0~3_combout )))) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|ShiftLeft0~1_combout ),
	.datad(!\logicBox|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~22 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~22 .lut_mask = 64'h024602468ACE8ACE;
defparam \logicBox|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N39
cyclonev_lcell_comb \logicBox|Selector7~2 (
// Equation(s):
// \logicBox|Selector7~2_combout  = ( \logicBox|Selector3~3_combout  & ( \logicBox|ShiftLeft0~22_combout  ) ) # ( !\logicBox|Selector3~3_combout  & ( \logicBox|ShiftLeft0~22_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & 
// ((\muxSrc|Mux7~4_combout ))) # (\Instr_Reg|ImmOut [5] & (\logicBox|Add1~17_sumout )))) ) ) ) # ( \logicBox|Selector3~3_combout  & ( !\logicBox|ShiftLeft0~22_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & ((\muxSrc|Mux7~4_combout ))) # 
// (\Instr_Reg|ImmOut [5] & (\logicBox|Add1~17_sumout )))) ) ) ) # ( !\logicBox|Selector3~3_combout  & ( !\logicBox|ShiftLeft0~22_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & ((\muxSrc|Mux7~4_combout ))) # (\Instr_Reg|ImmOut [5] & 
// (\logicBox|Add1~17_sumout )))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|Add1~17_sumout ),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Selector3~3_combout ),
	.dataf(!\logicBox|ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~2 .extended_lut = "off";
defparam \logicBox|Selector7~2 .lut_mask = 64'h1B001B001B00FFFF;
defparam \logicBox|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N3
cyclonev_lcell_comb \logicBox|ShiftRight1~3 (
// Equation(s):
// \logicBox|ShiftRight1~3_combout  = ( \muxSrc|Mux6~4_combout  & ( \muxSrc|Mux7~4_combout  ) ) # ( !\muxSrc|Mux6~4_combout  & ( \muxSrc|Mux7~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux6~4_combout  & ( !\muxSrc|Mux7~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\muxSrc|Mux6~4_combout ),
	.dataf(!\muxSrc|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~3 .extended_lut = "off";
defparam \logicBox|ShiftRight1~3 .lut_mask = 64'h000001EFFE10FFFF;
defparam \logicBox|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N39
cyclonev_lcell_comb \logicBox|ShiftRight0~7 (
// Equation(s):
// \logicBox|ShiftRight0~7_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~2_combout  ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|ShiftRight1~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|ShiftRight1~2_combout ),
	.datad(!\logicBox|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~7 .extended_lut = "off";
defparam \logicBox|ShiftRight0~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \logicBox|ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N24
cyclonev_lcell_comb \logicBox|ShiftRight2~0 (
// Equation(s):
// \logicBox|ShiftRight2~0_combout  = ( \logicBox|Add11~57_sumout  & ( \muxSrc|Mux3~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux1~4_combout ))) # (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux0~4_combout )) ) ) ) # ( 
// !\logicBox|Add11~57_sumout  & ( \muxSrc|Mux3~4_combout  & ( (!\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux2~4_combout ) ) ) ) # ( \logicBox|Add11~57_sumout  & ( !\muxSrc|Mux3~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux1~4_combout ))) # 
// (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux0~4_combout )) ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\muxSrc|Mux3~4_combout  & ( (\immMux|mux_out[0]~1_combout  & \muxSrc|Mux2~4_combout ) ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\muxSrc|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~0 .extended_lut = "off";
defparam \logicBox|ShiftRight2~0 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \logicBox|ShiftRight2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N3
cyclonev_lcell_comb \logicBox|ShiftRight0~8 (
// Equation(s):
// \logicBox|ShiftRight0~8_combout  = ( \logicBox|ShiftRight2~0_combout  & ( (\logicBox|ShiftRight0~7_combout ) # (\logicBox|Add11~1_sumout ) ) ) # ( !\logicBox|ShiftRight2~0_combout  & ( (!\logicBox|Add11~1_sumout  & \logicBox|ShiftRight0~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\logicBox|ShiftRight0~7_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~8 .extended_lut = "off";
defparam \logicBox|ShiftRight0~8 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \logicBox|ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N36
cyclonev_lcell_comb \logicBox|ShiftRight0~3 (
// Equation(s):
// \logicBox|ShiftRight0~3_combout  = ( !\logicBox|Add11~25_sumout  & ( (!\logicBox|Add11~21_sumout  & !\logicBox|Add11~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add11~21_sumout ),
	.datad(!\logicBox|Add11~17_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~3 .extended_lut = "off";
defparam \logicBox|ShiftRight0~3 .lut_mask = 64'hF000F00000000000;
defparam \logicBox|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N57
cyclonev_lcell_comb \logicBox|Selector3~11 (
// Equation(s):
// \logicBox|Selector3~11_combout  = ( \logicBox|ShiftRight0~3_combout  & ( !\logicBox|Add11~29_sumout  & ( (\logicBox|ShiftRight0~1_combout  & (!\logicBox|Add11~9_sumout  & (!\logicBox|Add11~5_sumout  & !\logicBox|Add11~13_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~1_combout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\logicBox|Add11~13_sumout ),
	.datae(!\logicBox|ShiftRight0~3_combout ),
	.dataf(!\logicBox|Add11~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~11 .extended_lut = "off";
defparam \logicBox|Selector3~11 .lut_mask = 64'h0000400000000000;
defparam \logicBox|Selector3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N42
cyclonev_lcell_comb \logicBox|Selector7~3 (
// Equation(s):
// \logicBox|Selector7~3_combout  = ( \logicBox|ShiftRight0~8_combout  & ( \logicBox|Selector3~11_combout  & ( (\logicBox|Selector4~0_combout ) # (\logicBox|Selector7~2_combout ) ) ) ) # ( !\logicBox|ShiftRight0~8_combout  & ( \logicBox|Selector3~11_combout  
// & ( \logicBox|Selector7~2_combout  ) ) ) # ( \logicBox|ShiftRight0~8_combout  & ( !\logicBox|Selector3~11_combout  & ( ((\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [5] & \logicBox|Selector4~0_combout ))) # (\logicBox|Selector7~2_combout ) ) ) ) # ( 
// !\logicBox|ShiftRight0~8_combout  & ( !\logicBox|Selector3~11_combout  & ( ((\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [5] & \logicBox|Selector4~0_combout ))) # (\logicBox|Selector7~2_combout ) ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|Selector7~2_combout ),
	.datad(!\logicBox|Selector4~0_combout ),
	.datae(!\logicBox|ShiftRight0~8_combout ),
	.dataf(!\logicBox|Selector3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~3 .extended_lut = "off";
defparam \logicBox|Selector7~3 .lut_mask = 64'h0F1F0F1F0F0F0FFF;
defparam \logicBox|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N54
cyclonev_lcell_comb \logicBox|Selector7~28 (
// Equation(s):
// \logicBox|Selector7~28_combout  = ( !\Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|ImmOut [4] & (((\logicBox|Selector7~3_combout )))) # (\Instr_Reg|ImmOut [4] & (\muxSrc|Mux7~4_combout ))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// ((!\Instr_Reg|ImmOut [7] & ((!\logicBox|Selector3~6_combout  & ((\immMux|mux_out[8]~15_combout ))) # (\logicBox|Selector3~6_combout  & (\muxSrc|Mux7~4_combout )))) # (\Instr_Reg|ImmOut [7] & (\muxSrc|Mux7~4_combout ))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\immMux|mux_out[8]~15_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Selector3~6_combout ),
	.datag(!\logicBox|Selector7~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~28 .extended_lut = "on";
defparam \logicBox|Selector7~28 .lut_mask = 64'h1BFF0F331BFF3333;
defparam \logicBox|Selector7~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N36
cyclonev_lcell_comb \logicBox|Selector7~19 (
// Equation(s):
// \logicBox|Selector7~19_combout  = ( \logicBox|Selector7~28_combout  & ( \Instr_Reg|ImmOut [5] & ( ((!\Instr_Reg|ImmOut [4]) # (\Instr_Reg|Opcode [7])) # (\logicBox|Add2~17_sumout ) ) ) ) # ( !\logicBox|Selector7~28_combout  & ( \Instr_Reg|ImmOut [5] & ( 
// (\logicBox|Add2~17_sumout  & (!\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [4])) ) ) ) # ( \logicBox|Selector7~28_combout  & ( !\Instr_Reg|ImmOut [5] & ( ((!\Instr_Reg|ImmOut [4]) # (\Instr_Reg|Opcode [7])) # (\logicBox|Add1~17_sumout ) ) ) ) # ( 
// !\logicBox|Selector7~28_combout  & ( !\Instr_Reg|ImmOut [5] & ( (\logicBox|Add1~17_sumout  & (!\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [4])) ) ) )

	.dataa(!\logicBox|Add1~17_sumout ),
	.datab(!\logicBox|Add2~17_sumout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\logicBox|Selector7~28_combout ),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~19 .extended_lut = "off";
defparam \logicBox|Selector7~19 .lut_mask = 64'h0050FF5F0030FF3F;
defparam \logicBox|Selector7~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N30
cyclonev_lcell_comb \logicBox|ShiftRight3~0 (
// Equation(s):
// \logicBox|ShiftRight3~0_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux1~4_combout  ) ) ) # ( 
// \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux2~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux3~4_combout  ) ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight3~0 .extended_lut = "off";
defparam \logicBox|ShiftRight3~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \logicBox|ShiftRight3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N54
cyclonev_lcell_comb \logicBox|ShiftRight1~4 (
// Equation(s):
// \logicBox|ShiftRight1~4_combout  = ( \immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~3_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftRight1~2_combout )) # (\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftRight3~0_combout ))) ) ) 
// ) # ( !\immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~3_combout  & ( (!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftRight3~0_combout ) ) ) ) # ( \immMux|mux_out[1]~2_combout  & ( !\logicBox|ShiftRight1~3_combout  & ( 
// (!\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftRight1~2_combout )) # (\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftRight3~0_combout ))) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\logicBox|ShiftRight1~3_combout  & ( (\immMux|mux_out[2]~4_combout 
//  & \logicBox|ShiftRight3~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\logicBox|ShiftRight1~2_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\logicBox|ShiftRight3~0_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\logicBox|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~4 .extended_lut = "off";
defparam \logicBox|ShiftRight1~4 .lut_mask = 64'h000F303FF0FF303F;
defparam \logicBox|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N51
cyclonev_lcell_comb \logicBox|Selector3~0 (
// Equation(s):
// \logicBox|Selector3~0_combout  = ( \Instr_Reg|ImmOut [5] & ( \muxSrc|Mux0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~0 .extended_lut = "off";
defparam \logicBox|Selector3~0 .lut_mask = 64'h000000000000FFFF;
defparam \logicBox|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N0
cyclonev_lcell_comb \logicBox|Selector7~0 (
// Equation(s):
// \logicBox|Selector7~0_combout  = ( \immMux|mux_out[3]~3_combout  & ( \logicBox|Selector3~0_combout  & ( (\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [4]) # (\logicBox|ShiftLeft0~22_combout ))) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( 
// \logicBox|Selector3~0_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & (\logicBox|ShiftLeft0~22_combout )) # (\Instr_Reg|ImmOut [4] & ((\logicBox|ShiftRight1~4_combout ))))) ) ) ) # ( \immMux|mux_out[3]~3_combout  & ( 
// !\logicBox|Selector3~0_combout  & ( (\logicBox|ShiftLeft0~22_combout  & (!\Instr_Reg|ImmOut [4] & \Instr_Reg|Opcode [7])) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( !\logicBox|Selector3~0_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & 
// (\logicBox|ShiftLeft0~22_combout )) # (\Instr_Reg|ImmOut [4] & ((\logicBox|ShiftRight1~4_combout ))))) ) ) )

	.dataa(!\logicBox|ShiftLeft0~22_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|ShiftRight1~4_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\logicBox|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~0 .extended_lut = "off";
defparam \logicBox|Selector7~0 .lut_mask = 64'h0047004400470077;
defparam \logicBox|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N3
cyclonev_lcell_comb \logicBox|Selector7~1 (
// Equation(s):
// \logicBox|Selector7~1_combout  = ( !\logicBox|Selector7~0_combout  & ( ((!\muxSrc|Mux7~4_combout  & ((!\Instr_Reg|ImmOut [5]) # (!\immMux|mux_out[8]~15_combout )))) # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\immMux|mux_out[8]~15_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~1 .extended_lut = "off";
defparam \logicBox|Selector7~1 .lut_mask = 64'hDDD5DDD500000000;
defparam \logicBox|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N15
cyclonev_lcell_comb \logicBox|Selector7~4 (
// Equation(s):
// \logicBox|Selector7~4_combout  = ( !\logicBox|Selector7~0_combout  & ( ((!\muxSrc|Mux7~4_combout  & ((!\Instr_Reg|ImmOut [5]) # (!\immMux|mux_out[8]~15_combout ))) # (\muxSrc|Mux7~4_combout  & (!\Instr_Reg|ImmOut [5] $ (\immMux|mux_out[8]~15_combout )))) 
// # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\immMux|mux_out[8]~15_combout ),
	.datae(!\logicBox|Selector7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~4 .extended_lut = "off";
defparam \logicBox|Selector7~4 .lut_mask = 64'hFDD70000FDD70000;
defparam \logicBox|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N54
cyclonev_lcell_comb \logicBox|Selector7~5 (
// Equation(s):
// \logicBox|Selector7~5_combout  = ( \flags|flags_out[0]~0_combout  & ( \logicBox|Add8~17_sumout  & ( (!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [5] & \logicBox|Add5~17_sumout )) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( \logicBox|Add8~17_sumout  & 
// ( \muxSrc|Mux7~4_combout  ) ) ) # ( \flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~17_sumout  & ( (!\Instr_Reg|ImmOut [5] & (\logicBox|Add5~17_sumout  & \Instr_Reg|ImmOut [4])) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~17_sumout  & 
// ( \muxSrc|Mux7~4_combout  ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|Add5~17_sumout ),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\flags|flags_out[0]~0_combout ),
	.dataf(!\logicBox|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~5 .extended_lut = "off";
defparam \logicBox|Selector7~5 .lut_mask = 64'h0F0F00220F0FFF22;
defparam \logicBox|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N18
cyclonev_lcell_comb \logicBox|Selector7~18 (
// Equation(s):
// \logicBox|Selector7~18_combout  = ( !\Instr_Reg|Opcode [6] & ( \logicBox|Selector7~5_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|ImmOut [4] & (\logicBox|Selector7~1_combout )) # (\Instr_Reg|ImmOut [4] & ((\logicBox|Selector7~4_combout ))))) ) ) ) 
// # ( !\Instr_Reg|Opcode [6] & ( !\logicBox|Selector7~5_combout  & ( ((!\Instr_Reg|ImmOut [4] & (\logicBox|Selector7~1_combout )) # (\Instr_Reg|ImmOut [4] & ((\logicBox|Selector7~4_combout )))) # (\Instr_Reg|ImmOut [7]) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\logicBox|Selector7~1_combout ),
	.datad(!\logicBox|Selector7~4_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Selector7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~18 .extended_lut = "off";
defparam \logicBox|Selector7~18 .lut_mask = 64'h3B7F0000084C0000;
defparam \logicBox|Selector7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N48
cyclonev_lcell_comb \logicBox|Selector7~6 (
// Equation(s):
// \logicBox|Selector7~6_combout  = ( \logicBox|Selector7~28_combout  & ( \logicBox|Selector7~18_combout  & ( (!\Instr_Reg|ImmOut [7] & (((\Instr_Reg|ImmOut [6] & \logicBox|Selector7~19_combout )) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( 
// !\logicBox|Selector7~28_combout  & ( \logicBox|Selector7~18_combout  & ( (\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [7] & (\logicBox|Selector7~19_combout  & !\Instr_Reg|Opcode [6]))) ) ) ) # ( \logicBox|Selector7~28_combout  & ( 
// !\logicBox|Selector7~18_combout  & ( (!\Instr_Reg|ImmOut [6]) # (((\Instr_Reg|Opcode [6]) # (\logicBox|Selector7~19_combout )) # (\Instr_Reg|ImmOut [7])) ) ) ) # ( !\logicBox|Selector7~28_combout  & ( !\logicBox|Selector7~18_combout  & ( 
// (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [6]) # (\logicBox|Selector7~19_combout )))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\logicBox|Selector7~19_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Selector7~28_combout ),
	.dataf(!\logicBox|Selector7~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~6 .extended_lut = "off";
defparam \logicBox|Selector7~6 .lut_mask = 64'h8C00BFFF040004CC;
defparam \logicBox|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N24
cyclonev_lcell_comb \logicBox|Selector7~10 (
// Equation(s):
// \logicBox|Selector7~10_combout  = ( \logicBox|Selector7~7_combout  & ( \logicBox|Selector7~6_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector7~8_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|Selector7~9_combout 
// )))) ) ) ) # ( !\logicBox|Selector7~7_combout  & ( \logicBox|Selector7~6_combout  & ( (!\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4])) # (\logicBox|Selector7~8_combout ))) # (\Instr_Reg|Opcode [5] & (((\logicBox|Selector7~9_combout  & 
// \Instr_Reg|Opcode [4])))) ) ) ) # ( \logicBox|Selector7~7_combout  & ( !\logicBox|Selector7~6_combout  & ( (!\Instr_Reg|Opcode [5] & (\logicBox|Selector7~8_combout  & ((\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4]) # 
// (\logicBox|Selector7~9_combout )))) ) ) ) # ( !\logicBox|Selector7~7_combout  & ( !\logicBox|Selector7~6_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector7~8_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector7~9_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\logicBox|Selector7~8_combout ),
	.datac(!\logicBox|Selector7~9_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Selector7~7_combout ),
	.dataf(!\logicBox|Selector7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~10 .extended_lut = "off";
defparam \logicBox|Selector7~10 .lut_mask = 64'h00275527AA27FF27;
defparam \logicBox|Selector7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N6
cyclonev_lcell_comb \phoneCntl|mux_out[8]~47 (
// Equation(s):
// \phoneCntl|mux_out[8]~47_combout  = ( \logicBox|Selector7~10_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q ) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ))) ) ) # ( 
// !\logicBox|Selector7~10_combout  & ( (\state_machine|state_counter.0101~q  & (\memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & !\state_machine|state_counter.1000~q )) ) )

	.dataa(gnd),
	.datab(!\state_machine|state_counter.0101~q ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(gnd),
	.dataf(!\logicBox|Selector7~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[8]~47 .extended_lut = "off";
defparam \phoneCntl|mux_out[8]~47 .lut_mask = 64'h03000300CF00CF00;
defparam \phoneCntl|mux_out[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N26
dffeas \registers|r[11][8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[8]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][8] .is_wysiwyg = "true";
defparam \registers|r[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N39
cyclonev_lcell_comb \muxSrc|Mux7~2 (
// Equation(s):
// \muxSrc|Mux7~2_combout  = ( \registers|r[10][8]~q  & ( \Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1] & ((\registers|r[9][8]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[11][8]~q )) ) ) ) # ( !\registers|r[10][8]~q  & ( \Instr_Reg|RsrcOut [0] & ( 
// (!\Instr_Reg|RsrcOut [1] & ((\registers|r[9][8]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[11][8]~q )) ) ) ) # ( \registers|r[10][8]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (\registers|r[8][8]~q ) # (\Instr_Reg|RsrcOut [1]) ) ) ) # ( 
// !\registers|r[10][8]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1] & \registers|r[8][8]~q ) ) ) )

	.dataa(!\registers|r[11][8]~q ),
	.datab(!\registers|r[9][8]~q ),
	.datac(!\Instr_Reg|RsrcOut [1]),
	.datad(!\registers|r[8][8]~q ),
	.datae(!\registers|r[10][8]~q ),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~2 .extended_lut = "off";
defparam \muxSrc|Mux7~2 .lut_mask = 64'h00F00FFF35353535;
defparam \muxSrc|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N45
cyclonev_lcell_comb \muxSrc|Mux7~0 (
// Equation(s):
// \muxSrc|Mux7~0_combout  = ( \Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[3][8]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[1][8]~q  ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( 
// \registers|r[2][8]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[0][8]~q  ) ) )

	.dataa(!\registers|r[2][8]~q ),
	.datab(!\registers|r[0][8]~q ),
	.datac(!\registers|r[3][8]~q ),
	.datad(!\registers|r[1][8]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~0 .extended_lut = "off";
defparam \muxSrc|Mux7~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \muxSrc|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y24_N33
cyclonev_lcell_comb \muxSrc|Mux7~1 (
// Equation(s):
// \muxSrc|Mux7~1_combout  = ( \Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[7][8]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[5][8]~q  ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( 
// \registers|r[6][8]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[4][8]~q  ) ) )

	.dataa(!\registers|r[7][8]~q ),
	.datab(!\registers|r[4][8]~q ),
	.datac(!\registers|r[6][8]~q ),
	.datad(!\registers|r[5][8]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~1 .extended_lut = "off";
defparam \muxSrc|Mux7~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \muxSrc|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N27
cyclonev_lcell_comb \muxSrc|Mux7~3 (
// Equation(s):
// \muxSrc|Mux7~3_combout  = ( \Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[15][8]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[13][8]~q  ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & 
// ( \registers|r[14][8]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[12][8]~q  ) ) )

	.dataa(!\registers|r[14][8]~q ),
	.datab(!\registers|r[12][8]~q ),
	.datac(!\registers|r[15][8]~q ),
	.datad(!\registers|r[13][8]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~3 .extended_lut = "off";
defparam \muxSrc|Mux7~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \muxSrc|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N3
cyclonev_lcell_comb \muxSrc|Mux7~4 (
// Equation(s):
// \muxSrc|Mux7~4_combout  = ( \muxSrc|Mux7~1_combout  & ( \muxSrc|Mux7~3_combout  & ( ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux7~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux7~2_combout ))) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( 
// !\muxSrc|Mux7~1_combout  & ( \muxSrc|Mux7~3_combout  & ( (!\Instr_Reg|RsrcOut [3] & (!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux7~0_combout )))) # (\Instr_Reg|RsrcOut [3] & (((\muxSrc|Mux7~2_combout )) # (\Instr_Reg|RsrcOut [2]))) ) ) ) # ( 
// \muxSrc|Mux7~1_combout  & ( !\muxSrc|Mux7~3_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((\muxSrc|Mux7~0_combout )) # (\Instr_Reg|RsrcOut [2]))) # (\Instr_Reg|RsrcOut [3] & (!\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux7~2_combout ))) ) ) ) # ( 
// !\muxSrc|Mux7~1_combout  & ( !\muxSrc|Mux7~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux7~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux7~2_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\muxSrc|Mux7~2_combout ),
	.datad(!\muxSrc|Mux7~0_combout ),
	.datae(!\muxSrc|Mux7~1_combout ),
	.dataf(!\muxSrc|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux7~4 .extended_lut = "off";
defparam \muxSrc|Mux7~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \muxSrc|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N36
cyclonev_lcell_comb \logicBox|Add3~1 (
// Equation(s):
// \logicBox|Add3~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~30  ))
// \logicBox|Add3~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~30  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~1_sumout ),
	.cout(\logicBox|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~1 .extended_lut = "off";
defparam \logicBox|Add3~1 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N39
cyclonev_lcell_comb \logicBox|Add3~5 (
// Equation(s):
// \logicBox|Add3~5_sumout  = SUM(( \muxSrc|Mux2~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~2  ))
// \logicBox|Add3~6  = CARRY(( \muxSrc|Mux2~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~2  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~5_sumout ),
	.cout(\logicBox|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~5 .extended_lut = "off";
defparam \logicBox|Add3~5 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N39
cyclonev_lcell_comb \logicBox|Add6~1 (
// Equation(s):
// \logicBox|Add6~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~30  ))
// \logicBox|Add6~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~30  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~1_sumout ),
	.cout(\logicBox|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~1 .extended_lut = "off";
defparam \logicBox|Add6~1 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N42
cyclonev_lcell_comb \logicBox|Add6~5 (
// Equation(s):
// \logicBox|Add6~5_sumout  = SUM(( \muxSrc|Mux2~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~2  ))
// \logicBox|Add6~6  = CARRY(( \muxSrc|Mux2~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~2  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~5_sumout ),
	.cout(\logicBox|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~5 .extended_lut = "off";
defparam \logicBox|Add6~5 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N27
cyclonev_lcell_comb \phoneCntl|mux_out[13]~26 (
// Equation(s):
// \phoneCntl|mux_out[13]~26_combout  = ( \logicBox|Add6~5_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & ((!\phoneCntl|mux_out[13]~25_combout  & (\immMux|mux_out[13]~11_combout )) # (\phoneCntl|mux_out[13]~25_combout  & ((\logicBox|Add3~5_sumout ))))) 
// # (\phoneCntl|mux_out[13]~177_combout  & (!\phoneCntl|mux_out[13]~25_combout )) ) ) # ( !\logicBox|Add6~5_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & ((!\phoneCntl|mux_out[13]~25_combout  & (\immMux|mux_out[13]~11_combout )) # 
// (\phoneCntl|mux_out[13]~25_combout  & ((\logicBox|Add3~5_sumout ))))) ) )

	.dataa(!\phoneCntl|mux_out[13]~177_combout ),
	.datab(!\phoneCntl|mux_out[13]~25_combout ),
	.datac(!\immMux|mux_out[13]~11_combout ),
	.datad(!\logicBox|Add3~5_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~26 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~26 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \phoneCntl|mux_out[13]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N30
cyclonev_lcell_comb \phoneCntl|mux_out[13]~29 (
// Equation(s):
// \phoneCntl|mux_out[13]~29_combout  = ( !\Instr_Reg|Opcode [6] & ( !\Instr_Reg|Opcode [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~29 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~29 .lut_mask = 64'hF0F0F0F000000000;
defparam \phoneCntl|mux_out[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N36
cyclonev_lcell_comb \logicBox|Add0~1 (
// Equation(s):
// \logicBox|Add0~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( GND ) + ( \logicBox|Add0~30  ))
// \logicBox|Add0~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( GND ) + ( \logicBox|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~1_sumout ),
	.cout(\logicBox|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~1 .extended_lut = "off";
defparam \logicBox|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N39
cyclonev_lcell_comb \logicBox|Add0~5 (
// Equation(s):
// \logicBox|Add0~5_sumout  = SUM(( \muxSrc|Mux2~4_combout  ) + ( GND ) + ( \logicBox|Add0~2  ))
// \logicBox|Add0~6  = CARRY(( \muxSrc|Mux2~4_combout  ) + ( GND ) + ( \logicBox|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~5_sumout ),
	.cout(\logicBox|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~5 .extended_lut = "off";
defparam \logicBox|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N36
cyclonev_lcell_comb \logicBox|Add4~1 (
// Equation(s):
// \logicBox|Add4~1_sumout  = SUM(( \logicBox|Add3~1_sumout  ) + ( GND ) + ( \logicBox|Add4~30  ))
// \logicBox|Add4~2  = CARRY(( \logicBox|Add3~1_sumout  ) + ( GND ) + ( \logicBox|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~1_sumout ),
	.cout(\logicBox|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~1 .extended_lut = "off";
defparam \logicBox|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N39
cyclonev_lcell_comb \logicBox|Add4~5 (
// Equation(s):
// \logicBox|Add4~5_sumout  = SUM(( \logicBox|Add3~5_sumout  ) + ( GND ) + ( \logicBox|Add4~2  ))
// \logicBox|Add4~6  = CARRY(( \logicBox|Add3~5_sumout  ) + ( GND ) + ( \logicBox|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~5_sumout ),
	.cout(\logicBox|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~5 .extended_lut = "off";
defparam \logicBox|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N0
cyclonev_lcell_comb \phoneCntl|mux_out[13]~28 (
// Equation(s):
// \phoneCntl|mux_out[13]~28_combout  = ( \phoneCntl|mux_out[13]~27_combout  & ( \logicBox|Add4~5_sumout  & ( !\phoneCntl|mux_out[13]~177_combout  ) ) ) # ( !\phoneCntl|mux_out[13]~27_combout  & ( \logicBox|Add4~5_sumout  & ( 
// (!\phoneCntl|mux_out[13]~177_combout  & (\logicBox|Add0~5_sumout )) # (\phoneCntl|mux_out[13]~177_combout  & ((\immMux|mux_out[5]~6_combout ))) ) ) ) # ( !\phoneCntl|mux_out[13]~27_combout  & ( !\logicBox|Add4~5_sumout  & ( 
// (!\phoneCntl|mux_out[13]~177_combout  & (\logicBox|Add0~5_sumout )) # (\phoneCntl|mux_out[13]~177_combout  & ((\immMux|mux_out[5]~6_combout ))) ) ) )

	.dataa(!\logicBox|Add0~5_sumout ),
	.datab(!\immMux|mux_out[5]~6_combout ),
	.datac(!\phoneCntl|mux_out[13]~177_combout ),
	.datad(gnd),
	.datae(!\phoneCntl|mux_out[13]~27_combout ),
	.dataf(!\logicBox|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~28 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~28 .lut_mask = 64'h535300005353F0F0;
defparam \phoneCntl|mux_out[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N36
cyclonev_lcell_comb \logicBox|Add9~1 (
// Equation(s):
// \logicBox|Add9~1_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~30  ))
// \logicBox|Add9~2  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~30  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~1_sumout ),
	.cout(\logicBox|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~1 .extended_lut = "off";
defparam \logicBox|Add9~1 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N39
cyclonev_lcell_comb \logicBox|Add9~5 (
// Equation(s):
// \logicBox|Add9~5_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~2  ))
// \logicBox|Add9~6  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~2  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~5_sumout ),
	.cout(\logicBox|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~5 .extended_lut = "off";
defparam \logicBox|Add9~5 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N36
cyclonev_lcell_comb \logicBox|Add10~1 (
// Equation(s):
// \logicBox|Add10~1_sumout  = SUM(( !\muxSrc|Mux3~4_combout  $ (\logicBox|Add9~1_sumout ) ) + ( \logicBox|Add10~31  ) + ( \logicBox|Add10~30  ))
// \logicBox|Add10~2  = CARRY(( !\muxSrc|Mux3~4_combout  $ (\logicBox|Add9~1_sumout ) ) + ( \logicBox|Add10~31  ) + ( \logicBox|Add10~30  ))
// \logicBox|Add10~3  = SHARE((\muxSrc|Mux3~4_combout  & !\logicBox|Add9~1_sumout ))

	.dataa(gnd),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\logicBox|Add9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~30 ),
	.sharein(\logicBox|Add10~31 ),
	.combout(),
	.sumout(\logicBox|Add10~1_sumout ),
	.cout(\logicBox|Add10~2 ),
	.shareout(\logicBox|Add10~3 ));
// synopsys translate_off
defparam \logicBox|Add10~1 .extended_lut = "off";
defparam \logicBox|Add10~1 .lut_mask = 64'h000030300000C3C3;
defparam \logicBox|Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N39
cyclonev_lcell_comb \logicBox|Add10~5 (
// Equation(s):
// \logicBox|Add10~5_sumout  = SUM(( !\muxSrc|Mux2~4_combout  $ (\logicBox|Add9~5_sumout ) ) + ( \logicBox|Add10~3  ) + ( \logicBox|Add10~2  ))
// \logicBox|Add10~6  = CARRY(( !\muxSrc|Mux2~4_combout  $ (\logicBox|Add9~5_sumout ) ) + ( \logicBox|Add10~3  ) + ( \logicBox|Add10~2  ))
// \logicBox|Add10~7  = SHARE((\muxSrc|Mux2~4_combout  & !\logicBox|Add9~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\logicBox|Add9~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~2 ),
	.sharein(\logicBox|Add10~3 ),
	.combout(),
	.sumout(\logicBox|Add10~5_sumout ),
	.cout(\logicBox|Add10~6 ),
	.shareout(\logicBox|Add10~7 ));
// synopsys translate_off
defparam \logicBox|Add10~5 .extended_lut = "off";
defparam \logicBox|Add10~5 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N51
cyclonev_lcell_comb \logicBox|Add5~1 (
// Equation(s):
// \logicBox|Add5~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux3~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux3~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~30  ))
// \logicBox|Add5~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux3~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux3~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~30  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux3~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~1_sumout ),
	.cout(\logicBox|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~1 .extended_lut = "off";
defparam \logicBox|Add5~1 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N54
cyclonev_lcell_comb \logicBox|Add5~5 (
// Equation(s):
// \logicBox|Add5~5_sumout  = SUM(( \muxSrc|Mux2~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux2~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux2~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~2  ))
// \logicBox|Add5~6  = CARRY(( \muxSrc|Mux2~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux2~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux2~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add5~2  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux2~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~5_sumout ),
	.cout(\logicBox|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~5 .extended_lut = "off";
defparam \logicBox|Add5~5 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N27
cyclonev_lcell_comb \phoneCntl|mux_out[13]~18 (
// Equation(s):
// \phoneCntl|mux_out[13]~18_combout  = (!\immMux|mux_out[3]~3_combout  & ((!\immMux|mux_out[1]~2_combout ) # (\immMux|mux_out[0]~1_combout )))

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~18 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~18 .lut_mask = 64'hAA0AAA0AAA0AAA0A;
defparam \phoneCntl|mux_out[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N57
cyclonev_lcell_comb \phoneCntl|mux_out[13]~19 (
// Equation(s):
// \phoneCntl|mux_out[13]~19_combout  = (!\immMux|mux_out[3]~3_combout  & \immMux|mux_out[1]~2_combout )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~19 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~19 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \phoneCntl|mux_out[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N48
cyclonev_lcell_comb \phoneCntl|mux_out[13]~20 (
// Equation(s):
// \phoneCntl|mux_out[13]~20_combout  = ( \phoneCntl|mux_out[13]~19_combout  & ( \logicBox|ShiftLeft0~10_combout  & ( (!\phoneCntl|mux_out[13]~18_combout  & ((\muxSrc|Mux4~4_combout ))) # (\phoneCntl|mux_out[13]~18_combout  & (\muxSrc|Mux5~4_combout )) ) ) ) 
// # ( !\phoneCntl|mux_out[13]~19_combout  & ( \logicBox|ShiftLeft0~10_combout  & ( (!\phoneCntl|mux_out[13]~18_combout ) # (\muxSrc|Mux3~4_combout ) ) ) ) # ( \phoneCntl|mux_out[13]~19_combout  & ( !\logicBox|ShiftLeft0~10_combout  & ( 
// (!\phoneCntl|mux_out[13]~18_combout  & ((\muxSrc|Mux4~4_combout ))) # (\phoneCntl|mux_out[13]~18_combout  & (\muxSrc|Mux5~4_combout )) ) ) ) # ( !\phoneCntl|mux_out[13]~19_combout  & ( !\logicBox|ShiftLeft0~10_combout  & ( 
// (\phoneCntl|mux_out[13]~18_combout  & \muxSrc|Mux3~4_combout ) ) ) )

	.dataa(!\muxSrc|Mux5~4_combout ),
	.datab(!\muxSrc|Mux4~4_combout ),
	.datac(!\phoneCntl|mux_out[13]~18_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(!\phoneCntl|mux_out[13]~19_combout ),
	.dataf(!\logicBox|ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~20 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~20 .lut_mask = 64'h000F3535F0FF3535;
defparam \phoneCntl|mux_out[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \phoneCntl|mux_out[13]~22 (
// Equation(s):
// \phoneCntl|mux_out[13]~22_combout  = ( \immMux|mux_out[2]~4_combout  & ( \phoneCntl|mux_out[13]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[13]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~22 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \phoneCntl|mux_out[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N21
cyclonev_lcell_comb \phoneCntl|mux_out[13]~23 (
// Equation(s):
// \phoneCntl|mux_out[13]~23_combout  = ( \phoneCntl|mux_out[13]~21_combout  & ( (!\immMux|mux_out[2]~4_combout ) # (\immMux|mux_out[3]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(gnd),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~23 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~23 .lut_mask = 64'h00000000CCFFCCFF;
defparam \phoneCntl|mux_out[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N36
cyclonev_lcell_comb \logicBox|Add1~1 (
// Equation(s):
// \logicBox|Add1~1_sumout  = SUM(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux3~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux3~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~30  ))
// \logicBox|Add1~2  = CARRY(( \muxSrc|Mux3~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux3~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux3~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~30  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux3~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~1_sumout ),
	.cout(\logicBox|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~1 .extended_lut = "off";
defparam \logicBox|Add1~1 .lut_mask = 64'h0000FE02000000FF;
defparam \logicBox|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N39
cyclonev_lcell_comb \logicBox|Add1~5 (
// Equation(s):
// \logicBox|Add1~5_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux2~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux2~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux2~4_combout  ) + ( \logicBox|Add1~2  ))
// \logicBox|Add1~6  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux2~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux2~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux2~4_combout  ) + ( \logicBox|Add1~2  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux2~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~5_sumout ),
	.cout(\logicBox|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~5 .extended_lut = "off";
defparam \logicBox|Add1~5 .lut_mask = 64'h0000FF00000001FD;
defparam \logicBox|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N42
cyclonev_lcell_comb \phoneCntl|mux_out[13]~13 (
// Equation(s):
// \phoneCntl|mux_out[13]~13_combout  = ( !\Instr_Reg|ImmOut [4] & ( \logicBox|Selector4~0_combout  & ( \Instr_Reg|ImmOut [5] ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~13 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~13 .lut_mask = 64'h0000000033330000;
defparam \phoneCntl|mux_out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N33
cyclonev_lcell_comb \phoneCntl|mux_out[13]~12 (
// Equation(s):
// \phoneCntl|mux_out[13]~12_combout  = ( \Instr_Reg|ImmOut [5] & ( (\Instr_Reg|Opcode [7]) # (\Instr_Reg|ImmOut [4]) ) ) # ( !\Instr_Reg|ImmOut [5] & ( (!\Instr_Reg|ImmOut [4] & \Instr_Reg|Opcode [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~12 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~12 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \phoneCntl|mux_out[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N57
cyclonev_lcell_comb \phoneCntl|mux_out[13]~14 (
// Equation(s):
// \phoneCntl|mux_out[13]~14_combout  = ( \Instr_Reg|Opcode [7] & ( (\Instr_Reg|ImmOut [5] & !\phoneCntl|mux_out[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(gnd),
	.datad(!\phoneCntl|mux_out[13]~0_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~14 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~14 .lut_mask = 64'h0000000033003300;
defparam \phoneCntl|mux_out[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N18
cyclonev_lcell_comb \phoneCntl|mux_out[13]~15 (
// Equation(s):
// \phoneCntl|mux_out[13]~15_combout  = ( \logicBox|Add11~1_sumout  & ( \phoneCntl|mux_out[13]~14_combout  & ( (!\phoneCntl|mux_out[13]~13_combout  & (\Instr_Reg|ImmOut [6] & !\phoneCntl|mux_out[13]~12_combout )) ) ) ) # ( !\logicBox|Add11~1_sumout  & ( 
// \phoneCntl|mux_out[13]~14_combout  & ( (\Instr_Reg|ImmOut [6] & (!\phoneCntl|mux_out[13]~12_combout  & ((!\phoneCntl|mux_out[13]~13_combout ) # (\logicBox|Selector3~11_combout )))) ) ) ) # ( \logicBox|Add11~1_sumout  & ( !\phoneCntl|mux_out[13]~14_combout 
//  & ( (!\Instr_Reg|ImmOut [6]) # ((!\phoneCntl|mux_out[13]~13_combout  & !\phoneCntl|mux_out[13]~12_combout )) ) ) ) # ( !\logicBox|Add11~1_sumout  & ( !\phoneCntl|mux_out[13]~14_combout  & ( (!\Instr_Reg|ImmOut [6]) # ((!\phoneCntl|mux_out[13]~12_combout  
// & ((!\phoneCntl|mux_out[13]~13_combout ) # (\logicBox|Selector3~11_combout )))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~13_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\phoneCntl|mux_out[13]~12_combout ),
	.datad(!\logicBox|Selector3~11_combout ),
	.datae(!\logicBox|Add11~1_sumout ),
	.dataf(!\phoneCntl|mux_out[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~15 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~15 .lut_mask = 64'hECFCECEC20302020;
defparam \phoneCntl|mux_out[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N48
cyclonev_lcell_comb \phoneCntl|mux_out[13]~5 (
// Equation(s):
// \phoneCntl|mux_out[13]~5_combout  = ( \muxSrc|Mux2~4_combout  & ( \immMux|mux_out[13]~11_combout  & ( (\Instr_Reg|ImmOut [5] & \Instr_Reg|ImmOut [4]) ) ) ) # ( !\muxSrc|Mux2~4_combout  & ( \immMux|mux_out[13]~11_combout  & ( (!\Instr_Reg|ImmOut [5] & 
// \Instr_Reg|ImmOut [4]) ) ) ) # ( \muxSrc|Mux2~4_combout  & ( !\immMux|mux_out[13]~11_combout  & ( (!\Instr_Reg|ImmOut [5] & \Instr_Reg|ImmOut [4]) ) ) ) # ( !\muxSrc|Mux2~4_combout  & ( !\immMux|mux_out[13]~11_combout  ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(gnd),
	.datae(!\muxSrc|Mux2~4_combout ),
	.dataf(!\immMux|mux_out[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~5 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~5 .lut_mask = 64'hFFFF0C0C0C0C0303;
defparam \phoneCntl|mux_out[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N51
cyclonev_lcell_comb \phoneCntl|mux_out[13]~4 (
// Equation(s):
// \phoneCntl|mux_out[13]~4_combout  = ( \Instr_Reg|Opcode [7] & ( (!\phoneCntl|mux_out[13]~0_combout ) # (\Instr_Reg|ImmOut [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\phoneCntl|mux_out[13]~0_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~4 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~4 .lut_mask = 64'h00000000FF0FFF0F;
defparam \phoneCntl|mux_out[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N3
cyclonev_lcell_comb \phoneCntl|mux_out[13]~6 (
// Equation(s):
// \phoneCntl|mux_out[13]~6_combout  = ( \phoneCntl|mux_out[13]~4_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & \logicBox|ShiftRight3~1_combout ) ) ) # ( !\phoneCntl|mux_out[13]~4_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & 
// (!\phoneCntl|mux_out[13]~5_combout )) # (\phoneCntl|mux_out[13]~3_combout  & ((\logicBox|ShiftRight1~1_combout ))) ) )

	.dataa(!\phoneCntl|mux_out[13]~5_combout ),
	.datab(!\phoneCntl|mux_out[13]~3_combout ),
	.datac(!\logicBox|ShiftRight3~1_combout ),
	.datad(!\logicBox|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~6 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~6 .lut_mask = 64'h88BB88BB0C0C0C0C;
defparam \phoneCntl|mux_out[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N36
cyclonev_lcell_comb \phoneCntl|mux_out[13]~16 (
// Equation(s):
// \phoneCntl|mux_out[13]~16_combout  = ( \Instr_Reg|ImmOut [6] & ( \logicBox|ShiftRight0~6_combout  & ( (!\phoneCntl|mux_out[13]~13_combout ) # ((!\logicBox|Add11~1_sumout  & (!\logicBox|Add11~13_sumout  & \logicBox|ShiftRight0~4_combout ))) ) ) ) # ( 
// \Instr_Reg|ImmOut [6] & ( !\logicBox|ShiftRight0~6_combout  & ( !\phoneCntl|mux_out[13]~13_combout  ) ) )

	.dataa(!\logicBox|Add11~1_sumout ),
	.datab(!\logicBox|Add11~13_sumout ),
	.datac(!\phoneCntl|mux_out[13]~13_combout ),
	.datad(!\logicBox|ShiftRight0~4_combout ),
	.datae(!\Instr_Reg|ImmOut [6]),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~16 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~16 .lut_mask = 64'h0000F0F00000F0F8;
defparam \phoneCntl|mux_out[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N45
cyclonev_lcell_comb \phoneCntl|mux_out[13]~9 (
// Equation(s):
// \phoneCntl|mux_out[13]~9_combout  = ( \immMux|mux_out[15]~5_combout  & ( !\Instr_Reg|ImmOut [4] & ( \Instr_Reg|ImmOut [5] ) ) ) # ( !\immMux|mux_out[15]~5_combout  & ( !\Instr_Reg|ImmOut [4] & ( (\Instr_Reg|ImmOut [5]) # (\Instr_Reg|Opcode [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\immMux|mux_out[15]~5_combout ),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~9 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~9 .lut_mask = 64'h0FFF00FF00000000;
defparam \phoneCntl|mux_out[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N6
cyclonev_lcell_comb \logicBox|ShiftRight0~0 (
// Equation(s):
// \logicBox|ShiftRight0~0_combout  = ( !\logicBox|Add11~29_sumout  & ( (!\logicBox|Add11~25_sumout  & (!\logicBox|Add11~21_sumout  & !\logicBox|Add11~17_sumout )) ) )

	.dataa(gnd),
	.datab(!\logicBox|Add11~25_sumout ),
	.datac(!\logicBox|Add11~21_sumout ),
	.datad(!\logicBox|Add11~17_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~0 .extended_lut = "off";
defparam \logicBox|ShiftRight0~0 .lut_mask = 64'hC000C00000000000;
defparam \logicBox|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N54
cyclonev_lcell_comb \logicBox|Selector3~2 (
// Equation(s):
// \logicBox|Selector3~2_combout  = ( \logicBox|ShiftRight0~0_combout  & ( !\logicBox|Add11~1_sumout  & ( (\logicBox|ShiftRight0~1_combout  & (!\logicBox|Add11~9_sumout  & (!\logicBox|Add11~13_sumout  & !\logicBox|Add11~5_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~1_combout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|Add11~13_sumout ),
	.datad(!\logicBox|Add11~5_sumout ),
	.datae(!\logicBox|ShiftRight0~0_combout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~2 .extended_lut = "off";
defparam \logicBox|Selector3~2 .lut_mask = 64'h0000400000000000;
defparam \logicBox|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N36
cyclonev_lcell_comb \logicBox|Add2~1 (
// Equation(s):
// \logicBox|Add2~1_sumout  = SUM(( \logicBox|Add1~1_sumout  ) + ( GND ) + ( \logicBox|Add2~30  ))
// \logicBox|Add2~2  = CARRY(( \logicBox|Add1~1_sumout  ) + ( GND ) + ( \logicBox|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~1_sumout ),
	.cout(\logicBox|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~1 .extended_lut = "off";
defparam \logicBox|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N39
cyclonev_lcell_comb \logicBox|Add2~5 (
// Equation(s):
// \logicBox|Add2~5_sumout  = SUM(( GND ) + ( \logicBox|Add1~5_sumout  ) + ( \logicBox|Add2~2  ))
// \logicBox|Add2~6  = CARRY(( GND ) + ( \logicBox|Add1~5_sumout  ) + ( \logicBox|Add2~2  ))

	.dataa(!\logicBox|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~5_sumout ),
	.cout(\logicBox|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~5 .extended_lut = "off";
defparam \logicBox|Add2~5 .lut_mask = 64'h0000AAAA00000000;
defparam \logicBox|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N54
cyclonev_lcell_comb \phoneCntl|mux_out[13]~10 (
// Equation(s):
// \phoneCntl|mux_out[13]~10_combout  = ( \logicBox|Add2~5_sumout  & ( (!\phoneCntl|mux_out[13]~8_combout ) # (\logicBox|ShiftRight0~2_combout ) ) ) # ( !\logicBox|Add2~5_sumout  & ( (\phoneCntl|mux_out[13]~8_combout  & \logicBox|ShiftRight0~2_combout ) ) )

	.dataa(!\phoneCntl|mux_out[13]~8_combout ),
	.datab(gnd),
	.datac(!\logicBox|ShiftRight0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~10 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \phoneCntl|mux_out[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N48
cyclonev_lcell_comb \phoneCntl|mux_out[13]~11 (
// Equation(s):
// \phoneCntl|mux_out[13]~11_combout  = ( \logicBox|ShiftRight2~1_combout  & ( \phoneCntl|mux_out[13]~10_combout  & ( (!\phoneCntl|mux_out[13]~8_combout ) # ((!\phoneCntl|mux_out[13]~9_combout  & ((!\phoneCntl|mux_out[13]~7_combout ) # 
// (\logicBox|Selector3~2_combout )))) ) ) ) # ( !\logicBox|ShiftRight2~1_combout  & ( \phoneCntl|mux_out[13]~10_combout  & ( (!\phoneCntl|mux_out[13]~9_combout  & ((!\phoneCntl|mux_out[13]~7_combout ) # (\logicBox|Selector3~2_combout ))) ) ) ) # ( 
// \logicBox|ShiftRight2~1_combout  & ( !\phoneCntl|mux_out[13]~10_combout  & ( (!\phoneCntl|mux_out[13]~8_combout  & (((\phoneCntl|mux_out[13]~7_combout  & !\logicBox|Selector3~2_combout )) # (\phoneCntl|mux_out[13]~9_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~9_combout ),
	.datab(!\phoneCntl|mux_out[13]~8_combout ),
	.datac(!\phoneCntl|mux_out[13]~7_combout ),
	.datad(!\logicBox|Selector3~2_combout ),
	.datae(!\logicBox|ShiftRight2~1_combout ),
	.dataf(!\phoneCntl|mux_out[13]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~11 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~11 .lut_mask = 64'h00004C44A0AAECEE;
defparam \phoneCntl|mux_out[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N24
cyclonev_lcell_comb \phoneCntl|mux_out[13]~17 (
// Equation(s):
// \phoneCntl|mux_out[13]~17_combout  = ( \phoneCntl|mux_out[13]~16_combout  & ( \phoneCntl|mux_out[13]~11_combout  & ( (!\phoneCntl|mux_out[13]~15_combout ) # (\logicBox|Add1~5_sumout ) ) ) ) # ( !\phoneCntl|mux_out[13]~16_combout  & ( 
// \phoneCntl|mux_out[13]~11_combout  & ( (!\phoneCntl|mux_out[13]~15_combout  & (\muxSrc|Mux0~4_combout )) # (\phoneCntl|mux_out[13]~15_combout  & ((\phoneCntl|mux_out[13]~6_combout ))) ) ) ) # ( \phoneCntl|mux_out[13]~16_combout  & ( 
// !\phoneCntl|mux_out[13]~11_combout  & ( (\logicBox|Add1~5_sumout  & \phoneCntl|mux_out[13]~15_combout ) ) ) ) # ( !\phoneCntl|mux_out[13]~16_combout  & ( !\phoneCntl|mux_out[13]~11_combout  & ( (!\phoneCntl|mux_out[13]~15_combout  & 
// (\muxSrc|Mux0~4_combout )) # (\phoneCntl|mux_out[13]~15_combout  & ((\phoneCntl|mux_out[13]~6_combout ))) ) ) )

	.dataa(!\logicBox|Add1~5_sumout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\phoneCntl|mux_out[13]~15_combout ),
	.datad(!\phoneCntl|mux_out[13]~6_combout ),
	.datae(!\phoneCntl|mux_out[13]~16_combout ),
	.dataf(!\phoneCntl|mux_out[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~17 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~17 .lut_mask = 64'h303F0505303FF5F5;
defparam \phoneCntl|mux_out[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N0
cyclonev_lcell_comb \phoneCntl|mux_out[13]~24 (
// Equation(s):
// \phoneCntl|mux_out[13]~24_combout  = ( \phoneCntl|mux_out[13]~23_combout  & ( \phoneCntl|mux_out[13]~17_combout  & ( (!\phoneCntl|mux_out[13]~22_combout  & (\phoneCntl|mux_out[13]~20_combout )) # (\phoneCntl|mux_out[13]~22_combout  & 
// ((\logicBox|ShiftLeft0~11_combout ))) ) ) ) # ( !\phoneCntl|mux_out[13]~23_combout  & ( \phoneCntl|mux_out[13]~17_combout  & ( (!\phoneCntl|mux_out[13]~22_combout ) # (\logicBox|ShiftLeft0~9_combout ) ) ) ) # ( \phoneCntl|mux_out[13]~23_combout  & ( 
// !\phoneCntl|mux_out[13]~17_combout  & ( (!\phoneCntl|mux_out[13]~22_combout  & (\phoneCntl|mux_out[13]~20_combout )) # (\phoneCntl|mux_out[13]~22_combout  & ((\logicBox|ShiftLeft0~11_combout ))) ) ) ) # ( !\phoneCntl|mux_out[13]~23_combout  & ( 
// !\phoneCntl|mux_out[13]~17_combout  & ( (\logicBox|ShiftLeft0~9_combout  & \phoneCntl|mux_out[13]~22_combout ) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~20_combout ),
	.datab(!\logicBox|ShiftLeft0~9_combout ),
	.datac(!\logicBox|ShiftLeft0~11_combout ),
	.datad(!\phoneCntl|mux_out[13]~22_combout ),
	.datae(!\phoneCntl|mux_out[13]~23_combout ),
	.dataf(!\phoneCntl|mux_out[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~24 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~24 .lut_mask = 64'h0033550FFF33550F;
defparam \phoneCntl|mux_out[13]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N36
cyclonev_lcell_comb \logicBox|Add7~1 (
// Equation(s):
// \logicBox|Add7~1_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux3~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux3~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~30  ))
// \logicBox|Add7~2  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux3~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux3~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~30  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~1_sumout ),
	.cout(\logicBox|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~1 .extended_lut = "off";
defparam \logicBox|Add7~1 .lut_mask = 64'h0000FFFF000001FD;
defparam \logicBox|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N39
cyclonev_lcell_comb \logicBox|Add7~5 (
// Equation(s):
// \logicBox|Add7~5_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux2~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux2~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~2  ))
// \logicBox|Add7~6  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux2~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux2~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~2  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux2~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~5_sumout ),
	.cout(\logicBox|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~5 .extended_lut = "off";
defparam \logicBox|Add7~5 .lut_mask = 64'h0000FFFF000001FD;
defparam \logicBox|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N36
cyclonev_lcell_comb \logicBox|Add8~1 (
// Equation(s):
// \logicBox|Add8~1_sumout  = SUM(( !\logicBox|Add7~1_sumout  $ (\muxSrc|Mux3~4_combout ) ) + ( \logicBox|Add8~31  ) + ( \logicBox|Add8~30  ))
// \logicBox|Add8~2  = CARRY(( !\logicBox|Add7~1_sumout  $ (\muxSrc|Mux3~4_combout ) ) + ( \logicBox|Add8~31  ) + ( \logicBox|Add8~30  ))
// \logicBox|Add8~3  = SHARE((!\logicBox|Add7~1_sumout  & \muxSrc|Mux3~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~1_sumout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~30 ),
	.sharein(\logicBox|Add8~31 ),
	.combout(),
	.sumout(\logicBox|Add8~1_sumout ),
	.cout(\logicBox|Add8~2 ),
	.shareout(\logicBox|Add8~3 ));
// synopsys translate_off
defparam \logicBox|Add8~1 .extended_lut = "off";
defparam \logicBox|Add8~1 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N39
cyclonev_lcell_comb \logicBox|Add8~5 (
// Equation(s):
// \logicBox|Add8~5_sumout  = SUM(( !\logicBox|Add7~5_sumout  $ (\muxSrc|Mux2~4_combout ) ) + ( \logicBox|Add8~3  ) + ( \logicBox|Add8~2  ))
// \logicBox|Add8~6  = CARRY(( !\logicBox|Add7~5_sumout  $ (\muxSrc|Mux2~4_combout ) ) + ( \logicBox|Add8~3  ) + ( \logicBox|Add8~2  ))
// \logicBox|Add8~7  = SHARE((!\logicBox|Add7~5_sumout  & \muxSrc|Mux2~4_combout ))

	.dataa(!\logicBox|Add7~5_sumout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~2 ),
	.sharein(\logicBox|Add8~3 ),
	.combout(),
	.sumout(\logicBox|Add8~5_sumout ),
	.cout(\logicBox|Add8~6 ),
	.shareout(\logicBox|Add8~7 ));
// synopsys translate_off
defparam \logicBox|Add8~5 .extended_lut = "off";
defparam \logicBox|Add8~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \logicBox|Add8~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N42
cyclonev_lcell_comb \phoneCntl|mux_out[13]~178 (
// Equation(s):
// \phoneCntl|mux_out[13]~178_combout  = ( !\Instr_Reg|ImmOut [4] & ( ((!\Instr_Reg|ImmOut [7] & (((\phoneCntl|mux_out[13]~24_combout )))) # (\Instr_Reg|ImmOut [7] & (\logicBox|Add8~5_sumout ))) ) ) # ( \Instr_Reg|ImmOut [4] & ( (!\Instr_Reg|ImmOut [7] & 
// ((((\phoneCntl|mux_out[13]~24_combout ))))) # (\Instr_Reg|ImmOut [7] & (\logicBox|Add5~5_sumout  & (((!\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [6])))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Add5~5_sumout ),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\phoneCntl|mux_out[13]~24_combout ),
	.datag(!\logicBox|Add8~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~178 .extended_lut = "on";
defparam \phoneCntl|mux_out[13]~178 .lut_mask = 64'h03030031CFCFCCFD;
defparam \phoneCntl|mux_out[13]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N6
cyclonev_lcell_comb \phoneCntl|mux_out[13]~30 (
// Equation(s):
// \phoneCntl|mux_out[13]~30_combout  = ( \logicBox|Add10~5_sumout  & ( \phoneCntl|mux_out[13]~178_combout  & ( ((!\Instr_Reg|Opcode [5] & (\phoneCntl|mux_out[13]~26_combout )) # (\Instr_Reg|Opcode [5] & ((\phoneCntl|mux_out[13]~28_combout )))) # 
// (\phoneCntl|mux_out[13]~29_combout ) ) ) ) # ( !\logicBox|Add10~5_sumout  & ( \phoneCntl|mux_out[13]~178_combout  & ( (!\phoneCntl|mux_out[13]~29_combout  & ((!\Instr_Reg|Opcode [5] & (\phoneCntl|mux_out[13]~26_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\phoneCntl|mux_out[13]~28_combout ))))) # (\phoneCntl|mux_out[13]~29_combout  & (((!\Instr_Reg|Opcode [5])))) ) ) ) # ( \logicBox|Add10~5_sumout  & ( !\phoneCntl|mux_out[13]~178_combout  & ( (!\phoneCntl|mux_out[13]~29_combout  & ((!\Instr_Reg|Opcode 
// [5] & (\phoneCntl|mux_out[13]~26_combout )) # (\Instr_Reg|Opcode [5] & ((\phoneCntl|mux_out[13]~28_combout ))))) # (\phoneCntl|mux_out[13]~29_combout  & (((\Instr_Reg|Opcode [5])))) ) ) ) # ( !\logicBox|Add10~5_sumout  & ( 
// !\phoneCntl|mux_out[13]~178_combout  & ( (!\phoneCntl|mux_out[13]~29_combout  & ((!\Instr_Reg|Opcode [5] & (\phoneCntl|mux_out[13]~26_combout )) # (\Instr_Reg|Opcode [5] & ((\phoneCntl|mux_out[13]~28_combout ))))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~26_combout ),
	.datab(!\phoneCntl|mux_out[13]~29_combout ),
	.datac(!\phoneCntl|mux_out[13]~28_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Add10~5_sumout ),
	.dataf(!\phoneCntl|mux_out[13]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~30 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~30 .lut_mask = 64'h440C443F770C773F;
defparam \phoneCntl|mux_out[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N33
cyclonev_lcell_comb \phoneCntl|mux_out[13]~32 (
// Equation(s):
// \phoneCntl|mux_out[13]~32_combout  = ( \phoneCntl|mux_out[13]~169_combout  & ( \phoneCntl|mux_out[13]~30_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q  & (\muxSrc|Mux2~4_combout )) # 
// (\state_machine|state_counter.0101~q  & ((\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\phoneCntl|mux_out[13]~169_combout  & ( \phoneCntl|mux_out[13]~30_combout  & ( (!\state_machine|state_counter.1000~q  & 
// ((!\state_machine|state_counter.0101~q ) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))) ) ) ) # ( \phoneCntl|mux_out[13]~169_combout  & ( !\phoneCntl|mux_out[13]~30_combout  & ( (!\state_machine|state_counter.1000~q  & 
// ((!\state_machine|state_counter.0101~q  & (\muxSrc|Mux2~4_combout )) # (\state_machine|state_counter.0101~q  & ((\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ))))) ) ) ) # ( !\phoneCntl|mux_out[13]~169_combout  & ( 
// !\phoneCntl|mux_out[13]~30_combout  & ( (\state_machine|state_counter.0101~q  & (\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & !\state_machine|state_counter.1000~q )) ) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(!\muxSrc|Mux2~4_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(!\phoneCntl|mux_out[13]~169_combout ),
	.dataf(!\phoneCntl|mux_out[13]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~32 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~32 .lut_mask = 64'h05002700AF002700;
defparam \phoneCntl|mux_out[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y21_N56
dffeas \registers|r[5][13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[13]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][13] .is_wysiwyg = "true";
defparam \registers|r[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N57
cyclonev_lcell_comb \muxDst|Mux2~1 (
// Equation(s):
// \muxDst|Mux2~1_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[13][13]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[9][13]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] 
// & ( \registers|r[5][13]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[1][13]~q  ) ) )

	.dataa(!\registers|r[5][13]~q ),
	.datab(!\registers|r[13][13]~q ),
	.datac(!\registers|r[1][13]~q ),
	.datad(!\registers|r[9][13]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~1 .extended_lut = "off";
defparam \muxDst|Mux2~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \muxDst|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N57
cyclonev_lcell_comb \muxDst|Mux2~3 (
// Equation(s):
// \muxDst|Mux2~3_combout  = ( \registers|r[7][13]~q  & ( \registers|r[15][13]~q  & ( ((!\Instr_Reg|RdstOut [3] & ((\registers|r[3][13]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[11][13]~q ))) # (\Instr_Reg|RdstOut [2]) ) ) ) # ( !\registers|r[7][13]~q  
// & ( \registers|r[15][13]~q  & ( (!\Instr_Reg|RdstOut [3] & (((\registers|r[3][13]~q  & !\Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])) # (\registers|r[11][13]~q ))) ) ) ) # ( \registers|r[7][13]~q  & ( 
// !\registers|r[15][13]~q  & ( (!\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2]) # (\registers|r[3][13]~q )))) # (\Instr_Reg|RdstOut [3] & (\registers|r[11][13]~q  & ((!\Instr_Reg|RdstOut [2])))) ) ) ) # ( !\registers|r[7][13]~q  & ( 
// !\registers|r[15][13]~q  & ( (!\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[3][13]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[11][13]~q )))) ) ) )

	.dataa(!\registers|r[11][13]~q ),
	.datab(!\Instr_Reg|RdstOut [3]),
	.datac(!\registers|r[3][13]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[7][13]~q ),
	.dataf(!\registers|r[15][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~3 .extended_lut = "off";
defparam \muxDst|Mux2~3 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \muxDst|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N33
cyclonev_lcell_comb \muxDst|Mux2~0 (
// Equation(s):
// \muxDst|Mux2~0_combout  = ( \registers|r[12][13]~q  & ( \Instr_Reg|RdstOut [3] & ( (\Instr_Reg|RdstOut [2]) # (\registers|r[8][13]~q ) ) ) ) # ( !\registers|r[12][13]~q  & ( \Instr_Reg|RdstOut [3] & ( (\registers|r[8][13]~q  & !\Instr_Reg|RdstOut [2]) ) ) 
// ) # ( \registers|r[12][13]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[0][13]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[4][13]~q ))) ) ) ) # ( !\registers|r[12][13]~q  & ( !\Instr_Reg|RdstOut [3] & ( 
// (!\Instr_Reg|RdstOut [2] & (\registers|r[0][13]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[4][13]~q ))) ) ) )

	.dataa(!\registers|r[0][13]~q ),
	.datab(!\registers|r[8][13]~q ),
	.datac(!\registers|r[4][13]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[12][13]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~0 .extended_lut = "off";
defparam \muxDst|Mux2~0 .lut_mask = 64'h550F550F330033FF;
defparam \muxDst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N57
cyclonev_lcell_comb \muxDst|Mux2~2 (
// Equation(s):
// \muxDst|Mux2~2_combout  = ( \registers|r[6][13]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[10][13]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[14][13]~q ))) ) ) ) # ( !\registers|r[6][13]~q  & ( \Instr_Reg|RdstOut [3] & 
// ( (!\Instr_Reg|RdstOut [2] & (\registers|r[10][13]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[14][13]~q ))) ) ) ) # ( \registers|r[6][13]~q  & ( !\Instr_Reg|RdstOut [3] & ( (\Instr_Reg|RdstOut [2]) # (\registers|r[2][13]~q ) ) ) ) # ( 
// !\registers|r[6][13]~q  & ( !\Instr_Reg|RdstOut [3] & ( (\registers|r[2][13]~q  & !\Instr_Reg|RdstOut [2]) ) ) )

	.dataa(!\registers|r[10][13]~q ),
	.datab(!\registers|r[2][13]~q ),
	.datac(!\registers|r[14][13]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[6][13]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~2 .extended_lut = "off";
defparam \muxDst|Mux2~2 .lut_mask = 64'h330033FF550F550F;
defparam \muxDst|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N54
cyclonev_lcell_comb \muxDst|Mux2~4 (
// Equation(s):
// \muxDst|Mux2~4_combout  = ( \muxDst|Mux2~0_combout  & ( \muxDst|Mux2~2_combout  & ( (!\Instr_Reg|RdstOut [0]) # ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux2~1_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux2~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux2~0_combout  & ( \muxDst|Mux2~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux2~1_combout  & (\Instr_Reg|RdstOut [0]))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0]) # (\muxDst|Mux2~3_combout )))) ) ) ) # ( 
// \muxDst|Mux2~0_combout  & ( !\muxDst|Mux2~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0])) # (\muxDst|Mux2~1_combout ))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0] & \muxDst|Mux2~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux2~0_combout  & ( !\muxDst|Mux2~2_combout  & ( (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & (\muxDst|Mux2~1_combout )) # (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux2~3_combout ))))) ) ) )

	.dataa(!\muxDst|Mux2~1_combout ),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\muxDst|Mux2~3_combout ),
	.datae(!\muxDst|Mux2~0_combout ),
	.dataf(!\muxDst|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux2~4 .extended_lut = "off";
defparam \muxDst|Mux2~4 .lut_mask = 64'h0407C4C73437F4F7;
defparam \muxDst|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N3
cyclonev_lcell_comb \immMux|mux_out[13]~11 (
// Equation(s):
// \immMux|mux_out[13]~11_combout  = ( \muxDst|Mux2~4_combout  & ( ((!\state_machine|always1~0_combout ) # (!\state_machine|state_counter.0010~q )) # (\Instr_Reg|ImmOut [7]) ) ) # ( !\muxDst|Mux2~4_combout  & ( (\Instr_Reg|ImmOut [7] & 
// (\state_machine|always1~0_combout  & \state_machine|state_counter.0010~q )) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(gnd),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\state_machine|state_counter.0010~q ),
	.datae(!\muxDst|Mux2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[13]~11 .extended_lut = "off";
defparam \immMux|mux_out[13]~11 .lut_mask = 64'h0005FFF50005FFF5;
defparam \immMux|mux_out[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N9
cyclonev_lcell_comb \immMux|mux_out[12]~0 (
// Equation(s):
// \immMux|mux_out[12]~0_combout  = ( \muxDst|Mux3~4_combout  & ( ((!\state_machine|always1~0_combout ) # (!\state_machine|state_counter.0010~q )) # (\Instr_Reg|ImmOut [7]) ) ) # ( !\muxDst|Mux3~4_combout  & ( (\Instr_Reg|ImmOut [7] & 
// (\state_machine|always1~0_combout  & \state_machine|state_counter.0010~q )) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(gnd),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\state_machine|state_counter.0010~q ),
	.datae(gnd),
	.dataf(!\muxDst|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[12]~0 .extended_lut = "off";
defparam \immMux|mux_out[12]~0 .lut_mask = 64'h00050005FFF5FFF5;
defparam \immMux|mux_out[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N54
cyclonev_lcell_comb \logicBox|ShiftLeft0~7 (
// Equation(s):
// \logicBox|ShiftLeft0~7_combout  = ( !\immMux|mux_out[15]~5_combout  & ( (!\immMux|mux_out[14]~10_combout  & (!\immMux|mux_out[13]~11_combout  & !\immMux|mux_out[12]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[14]~10_combout ),
	.datac(!\immMux|mux_out[13]~11_combout ),
	.datad(!\immMux|mux_out[12]~0_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~7 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~7 .lut_mask = 64'hC000C00000000000;
defparam \logicBox|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N39
cyclonev_lcell_comb \logicBox|ShiftLeft0~13 (
// Equation(s):
// \logicBox|ShiftLeft0~13_combout  = ( \logicBox|ShiftLeft0~8_combout  & ( (\logicBox|ShiftLeft0~5_combout  & (\logicBox|ShiftLeft0~7_combout  & \logicBox|ShiftLeft0~6_combout )) ) )

	.dataa(!\logicBox|ShiftLeft0~5_combout ),
	.datab(gnd),
	.datac(!\logicBox|ShiftLeft0~7_combout ),
	.datad(!\logicBox|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~13 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~13 .lut_mask = 64'h0000000000050005;
defparam \logicBox|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \phoneCntl|mux_out[13]~173 (
// Equation(s):
// \phoneCntl|mux_out[13]~173_combout  = ( !\Instr_Reg|Opcode [7] & ( (!\Instr_Reg|ImmOut [4] & (((!\Instr_Reg|ImmOut [5])))) ) ) # ( \Instr_Reg|Opcode [7] & ( (!\Instr_Reg|ImmOut [4] & (\logicBox|ShiftLeft0~12_combout  & (\phoneCntl|mux_out[13]~0_combout  & 
// ((!\Instr_Reg|ImmOut [6]) # (\logicBox|ShiftLeft0~13_combout ))))) # (\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [6])) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|ShiftLeft0~13_combout ),
	.datad(!\logicBox|ShiftLeft0~12_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\phoneCntl|mux_out[13]~0_combout ),
	.datag(!\Instr_Reg|ImmOut [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~173 .extended_lut = "on";
defparam \phoneCntl|mux_out[13]~173 .lut_mask = 64'hA0A01111A0A0119B;
defparam \phoneCntl|mux_out[13]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N42
cyclonev_lcell_comb \phoneCntl|mux_out[13]~169 (
// Equation(s):
// \phoneCntl|mux_out[13]~169_combout  = ( !\Instr_Reg|Opcode [5] & ( (!\Instr_Reg|Opcode [4] & ((!\phoneCntl|mux_out[5]~31_combout ) # ((!\Instr_Reg|Opcode [6] & (!\Instr_Reg|ImmOut [7] & \phoneCntl|mux_out[13]~173_combout ))))) ) ) # ( \Instr_Reg|Opcode 
// [5] & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [7])))) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [4] & (\Instr_Reg|Opcode [7]))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\phoneCntl|mux_out[5]~31_combout ),
	.datae(!\Instr_Reg|Opcode [5]),
	.dataf(!\phoneCntl|mux_out[13]~173_combout ),
	.datag(!\Instr_Reg|ImmOut [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~169 .extended_lut = "on";
defparam \phoneCntl|mux_out[13]~169 .lut_mask = 64'hCC00A4A4CC80A4A4;
defparam \phoneCntl|mux_out[13]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N45
cyclonev_lcell_comb \logicBox|Add6~9 (
// Equation(s):
// \logicBox|Add6~9_sumout  = SUM(( \muxSrc|Mux1~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~6  ))
// \logicBox|Add6~10  = CARRY(( \muxSrc|Mux1~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~6  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~9_sumout ),
	.cout(\logicBox|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~9 .extended_lut = "off";
defparam \logicBox|Add6~9 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N42
cyclonev_lcell_comb \logicBox|Add3~9 (
// Equation(s):
// \logicBox|Add3~9_sumout  = SUM(( \muxSrc|Mux1~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~6  ))
// \logicBox|Add3~10  = CARRY(( \muxSrc|Mux1~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~6  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~9_sumout ),
	.cout(\logicBox|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~9 .extended_lut = "off";
defparam \logicBox|Add3~9 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N48
cyclonev_lcell_comb \phoneCntl|mux_out[14]~42 (
// Equation(s):
// \phoneCntl|mux_out[14]~42_combout  = ( \logicBox|Add6~9_sumout  & ( \logicBox|Add3~9_sumout  & ( (!\phoneCntl|mux_out[13]~25_combout  & ((\immMux|mux_out[14]~10_combout ) # (\phoneCntl|mux_out[13]~177_combout ))) # (\phoneCntl|mux_out[13]~25_combout  & 
// (!\phoneCntl|mux_out[13]~177_combout )) ) ) ) # ( !\logicBox|Add6~9_sumout  & ( \logicBox|Add3~9_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & ((\immMux|mux_out[14]~10_combout ) # (\phoneCntl|mux_out[13]~25_combout ))) ) ) ) # ( 
// \logicBox|Add6~9_sumout  & ( !\logicBox|Add3~9_sumout  & ( (!\phoneCntl|mux_out[13]~25_combout  & ((\immMux|mux_out[14]~10_combout ) # (\phoneCntl|mux_out[13]~177_combout ))) ) ) ) # ( !\logicBox|Add6~9_sumout  & ( !\logicBox|Add3~9_sumout  & ( 
// (!\phoneCntl|mux_out[13]~25_combout  & (!\phoneCntl|mux_out[13]~177_combout  & \immMux|mux_out[14]~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\phoneCntl|mux_out[13]~25_combout ),
	.datac(!\phoneCntl|mux_out[13]~177_combout ),
	.datad(!\immMux|mux_out[14]~10_combout ),
	.datae(!\logicBox|Add6~9_sumout ),
	.dataf(!\logicBox|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~42 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~42 .lut_mask = 64'h00C00CCC30F03CFC;
defparam \phoneCntl|mux_out[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N42
cyclonev_lcell_comb \logicBox|Add0~9 (
// Equation(s):
// \logicBox|Add0~9_sumout  = SUM(( \muxSrc|Mux1~4_combout  ) + ( GND ) + ( \logicBox|Add0~6  ))
// \logicBox|Add0~10  = CARRY(( \muxSrc|Mux1~4_combout  ) + ( GND ) + ( \logicBox|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~9_sumout ),
	.cout(\logicBox|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~9 .extended_lut = "off";
defparam \logicBox|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \logicBox|Add4~9 (
// Equation(s):
// \logicBox|Add4~9_sumout  = SUM(( \logicBox|Add3~9_sumout  ) + ( GND ) + ( \logicBox|Add4~6  ))
// \logicBox|Add4~10  = CARRY(( \logicBox|Add3~9_sumout  ) + ( GND ) + ( \logicBox|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~9_sumout ),
	.cout(\logicBox|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~9 .extended_lut = "off";
defparam \logicBox|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y23_N54
cyclonev_lcell_comb \phoneCntl|mux_out[14]~43 (
// Equation(s):
// \phoneCntl|mux_out[14]~43_combout  = ( \logicBox|Add4~9_sumout  & ( (!\phoneCntl|mux_out[13]~177_combout  & (((\phoneCntl|mux_out[13]~27_combout ) # (\logicBox|Add0~9_sumout )))) # (\phoneCntl|mux_out[13]~177_combout  & (\immMux|mux_out[6]~9_combout  & 
// ((!\phoneCntl|mux_out[13]~27_combout )))) ) ) # ( !\logicBox|Add4~9_sumout  & ( (!\phoneCntl|mux_out[13]~27_combout  & ((!\phoneCntl|mux_out[13]~177_combout  & ((\logicBox|Add0~9_sumout ))) # (\phoneCntl|mux_out[13]~177_combout  & 
// (\immMux|mux_out[6]~9_combout )))) ) )

	.dataa(!\immMux|mux_out[6]~9_combout ),
	.datab(!\phoneCntl|mux_out[13]~177_combout ),
	.datac(!\logicBox|Add0~9_sumout ),
	.datad(!\phoneCntl|mux_out[13]~27_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~43 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~43 .lut_mask = 64'h1D001D001DCC1DCC;
defparam \phoneCntl|mux_out[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N42
cyclonev_lcell_comb \logicBox|Add9~9 (
// Equation(s):
// \logicBox|Add9~9_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~6  ))
// \logicBox|Add9~10  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~6  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~9_sumout ),
	.cout(\logicBox|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~9 .extended_lut = "off";
defparam \logicBox|Add9~9 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N42
cyclonev_lcell_comb \logicBox|Add10~9 (
// Equation(s):
// \logicBox|Add10~9_sumout  = SUM(( !\muxSrc|Mux1~4_combout  $ (\logicBox|Add9~9_sumout ) ) + ( \logicBox|Add10~7  ) + ( \logicBox|Add10~6  ))
// \logicBox|Add10~10  = CARRY(( !\muxSrc|Mux1~4_combout  $ (\logicBox|Add9~9_sumout ) ) + ( \logicBox|Add10~7  ) + ( \logicBox|Add10~6  ))
// \logicBox|Add10~11  = SHARE((\muxSrc|Mux1~4_combout  & !\logicBox|Add9~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\logicBox|Add9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~6 ),
	.sharein(\logicBox|Add10~7 ),
	.combout(),
	.sumout(\logicBox|Add10~9_sumout ),
	.cout(\logicBox|Add10~10 ),
	.shareout(\logicBox|Add10~11 ));
// synopsys translate_off
defparam \logicBox|Add10~9 .extended_lut = "off";
defparam \logicBox|Add10~9 .lut_mask = 64'h00000F000000F00F;
defparam \logicBox|Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N57
cyclonev_lcell_comb \logicBox|Add5~9 (
// Equation(s):
// \logicBox|Add5~9_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux1~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux1~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add5~6  ))
// \logicBox|Add5~10  = CARRY(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux1~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux1~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add5~6  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux1~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~9_sumout ),
	.cout(\logicBox|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~9 .extended_lut = "off";
defparam \logicBox|Add5~9 .lut_mask = 64'h0000FF000000FE02;
defparam \logicBox|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N39
cyclonev_lcell_comb \phoneCntl|mux_out[14]~40 (
// Equation(s):
// \phoneCntl|mux_out[14]~40_combout  = ( \logicBox|ShiftLeft0~15_combout  & ( \phoneCntl|mux_out[13]~19_combout  & ( (!\phoneCntl|mux_out[13]~18_combout  & (\muxSrc|Mux3~4_combout )) # (\phoneCntl|mux_out[13]~18_combout  & ((\muxSrc|Mux4~4_combout ))) ) ) ) 
// # ( !\logicBox|ShiftLeft0~15_combout  & ( \phoneCntl|mux_out[13]~19_combout  & ( (!\phoneCntl|mux_out[13]~18_combout  & (\muxSrc|Mux3~4_combout )) # (\phoneCntl|mux_out[13]~18_combout  & ((\muxSrc|Mux4~4_combout ))) ) ) ) # ( 
// \logicBox|ShiftLeft0~15_combout  & ( !\phoneCntl|mux_out[13]~19_combout  & ( (!\phoneCntl|mux_out[13]~18_combout ) # (\muxSrc|Mux2~4_combout ) ) ) ) # ( !\logicBox|ShiftLeft0~15_combout  & ( !\phoneCntl|mux_out[13]~19_combout  & ( 
// (\phoneCntl|mux_out[13]~18_combout  & \muxSrc|Mux2~4_combout ) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~18_combout ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\logicBox|ShiftLeft0~15_combout ),
	.dataf(!\phoneCntl|mux_out[13]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~40 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~40 .lut_mask = 64'h0505AFAF22772277;
defparam \phoneCntl|mux_out[14]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N6
cyclonev_lcell_comb \phoneCntl|mux_out[14]~34 (
// Equation(s):
// \phoneCntl|mux_out[14]~34_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\muxSrc|Mux1~4_combout  & ((!\immMux|mux_out[14]~10_combout ))) # (\muxSrc|Mux1~4_combout  & (\Instr_Reg|ImmOut [4] & \immMux|mux_out[14]~10_combout )) ) ) # ( !\Instr_Reg|ImmOut [5] & ( 
// (!\muxSrc|Mux1~4_combout  & ((!\immMux|mux_out[14]~10_combout ) # (\Instr_Reg|ImmOut [4]))) # (\muxSrc|Mux1~4_combout  & (\Instr_Reg|ImmOut [4] & !\immMux|mux_out[14]~10_combout )) ) )

	.dataa(!\muxSrc|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\immMux|mux_out[14]~10_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~34 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~34 .lut_mask = 64'hAF0AAF0AAA05AA05;
defparam \phoneCntl|mux_out[14]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N48
cyclonev_lcell_comb \phoneCntl|mux_out[14]~35 (
// Equation(s):
// \phoneCntl|mux_out[14]~35_combout  = ( \phoneCntl|mux_out[14]~33_combout  & ( (!\phoneCntl|mux_out[13]~4_combout  & ((!\phoneCntl|mux_out[14]~34_combout ) # ((\phoneCntl|mux_out[13]~3_combout )))) # (\phoneCntl|mux_out[13]~4_combout  & 
// (((!\phoneCntl|mux_out[13]~3_combout  & \logicBox|ShiftRight3~2_combout )))) ) ) # ( !\phoneCntl|mux_out[14]~33_combout  & ( (!\phoneCntl|mux_out[13]~3_combout  & ((!\phoneCntl|mux_out[13]~4_combout  & (!\phoneCntl|mux_out[14]~34_combout )) # 
// (\phoneCntl|mux_out[13]~4_combout  & ((\logicBox|ShiftRight3~2_combout ))))) ) )

	.dataa(!\phoneCntl|mux_out[13]~4_combout ),
	.datab(!\phoneCntl|mux_out[14]~34_combout ),
	.datac(!\phoneCntl|mux_out[13]~3_combout ),
	.datad(!\logicBox|ShiftRight3~2_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~35 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~35 .lut_mask = 64'h80D080D08ADA8ADA;
defparam \phoneCntl|mux_out[14]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N42
cyclonev_lcell_comb \logicBox|Add1~9 (
// Equation(s):
// \logicBox|Add1~9_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux1~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux1~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add1~6  ))
// \logicBox|Add1~10  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux1~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux1~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux1~4_combout  ) + ( \logicBox|Add1~6  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux1~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~9_sumout ),
	.cout(\logicBox|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~9 .extended_lut = "off";
defparam \logicBox|Add1~9 .lut_mask = 64'h0000FF00000001FD;
defparam \logicBox|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N42
cyclonev_lcell_comb \logicBox|Add2~9 (
// Equation(s):
// \logicBox|Add2~9_sumout  = SUM(( \logicBox|Add1~9_sumout  ) + ( GND ) + ( \logicBox|Add2~6  ))
// \logicBox|Add2~10  = CARRY(( \logicBox|Add1~9_sumout  ) + ( GND ) + ( \logicBox|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~9_sumout ),
	.cout(\logicBox|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~9 .extended_lut = "off";
defparam \logicBox|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N57
cyclonev_lcell_comb \phoneCntl|mux_out[14]~37 (
// Equation(s):
// \phoneCntl|mux_out[14]~37_combout  = ( \logicBox|Add2~9_sumout  & ( (!\phoneCntl|mux_out[13]~8_combout ) # (\phoneCntl|mux_out[6]~36_combout ) ) ) # ( !\logicBox|Add2~9_sumout  & ( (\phoneCntl|mux_out[13]~8_combout  & \phoneCntl|mux_out[6]~36_combout ) ) 
// )

	.dataa(!\phoneCntl|mux_out[13]~8_combout ),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[6]~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~37 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~37 .lut_mask = 64'h05050505AFAFAFAF;
defparam \phoneCntl|mux_out[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N51
cyclonev_lcell_comb \phoneCntl|mux_out[14]~38 (
// Equation(s):
// \phoneCntl|mux_out[14]~38_combout  = ( \logicBox|ShiftRight2~2_combout  & ( \phoneCntl|mux_out[14]~37_combout  & ( (!\phoneCntl|mux_out[13]~8_combout ) # ((!\phoneCntl|mux_out[13]~9_combout  & ((!\phoneCntl|mux_out[13]~7_combout ) # 
// (\logicBox|Selector3~2_combout )))) ) ) ) # ( !\logicBox|ShiftRight2~2_combout  & ( \phoneCntl|mux_out[14]~37_combout  & ( (!\phoneCntl|mux_out[13]~9_combout  & ((!\phoneCntl|mux_out[13]~7_combout ) # (\logicBox|Selector3~2_combout ))) ) ) ) # ( 
// \logicBox|ShiftRight2~2_combout  & ( !\phoneCntl|mux_out[14]~37_combout  & ( (!\phoneCntl|mux_out[13]~8_combout  & (((!\logicBox|Selector3~2_combout  & \phoneCntl|mux_out[13]~7_combout )) # (\phoneCntl|mux_out[13]~9_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~9_combout ),
	.datab(!\phoneCntl|mux_out[13]~8_combout ),
	.datac(!\logicBox|Selector3~2_combout ),
	.datad(!\phoneCntl|mux_out[13]~7_combout ),
	.datae(!\logicBox|ShiftRight2~2_combout ),
	.dataf(!\phoneCntl|mux_out[14]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~38 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~38 .lut_mask = 64'h000044C4AA0AEECE;
defparam \phoneCntl|mux_out[14]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N12
cyclonev_lcell_comb \phoneCntl|mux_out[14]~39 (
// Equation(s):
// \phoneCntl|mux_out[14]~39_combout  = ( \phoneCntl|mux_out[13]~16_combout  & ( \phoneCntl|mux_out[14]~38_combout  & ( (!\phoneCntl|mux_out[13]~15_combout ) # (\logicBox|Add1~9_sumout ) ) ) ) # ( !\phoneCntl|mux_out[13]~16_combout  & ( 
// \phoneCntl|mux_out[14]~38_combout  & ( (!\phoneCntl|mux_out[13]~15_combout  & (\muxSrc|Mux0~4_combout )) # (\phoneCntl|mux_out[13]~15_combout  & ((\phoneCntl|mux_out[14]~35_combout ))) ) ) ) # ( \phoneCntl|mux_out[13]~16_combout  & ( 
// !\phoneCntl|mux_out[14]~38_combout  & ( (\phoneCntl|mux_out[13]~15_combout  & \logicBox|Add1~9_sumout ) ) ) ) # ( !\phoneCntl|mux_out[13]~16_combout  & ( !\phoneCntl|mux_out[14]~38_combout  & ( (!\phoneCntl|mux_out[13]~15_combout  & 
// (\muxSrc|Mux0~4_combout )) # (\phoneCntl|mux_out[13]~15_combout  & ((\phoneCntl|mux_out[14]~35_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~15_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\phoneCntl|mux_out[14]~35_combout ),
	.datad(!\logicBox|Add1~9_sumout ),
	.datae(!\phoneCntl|mux_out[13]~16_combout ),
	.dataf(!\phoneCntl|mux_out[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~39 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~39 .lut_mask = 64'h272700552727AAFF;
defparam \phoneCntl|mux_out[14]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N42
cyclonev_lcell_comb \phoneCntl|mux_out[14]~41 (
// Equation(s):
// \phoneCntl|mux_out[14]~41_combout  = ( \phoneCntl|mux_out[13]~22_combout  & ( \phoneCntl|mux_out[14]~39_combout  & ( (!\phoneCntl|mux_out[13]~23_combout  & (\logicBox|ShiftLeft0~14_combout )) # (\phoneCntl|mux_out[13]~23_combout  & 
// ((\logicBox|ShiftLeft0~16_combout ))) ) ) ) # ( !\phoneCntl|mux_out[13]~22_combout  & ( \phoneCntl|mux_out[14]~39_combout  & ( (!\phoneCntl|mux_out[13]~23_combout ) # (\phoneCntl|mux_out[14]~40_combout ) ) ) ) # ( \phoneCntl|mux_out[13]~22_combout  & ( 
// !\phoneCntl|mux_out[14]~39_combout  & ( (!\phoneCntl|mux_out[13]~23_combout  & (\logicBox|ShiftLeft0~14_combout )) # (\phoneCntl|mux_out[13]~23_combout  & ((\logicBox|ShiftLeft0~16_combout ))) ) ) ) # ( !\phoneCntl|mux_out[13]~22_combout  & ( 
// !\phoneCntl|mux_out[14]~39_combout  & ( (\phoneCntl|mux_out[13]~23_combout  & \phoneCntl|mux_out[14]~40_combout ) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~23_combout ),
	.datab(!\logicBox|ShiftLeft0~14_combout ),
	.datac(!\phoneCntl|mux_out[14]~40_combout ),
	.datad(!\logicBox|ShiftLeft0~16_combout ),
	.datae(!\phoneCntl|mux_out[13]~22_combout ),
	.dataf(!\phoneCntl|mux_out[14]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~41 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~41 .lut_mask = 64'h05052277AFAF2277;
defparam \phoneCntl|mux_out[14]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N42
cyclonev_lcell_comb \logicBox|Add7~9 (
// Equation(s):
// \logicBox|Add7~9_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux1~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux1~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~6  ))
// \logicBox|Add7~10  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux1~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux1~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~6  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~9_sumout ),
	.cout(\logicBox|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~9 .extended_lut = "off";
defparam \logicBox|Add7~9 .lut_mask = 64'h0000FFFF000001FD;
defparam \logicBox|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N42
cyclonev_lcell_comb \logicBox|Add8~9 (
// Equation(s):
// \logicBox|Add8~9_sumout  = SUM(( !\logicBox|Add7~9_sumout  $ (\muxSrc|Mux1~4_combout ) ) + ( \logicBox|Add8~7  ) + ( \logicBox|Add8~6  ))
// \logicBox|Add8~10  = CARRY(( !\logicBox|Add7~9_sumout  $ (\muxSrc|Mux1~4_combout ) ) + ( \logicBox|Add8~7  ) + ( \logicBox|Add8~6  ))
// \logicBox|Add8~11  = SHARE((!\logicBox|Add7~9_sumout  & \muxSrc|Mux1~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~9_sumout ),
	.datad(!\muxSrc|Mux1~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~6 ),
	.sharein(\logicBox|Add8~7 ),
	.combout(),
	.sumout(\logicBox|Add8~9_sumout ),
	.cout(\logicBox|Add8~10 ),
	.shareout(\logicBox|Add8~11 ));
// synopsys translate_off
defparam \logicBox|Add8~9 .extended_lut = "off";
defparam \logicBox|Add8~9 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N6
cyclonev_lcell_comb \phoneCntl|mux_out[14]~165 (
// Equation(s):
// \phoneCntl|mux_out[14]~165_combout  = ( !\Instr_Reg|ImmOut [4] & ( ((!\Instr_Reg|ImmOut [7] & (((\phoneCntl|mux_out[14]~41_combout )))) # (\Instr_Reg|ImmOut [7] & (\logicBox|Add8~9_sumout ))) ) ) # ( \Instr_Reg|ImmOut [4] & ( (!\Instr_Reg|ImmOut [7] & 
// ((((\phoneCntl|mux_out[14]~41_combout ))))) # (\Instr_Reg|ImmOut [7] & (\logicBox|Add5~9_sumout  & (((!\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [6])))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Add5~9_sumout ),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\phoneCntl|mux_out[14]~41_combout ),
	.datag(!\logicBox|Add8~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~165 .extended_lut = "on";
defparam \phoneCntl|mux_out[14]~165 .lut_mask = 64'h03030031CFCFCCFD;
defparam \phoneCntl|mux_out[14]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N24
cyclonev_lcell_comb \phoneCntl|mux_out[14]~44 (
// Equation(s):
// \phoneCntl|mux_out[14]~44_combout  = ( \logicBox|Add10~9_sumout  & ( \phoneCntl|mux_out[14]~165_combout  & ( ((!\Instr_Reg|Opcode [5] & (\phoneCntl|mux_out[14]~42_combout )) # (\Instr_Reg|Opcode [5] & ((\phoneCntl|mux_out[14]~43_combout )))) # 
// (\phoneCntl|mux_out[13]~29_combout ) ) ) ) # ( !\logicBox|Add10~9_sumout  & ( \phoneCntl|mux_out[14]~165_combout  & ( (!\Instr_Reg|Opcode [5] & (((\phoneCntl|mux_out[13]~29_combout )) # (\phoneCntl|mux_out[14]~42_combout ))) # (\Instr_Reg|Opcode [5] & 
// (((!\phoneCntl|mux_out[13]~29_combout  & \phoneCntl|mux_out[14]~43_combout )))) ) ) ) # ( \logicBox|Add10~9_sumout  & ( !\phoneCntl|mux_out[14]~165_combout  & ( (!\Instr_Reg|Opcode [5] & (\phoneCntl|mux_out[14]~42_combout  & 
// (!\phoneCntl|mux_out[13]~29_combout ))) # (\Instr_Reg|Opcode [5] & (((\phoneCntl|mux_out[14]~43_combout ) # (\phoneCntl|mux_out[13]~29_combout )))) ) ) ) # ( !\logicBox|Add10~9_sumout  & ( !\phoneCntl|mux_out[14]~165_combout  & ( 
// (!\phoneCntl|mux_out[13]~29_combout  & ((!\Instr_Reg|Opcode [5] & (\phoneCntl|mux_out[14]~42_combout )) # (\Instr_Reg|Opcode [5] & ((\phoneCntl|mux_out[14]~43_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\phoneCntl|mux_out[14]~42_combout ),
	.datac(!\phoneCntl|mux_out[13]~29_combout ),
	.datad(!\phoneCntl|mux_out[14]~43_combout ),
	.datae(!\logicBox|Add10~9_sumout ),
	.dataf(!\phoneCntl|mux_out[14]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~44 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~44 .lut_mask = 64'h207025752A7A2F7F;
defparam \phoneCntl|mux_out[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N51
cyclonev_lcell_comb \phoneCntl|mux_out[14]~45 (
// Equation(s):
// \phoneCntl|mux_out[14]~45_combout  = ( \muxSrc|Mux1~4_combout  & ( \phoneCntl|mux_out[14]~44_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q ) # 
// (\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ))) ) ) ) # ( !\muxSrc|Mux1~4_combout  & ( \phoneCntl|mux_out[14]~44_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q  & 
// ((!\phoneCntl|mux_out[13]~169_combout ))) # (\state_machine|state_counter.0101~q  & (\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )))) ) ) ) # ( \muxSrc|Mux1~4_combout  & ( !\phoneCntl|mux_out[14]~44_combout  & ( 
// (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q  & ((\phoneCntl|mux_out[13]~169_combout ))) # (\state_machine|state_counter.0101~q  & (\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\muxSrc|Mux1~4_combout  & ( !\phoneCntl|mux_out[14]~44_combout  & ( (\state_machine|state_counter.0101~q  & (\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & !\state_machine|state_counter.1000~q )) ) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\phoneCntl|mux_out[13]~169_combout ),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(!\muxSrc|Mux1~4_combout ),
	.dataf(!\phoneCntl|mux_out[14]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[14]~45 .extended_lut = "off";
defparam \phoneCntl|mux_out[14]~45 .lut_mask = 64'h11001B00B100BB00;
defparam \phoneCntl|mux_out[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N50
dffeas \registers|r[5][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][14] .is_wysiwyg = "true";
defparam \registers|r[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N44
dffeas \registers|r[6][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][14] .is_wysiwyg = "true";
defparam \registers|r[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N2
dffeas \registers|r[7][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][14] .is_wysiwyg = "true";
defparam \registers|r[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N54
cyclonev_lcell_comb \registers|r[4][14]~feeder (
// Equation(s):
// \registers|r[4][14]~feeder_combout  = ( \phoneCntl|mux_out[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[4][14]~feeder .extended_lut = "off";
defparam \registers|r[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N56
dffeas \registers|r[4][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][14] .is_wysiwyg = "true";
defparam \registers|r[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N45
cyclonev_lcell_comb \muxDst|Mux1~1 (
// Equation(s):
// \muxDst|Mux1~1_combout  = ( \registers|r[4][14]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & (\registers|r[6][14]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[7][14]~q ))) ) ) ) # ( !\registers|r[4][14]~q  & ( \Instr_Reg|RdstOut [1] & ( 
// (!\Instr_Reg|RdstOut [0] & (\registers|r[6][14]~q )) # (\Instr_Reg|RdstOut [0] & ((\registers|r[7][14]~q ))) ) ) ) # ( \registers|r[4][14]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[5][14]~q ) ) ) ) # ( 
// !\registers|r[4][14]~q  & ( !\Instr_Reg|RdstOut [1] & ( (\registers|r[5][14]~q  & \Instr_Reg|RdstOut [0]) ) ) )

	.dataa(!\registers|r[5][14]~q ),
	.datab(!\registers|r[6][14]~q ),
	.datac(!\registers|r[7][14]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[4][14]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~1 .extended_lut = "off";
defparam \muxDst|Mux1~1 .lut_mask = 64'h0055FF55330F330F;
defparam \muxDst|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N2
dffeas \registers|r[1][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][14] .is_wysiwyg = "true";
defparam \registers|r[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y23_N56
dffeas \registers|r[2][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][14] .is_wysiwyg = "true";
defparam \registers|r[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N15
cyclonev_lcell_comb \registers|r[0][14]~feeder (
// Equation(s):
// \registers|r[0][14]~feeder_combout  = ( \phoneCntl|mux_out[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[0][14]~feeder .extended_lut = "off";
defparam \registers|r[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N17
dffeas \registers|r[0][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][14] .is_wysiwyg = "true";
defparam \registers|r[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N42
cyclonev_lcell_comb \registers|r[3][14]~feeder (
// Equation(s):
// \registers|r[3][14]~feeder_combout  = ( \phoneCntl|mux_out[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][14]~feeder .extended_lut = "off";
defparam \registers|r[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N44
dffeas \registers|r[3][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][14] .is_wysiwyg = "true";
defparam \registers|r[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N3
cyclonev_lcell_comb \muxDst|Mux1~0 (
// Equation(s):
// \muxDst|Mux1~0_combout  = ( \Instr_Reg|RdstOut [0] & ( \registers|r[3][14]~q  & ( (\Instr_Reg|RdstOut [1]) # (\registers|r[1][14]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( \registers|r[3][14]~q  & ( (!\Instr_Reg|RdstOut [1] & ((\registers|r[0][14]~q ))) # 
// (\Instr_Reg|RdstOut [1] & (\registers|r[2][14]~q )) ) ) ) # ( \Instr_Reg|RdstOut [0] & ( !\registers|r[3][14]~q  & ( (\registers|r[1][14]~q  & !\Instr_Reg|RdstOut [1]) ) ) ) # ( !\Instr_Reg|RdstOut [0] & ( !\registers|r[3][14]~q  & ( (!\Instr_Reg|RdstOut 
// [1] & ((\registers|r[0][14]~q ))) # (\Instr_Reg|RdstOut [1] & (\registers|r[2][14]~q )) ) ) )

	.dataa(!\registers|r[1][14]~q ),
	.datab(!\registers|r[2][14]~q ),
	.datac(!\registers|r[0][14]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\Instr_Reg|RdstOut [0]),
	.dataf(!\registers|r[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~0 .extended_lut = "off";
defparam \muxDst|Mux1~0 .lut_mask = 64'h0F3355000F3355FF;
defparam \muxDst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N48
cyclonev_lcell_comb \registers|r[11][14]~feeder (
// Equation(s):
// \registers|r[11][14]~feeder_combout  = ( \phoneCntl|mux_out[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[11][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[11][14]~feeder .extended_lut = "off";
defparam \registers|r[11][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[11][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N50
dffeas \registers|r[11][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][14] .is_wysiwyg = "true";
defparam \registers|r[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N12
cyclonev_lcell_comb \registers|r[9][14]~feeder (
// Equation(s):
// \registers|r[9][14]~feeder_combout  = ( \phoneCntl|mux_out[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[9][14]~feeder .extended_lut = "off";
defparam \registers|r[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N14
dffeas \registers|r[9][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][14] .is_wysiwyg = "true";
defparam \registers|r[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N57
cyclonev_lcell_comb \registers|r[10][14]~feeder (
// Equation(s):
// \registers|r[10][14]~feeder_combout  = ( \phoneCntl|mux_out[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[10][14]~feeder .extended_lut = "off";
defparam \registers|r[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y24_N59
dffeas \registers|r[10][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][14] .is_wysiwyg = "true";
defparam \registers|r[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N36
cyclonev_lcell_comb \registers|r[8][14]~feeder (
// Equation(s):
// \registers|r[8][14]~feeder_combout  = ( \phoneCntl|mux_out[14]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][14]~feeder .extended_lut = "off";
defparam \registers|r[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N38
dffeas \registers|r[8][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][14] .is_wysiwyg = "true";
defparam \registers|r[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N6
cyclonev_lcell_comb \muxDst|Mux1~2 (
// Equation(s):
// \muxDst|Mux1~2_combout  = ( \registers|r[8][14]~q  & ( \Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[10][14]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][14]~q )) ) ) ) # ( !\registers|r[8][14]~q  & ( \Instr_Reg|RdstOut [1] & 
// ( (!\Instr_Reg|RdstOut [0] & ((\registers|r[10][14]~q ))) # (\Instr_Reg|RdstOut [0] & (\registers|r[11][14]~q )) ) ) ) # ( \registers|r[8][14]~q  & ( !\Instr_Reg|RdstOut [1] & ( (!\Instr_Reg|RdstOut [0]) # (\registers|r[9][14]~q ) ) ) ) # ( 
// !\registers|r[8][14]~q  & ( !\Instr_Reg|RdstOut [1] & ( (\registers|r[9][14]~q  & \Instr_Reg|RdstOut [0]) ) ) )

	.dataa(!\registers|r[11][14]~q ),
	.datab(!\registers|r[9][14]~q ),
	.datac(!\registers|r[10][14]~q ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\registers|r[8][14]~q ),
	.dataf(!\Instr_Reg|RdstOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~2 .extended_lut = "off";
defparam \muxDst|Mux1~2 .lut_mask = 64'h0033FF330F550F55;
defparam \muxDst|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N32
dffeas \registers|r[13][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][14] .is_wysiwyg = "true";
defparam \registers|r[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y23_N8
dffeas \registers|r[14][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][14] .is_wysiwyg = "true";
defparam \registers|r[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y23_N8
dffeas \registers|r[15][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][14] .is_wysiwyg = "true";
defparam \registers|r[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y24_N53
dffeas \registers|r[12][14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[14]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][14] .is_wysiwyg = "true";
defparam \registers|r[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N9
cyclonev_lcell_comb \muxDst|Mux1~3 (
// Equation(s):
// \muxDst|Mux1~3_combout  = ( \registers|r[15][14]~q  & ( \registers|r[12][14]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\registers|r[14][14]~q )))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\registers|r[13][14]~q ))) 
// ) ) ) # ( !\registers|r[15][14]~q  & ( \registers|r[12][14]~q  & ( (!\Instr_Reg|RdstOut [0] & (((!\Instr_Reg|RdstOut [1]) # (\registers|r[14][14]~q )))) # (\Instr_Reg|RdstOut [0] & (\registers|r[13][14]~q  & ((!\Instr_Reg|RdstOut [1])))) ) ) ) # ( 
// \registers|r[15][14]~q  & ( !\registers|r[12][14]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\registers|r[14][14]~q  & \Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (((\Instr_Reg|RdstOut [1])) # (\registers|r[13][14]~q ))) ) ) ) # ( 
// !\registers|r[15][14]~q  & ( !\registers|r[12][14]~q  & ( (!\Instr_Reg|RdstOut [0] & (((\registers|r[14][14]~q  & \Instr_Reg|RdstOut [1])))) # (\Instr_Reg|RdstOut [0] & (\registers|r[13][14]~q  & ((!\Instr_Reg|RdstOut [1])))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\registers|r[13][14]~q ),
	.datac(!\registers|r[14][14]~q ),
	.datad(!\Instr_Reg|RdstOut [1]),
	.datae(!\registers|r[15][14]~q ),
	.dataf(!\registers|r[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~3 .extended_lut = "off";
defparam \muxDst|Mux1~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \muxDst|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N0
cyclonev_lcell_comb \muxDst|Mux1~4 (
// Equation(s):
// \muxDst|Mux1~4_combout  = ( \muxDst|Mux1~2_combout  & ( \muxDst|Mux1~3_combout  & ( ((!\Instr_Reg|RdstOut [2] & ((\muxDst|Mux1~0_combout ))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux1~1_combout ))) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( 
// !\muxDst|Mux1~2_combout  & ( \muxDst|Mux1~3_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\muxDst|Mux1~0_combout  & !\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])) # (\muxDst|Mux1~1_combout ))) ) ) ) # ( 
// \muxDst|Mux1~2_combout  & ( !\muxDst|Mux1~3_combout  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\muxDst|Mux1~0_combout )))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux1~1_combout  & ((!\Instr_Reg|RdstOut [3])))) ) ) ) # ( 
// !\muxDst|Mux1~2_combout  & ( !\muxDst|Mux1~3_combout  & ( (!\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\muxDst|Mux1~0_combout ))) # (\Instr_Reg|RdstOut [2] & (\muxDst|Mux1~1_combout )))) ) ) )

	.dataa(!\muxDst|Mux1~1_combout ),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\muxDst|Mux1~0_combout ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\muxDst|Mux1~2_combout ),
	.dataf(!\muxDst|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux1~4 .extended_lut = "off";
defparam \muxDst|Mux1~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \muxDst|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N42
cyclonev_lcell_comb \logicBox|Add11~9 (
// Equation(s):
// \logicBox|Add11~9_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux0~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux0~4_combout ))) # (\state_machine|always1~0_combout  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add11~6  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add11~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add11~9 .extended_lut = "off";
defparam \logicBox|Add11~9 .lut_mask = 64'h0000FFFF0000FE10;
defparam \logicBox|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N33
cyclonev_lcell_comb \logicBox|C~20 (
// Equation(s):
// \logicBox|C~20_combout  = ( !\immMux|mux_out[0]~1_combout  & ( \logicBox|Add11~13_sumout  & ( (!\Instr_Reg|ImmOut [5] & (!\logicBox|Add11~1_sumout  & !\logicBox|Add11~57_sumout )) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(gnd),
	.datad(!\logicBox|Add11~57_sumout ),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\logicBox|Add11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~20 .extended_lut = "off";
defparam \logicBox|C~20 .lut_mask = 64'h0000000088000000;
defparam \logicBox|C~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N48
cyclonev_lcell_comb \logicBox|C~21 (
// Equation(s):
// \logicBox|C~21_combout  = ( \logicBox|C~20_combout  & ( \logicBox|ShiftRight0~4_combout  & ( (!\Instr_Reg|ImmOut [5] & ((!\logicBox|ShiftRight0~1_combout ) # (\logicBox|Add11~9_sumout ))) ) ) ) # ( !\logicBox|C~20_combout  & ( 
// \logicBox|ShiftRight0~4_combout  & ( (!\Instr_Reg|ImmOut [5]) # ((!\logicBox|Add11~9_sumout  & (!\logicBox|Add11~13_sumout  & \logicBox|ShiftRight0~1_combout ))) ) ) ) # ( \logicBox|C~20_combout  & ( !\logicBox|ShiftRight0~4_combout  & ( 
// !\Instr_Reg|ImmOut [5] ) ) ) # ( !\logicBox|C~20_combout  & ( !\logicBox|ShiftRight0~4_combout  & ( !\Instr_Reg|ImmOut [5] ) ) )

	.dataa(!\logicBox|Add11~9_sumout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|Add11~13_sumout ),
	.datad(!\logicBox|ShiftRight0~1_combout ),
	.datae(!\logicBox|C~20_combout ),
	.dataf(!\logicBox|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~21 .extended_lut = "off";
defparam \logicBox|C~21 .lut_mask = 64'hCCCCCCCCCCECCC44;
defparam \logicBox|C~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N42
cyclonev_lcell_comb \logicBox|ShiftLeft0~25 (
// Equation(s):
// \logicBox|ShiftLeft0~25_combout  = ( \immMux|mux_out[2]~4_combout  & ( (\logicBox|ShiftLeft0~20_combout  & !\immMux|mux_out[3]~3_combout ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( (\logicBox|ShiftLeft0~18_combout  & !\immMux|mux_out[3]~3_combout ) ) )

	.dataa(!\logicBox|ShiftLeft0~18_combout ),
	.datab(gnd),
	.datac(!\logicBox|ShiftLeft0~20_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~25 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~25 .lut_mask = 64'h550055000F000F00;
defparam \logicBox|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N54
cyclonev_lcell_comb \logicBox|C~22 (
// Equation(s):
// \logicBox|C~22_combout  = ( \logicBox|Selector3~3_combout  & ( \logicBox|ShiftLeft0~25_combout  ) ) # ( !\logicBox|Selector3~3_combout  & ( \logicBox|ShiftLeft0~25_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & (\muxSrc|Mux8~4_combout 
// )) # (\Instr_Reg|ImmOut [5] & ((\logicBox|Add1~45_sumout ))))) ) ) ) # ( \logicBox|Selector3~3_combout  & ( !\logicBox|ShiftLeft0~25_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & (\muxSrc|Mux8~4_combout )) # (\Instr_Reg|ImmOut [5] & 
// ((\logicBox|Add1~45_sumout ))))) ) ) ) # ( !\logicBox|Selector3~3_combout  & ( !\logicBox|ShiftLeft0~25_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & (\muxSrc|Mux8~4_combout )) # (\Instr_Reg|ImmOut [5] & ((\logicBox|Add1~45_sumout 
// ))))) ) ) )

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(!\logicBox|Add1~45_sumout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Selector3~3_combout ),
	.dataf(!\logicBox|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~22 .extended_lut = "off";
defparam \logicBox|C~22 .lut_mask = 64'h530053005300FFFF;
defparam \logicBox|C~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N39
cyclonev_lcell_comb \logicBox|ShiftRight1~11 (
// Equation(s):
// \logicBox|ShiftRight1~11_combout  = ( \muxSrc|Mux7~4_combout  & ( \muxSrc|Mux8~4_combout  ) ) # ( !\muxSrc|Mux7~4_combout  & ( \muxSrc|Mux8~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux7~4_combout  & ( !\muxSrc|Mux8~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [0]),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\muxSrc|Mux7~4_combout ),
	.dataf(!\muxSrc|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~11 .extended_lut = "off";
defparam \logicBox|ShiftRight1~11 .lut_mask = 64'h000001FDFE02FFFF;
defparam \logicBox|ShiftRight1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N9
cyclonev_lcell_comb \logicBox|C~18 (
// Equation(s):
// \logicBox|C~18_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~0_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~5_combout  ) ) ) # ( 
// \logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~6_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~11_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~11_combout ),
	.datab(!\logicBox|ShiftRight1~5_combout ),
	.datac(!\logicBox|ShiftRight1~6_combout ),
	.datad(!\logicBox|ShiftRight1~0_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~18 .extended_lut = "off";
defparam \logicBox|C~18 .lut_mask = 64'h55550F0F333300FF;
defparam \logicBox|C~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N30
cyclonev_lcell_comb \logicBox|C~19 (
// Equation(s):
// \logicBox|C~19_combout  = ( \logicBox|C~18_combout  & ( \logicBox|ShiftRight0~4_combout  & ( (!\logicBox|Add11~13_sumout  & (!\logicBox|Add11~9_sumout  & \logicBox|ShiftRight0~1_combout )) ) ) )

	.dataa(!\logicBox|Add11~13_sumout ),
	.datab(gnd),
	.datac(!\logicBox|Add11~9_sumout ),
	.datad(!\logicBox|ShiftRight0~1_combout ),
	.datae(!\logicBox|C~18_combout ),
	.dataf(!\logicBox|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~19 .extended_lut = "off";
defparam \logicBox|C~19 .lut_mask = 64'h00000000000000A0;
defparam \logicBox|C~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N27
cyclonev_lcell_comb \logicBox|C~23 (
// Equation(s):
// \logicBox|C~23_combout  = ( \logicBox|C~22_combout  & ( \logicBox|C~19_combout  ) ) # ( !\logicBox|C~22_combout  & ( \logicBox|C~19_combout  & ( \logicBox|Selector4~0_combout  ) ) ) # ( \logicBox|C~22_combout  & ( !\logicBox|C~19_combout  ) ) # ( 
// !\logicBox|C~22_combout  & ( !\logicBox|C~19_combout  & ( (\logicBox|Selector4~0_combout  & (\muxSrc|Mux0~4_combout  & !\logicBox|C~21_combout )) ) ) )

	.dataa(!\logicBox|Selector4~0_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|C~21_combout ),
	.datae(!\logicBox|C~22_combout ),
	.dataf(!\logicBox|C~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~23 .extended_lut = "off";
defparam \logicBox|C~23 .lut_mask = 64'h0500FFFF5555FFFF;
defparam \logicBox|C~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N12
cyclonev_lcell_comb \logicBox|Selector8~8 (
// Equation(s):
// \logicBox|Selector8~8_combout  = ( !\Instr_Reg|Opcode [6] & ( (((!\Instr_Reg|ImmOut [4] & (\logicBox|C~23_combout )) # (\Instr_Reg|ImmOut [4] & ((\muxSrc|Mux8~4_combout ))))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut 
// [7] & ((!\logicBox|Selector3~6_combout  & (\immMux|mux_out[7]~8_combout )) # (\logicBox|Selector3~6_combout  & (((\muxSrc|Mux8~4_combout )))))) # (\Instr_Reg|ImmOut [7] & ((((\muxSrc|Mux8~4_combout ))))) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\logicBox|Selector3~6_combout ),
	.datac(!\immMux|mux_out[7]~8_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\muxSrc|Mux8~4_combout ),
	.datag(!\logicBox|C~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~8 .extended_lut = "on";
defparam \logicBox|Selector8~8 .lut_mask = 64'h5F5508085FFF7F7F;
defparam \logicBox|Selector8~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N6
cyclonev_lcell_comb \logicBox|Selector8~7 (
// Equation(s):
// \logicBox|Selector8~7_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|Add2~45_sumout  & ( \logicBox|Selector8~8_combout  ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|Add2~45_sumout  & ( (!\Instr_Reg|ImmOut [4] & (((\logicBox|Selector8~8_combout )))) # 
// (\Instr_Reg|ImmOut [4] & (((\Instr_Reg|ImmOut [5])) # (\logicBox|Add1~45_sumout ))) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|Add2~45_sumout  & ( \logicBox|Selector8~8_combout  ) ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|Add2~45_sumout  & ( 
// (!\Instr_Reg|ImmOut [4] & (((\logicBox|Selector8~8_combout )))) # (\Instr_Reg|ImmOut [4] & (\logicBox|Add1~45_sumout  & (!\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|Add1~45_sumout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|Selector8~8_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~7 .extended_lut = "off";
defparam \logicBox|Selector8~7 .lut_mask = 64'h10BA00FF15BF00FF;
defparam \logicBox|Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \logicBox|C~15 (
// Equation(s):
// \logicBox|C~15_combout  = ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftLeft0~12_combout  & ( (\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [5] & \immMux|mux_out[3]~3_combout )) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( 
// \logicBox|ShiftLeft0~12_combout  & ( (\muxSrc|Mux0~4_combout  & \immMux|mux_out[3]~3_combout ) ) ) ) # ( \immMux|mux_out[2]~4_combout  & ( !\logicBox|ShiftLeft0~12_combout  & ( (\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [5] & 
// \immMux|mux_out[3]~3_combout )) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( !\logicBox|ShiftLeft0~12_combout  & ( (\muxSrc|Mux0~4_combout  & (\Instr_Reg|ImmOut [5] & \immMux|mux_out[3]~3_combout )) ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\logicBox|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~15 .extended_lut = "off";
defparam \logicBox|C~15 .lut_mask = 64'h0101010105050101;
defparam \logicBox|C~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N57
cyclonev_lcell_comb \logicBox|C~14 (
// Equation(s):
// \logicBox|C~14_combout  = ( \logicBox|ShiftRight3~3_combout  & ( \logicBox|ShiftRight1~6_combout  & ( ((\immMux|mux_out[2]~4_combout ) # (\immMux|mux_out[1]~2_combout )) # (\logicBox|ShiftRight1~11_combout ) ) ) ) # ( !\logicBox|ShiftRight3~3_combout  & ( 
// \logicBox|ShiftRight1~6_combout  & ( (!\immMux|mux_out[2]~4_combout  & ((\immMux|mux_out[1]~2_combout ) # (\logicBox|ShiftRight1~11_combout ))) ) ) ) # ( \logicBox|ShiftRight3~3_combout  & ( !\logicBox|ShiftRight1~6_combout  & ( 
// ((\logicBox|ShiftRight1~11_combout  & !\immMux|mux_out[1]~2_combout )) # (\immMux|mux_out[2]~4_combout ) ) ) ) # ( !\logicBox|ShiftRight3~3_combout  & ( !\logicBox|ShiftRight1~6_combout  & ( (\logicBox|ShiftRight1~11_combout  & 
// (!\immMux|mux_out[1]~2_combout  & !\immMux|mux_out[2]~4_combout )) ) ) )

	.dataa(!\logicBox|ShiftRight1~11_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(gnd),
	.datae(!\logicBox|ShiftRight3~3_combout ),
	.dataf(!\logicBox|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~14 .extended_lut = "off";
defparam \logicBox|C~14 .lut_mask = 64'h40404F4F70707F7F;
defparam \logicBox|C~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y19_N36
cyclonev_lcell_comb \logicBox|C~16 (
// Equation(s):
// \logicBox|C~16_combout  = ( \logicBox|C~14_combout  & ( \logicBox|ShiftLeft0~25_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # ((!\immMux|mux_out[3]~3_combout ) # (\logicBox|C~15_combout )))) ) ) ) # ( !\logicBox|C~14_combout  & ( 
// \logicBox|ShiftLeft0~25_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|C~15_combout ))) ) ) ) # ( \logicBox|C~14_combout  & ( !\logicBox|ShiftLeft0~25_combout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|Opcode [7] & 
// ((!\immMux|mux_out[3]~3_combout ) # (\logicBox|C~15_combout )))) ) ) ) # ( !\logicBox|C~14_combout  & ( !\logicBox|ShiftLeft0~25_combout  & ( (\Instr_Reg|ImmOut [4] & (\logicBox|C~15_combout  & \Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(!\logicBox|C~15_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|C~14_combout ),
	.dataf(!\logicBox|ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~16 .extended_lut = "off";
defparam \logicBox|C~16 .lut_mask = 64'h0005004500AF00EF;
defparam \logicBox|C~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N57
cyclonev_lcell_comb \logicBox|C~24 (
// Equation(s):
// \logicBox|C~24_combout  = ( \immMux|mux_out[7]~8_combout  & ( !\logicBox|C~16_combout  & ( (!\muxSrc|Mux8~4_combout  $ (\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7]) ) ) ) # ( !\immMux|mux_out[7]~8_combout  & ( !\logicBox|C~16_combout  & ( 
// ((!\muxSrc|Mux8~4_combout ) # (!\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7]) ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\immMux|mux_out[7]~8_combout ),
	.dataf(!\logicBox|C~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~24 .extended_lut = "off";
defparam \logicBox|C~24 .lut_mask = 64'hFFF3F33F00000000;
defparam \logicBox|C~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N18
cyclonev_lcell_comb \logicBox|C~17 (
// Equation(s):
// \logicBox|C~17_combout  = ( \Instr_Reg|Opcode [7] & ( !\logicBox|C~16_combout  ) ) # ( !\Instr_Reg|Opcode [7] & ( !\logicBox|C~16_combout  & ( (!\muxSrc|Mux8~4_combout  & ((!\Instr_Reg|ImmOut [5]) # (!\immMux|mux_out[7]~8_combout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\immMux|mux_out[7]~8_combout ),
	.datac(gnd),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|C~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~17 .extended_lut = "off";
defparam \logicBox|C~17 .lut_mask = 64'hEE00FFFF00000000;
defparam \logicBox|C~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N24
cyclonev_lcell_comb \logicBox|Selector8~0 (
// Equation(s):
// \logicBox|Selector8~0_combout  = ( \flags|flags_out[0]~0_combout  & ( \logicBox|Add8~45_sumout  & ( (!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [5] & \logicBox|Add5~45_sumout )) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( \logicBox|Add8~45_sumout  & 
// ( \muxSrc|Mux8~4_combout  ) ) ) # ( \flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~45_sumout  & ( (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & \logicBox|Add5~45_sumout )) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~45_sumout  & 
// ( \muxSrc|Mux8~4_combout  ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|Add5~45_sumout ),
	.datad(!\muxSrc|Mux8~4_combout ),
	.datae(!\flags|flags_out[0]~0_combout ),
	.dataf(!\logicBox|Add8~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~0 .extended_lut = "off";
defparam \logicBox|Selector8~0 .lut_mask = 64'h00FF020200FFCECE;
defparam \logicBox|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N30
cyclonev_lcell_comb \logicBox|Selector8~6 (
// Equation(s):
// \logicBox|Selector8~6_combout  = ( \logicBox|C~17_combout  & ( \logicBox|Selector8~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|C~24_combout )))) ) ) ) # ( !\logicBox|C~17_combout  & ( 
// \logicBox|Selector8~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [4] & (\logicBox|C~24_combout  & !\Instr_Reg|Opcode [6]))) ) ) ) # ( \logicBox|C~17_combout  & ( !\logicBox|Selector8~0_combout  & ( (!\Instr_Reg|Opcode [6] & 
// (((!\Instr_Reg|ImmOut [4]) # (\logicBox|C~24_combout )) # (\Instr_Reg|ImmOut [7]))) ) ) ) # ( !\logicBox|C~17_combout  & ( !\logicBox|Selector8~0_combout  & ( (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|ImmOut [4] & \logicBox|C~24_combout )) # 
// (\Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|C~24_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|C~17_combout ),
	.dataf(!\logicBox|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~6 .extended_lut = "off";
defparam \logicBox|Selector8~6 .lut_mask = 64'h5700DF0002008A00;
defparam \logicBox|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N6
cyclonev_lcell_comb \logicBox|Selector8~1 (
// Equation(s):
// \logicBox|Selector8~1_combout  = ( \logicBox|Selector8~7_combout  & ( \logicBox|Selector8~6_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & (\Instr_Reg|ImmOut [6])) # (\Instr_Reg|Opcode [6] & ((\logicBox|Selector8~8_combout ))))) ) ) ) # 
// ( !\logicBox|Selector8~7_combout  & ( \logicBox|Selector8~6_combout  & ( (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|Opcode [6] & \logicBox|Selector8~8_combout )) ) ) ) # ( \logicBox|Selector8~7_combout  & ( !\logicBox|Selector8~6_combout  & ( 
// ((!\Instr_Reg|ImmOut [7] & !\Instr_Reg|Opcode [6])) # (\logicBox|Selector8~8_combout ) ) ) ) # ( !\logicBox|Selector8~7_combout  & ( !\logicBox|Selector8~6_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & (!\Instr_Reg|ImmOut [6])) # 
// (\Instr_Reg|Opcode [6] & ((\logicBox|Selector8~8_combout ))))) # (\Instr_Reg|ImmOut [7] & (((\logicBox|Selector8~8_combout )))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\logicBox|Selector8~8_combout ),
	.datae(!\logicBox|Selector8~7_combout ),
	.dataf(!\logicBox|Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~1 .extended_lut = "off";
defparam \logicBox|Selector8~1 .lut_mask = 64'h80DFA0FF000A202A;
defparam \logicBox|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N42
cyclonev_lcell_comb \logicBox|Selector8~5 (
// Equation(s):
// \logicBox|Selector8~5_combout  = ( \logicBox|Selector8~2_combout  & ( \logicBox|Selector8~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector8~3_combout )) # 
// (\Instr_Reg|Opcode [5] & ((\logicBox|Selector8~4_combout ))))) ) ) ) # ( !\logicBox|Selector8~2_combout  & ( \logicBox|Selector8~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector8~3_combout )) # (\Instr_Reg|Opcode 
// [5] & ((\logicBox|Selector8~4_combout )))) ) ) ) # ( \logicBox|Selector8~2_combout  & ( !\logicBox|Selector8~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector8~3_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector8~4_combout ))))) ) ) ) # ( !\logicBox|Selector8~2_combout  & ( !\logicBox|Selector8~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector8~3_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|Selector8~4_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\logicBox|Selector8~3_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\logicBox|Selector8~4_combout ),
	.datae(!\logicBox|Selector8~2_combout ),
	.dataf(!\logicBox|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector8~5 .extended_lut = "off";
defparam \logicBox|Selector8~5 .lut_mask = 64'h1A1F1015BABFB0B5;
defparam \logicBox|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N51
cyclonev_lcell_comb \phoneCntl|mux_out[7]~133 (
// Equation(s):
// \phoneCntl|mux_out[7]~133_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( \logicBox|Selector8~5_combout  & ( (!\state_machine|state_counter.1000~q ) # (\in_0~input_o ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( \logicBox|Selector8~5_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q ))) # (\state_machine|state_counter.1000~q  & (\in_0~input_o )) ) 
// ) ) # ( \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( !\logicBox|Selector8~5_combout  & ( (!\state_machine|state_counter.1000~q  & ((\state_machine|state_counter.0101~q ))) # (\state_machine|state_counter.1000~q  & 
// (\in_0~input_o )) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( !\logicBox|Selector8~5_combout  & ( (\in_0~input_o  & \state_machine|state_counter.1000~q ) ) ) )

	.dataa(!\in_0~input_o ),
	.datab(gnd),
	.datac(!\state_machine|state_counter.1000~q ),
	.datad(!\state_machine|state_counter.0101~q ),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.dataf(!\logicBox|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[7]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[7]~133 .extended_lut = "off";
defparam \phoneCntl|mux_out[7]~133 .lut_mask = 64'h050505F5F505F5F5;
defparam \phoneCntl|mux_out[7]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N6
cyclonev_lcell_comb \registers|r[8][7]~feeder (
// Equation(s):
// \registers|r[8][7]~feeder_combout  = ( \phoneCntl|mux_out[7]~133_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][7]~feeder .extended_lut = "off";
defparam \registers|r[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y19_N8
dffeas \registers|r[8][7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][7] .is_wysiwyg = "true";
defparam \registers|r[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N45
cyclonev_lcell_comb \muxDst|Mux8~0 (
// Equation(s):
// \muxDst|Mux8~0_combout  = ( \Instr_Reg|RdstOut [2] & ( \registers|r[0][7]~q  & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[4][7]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[12][7]~q )) ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \registers|r[0][7]~q  & ( 
// (!\Instr_Reg|RdstOut [3]) # (\registers|r[8][7]~q ) ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\registers|r[0][7]~q  & ( (!\Instr_Reg|RdstOut [3] & ((\registers|r[4][7]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[12][7]~q )) ) ) ) # ( !\Instr_Reg|RdstOut 
// [2] & ( !\registers|r[0][7]~q  & ( (\registers|r[8][7]~q  & \Instr_Reg|RdstOut [3]) ) ) )

	.dataa(!\registers|r[8][7]~q ),
	.datab(!\registers|r[12][7]~q ),
	.datac(!\registers|r[4][7]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\registers|r[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~0 .extended_lut = "off";
defparam \muxDst|Mux8~0 .lut_mask = 64'h00550F33FF550F33;
defparam \muxDst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N24
cyclonev_lcell_comb \muxDst|Mux8~3 (
// Equation(s):
// \muxDst|Mux8~3_combout  = ( \registers|r[3][7]~q  & ( \registers|r[15][7]~q  & ( (!\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3])) # (\registers|r[11][7]~q ))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\registers|r[7][7]~q )))) ) ) ) 
// # ( !\registers|r[3][7]~q  & ( \registers|r[15][7]~q  & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[11][7]~q  & ((\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3]) # (\registers|r[7][7]~q )))) ) ) ) # ( \registers|r[3][7]~q  
// & ( !\registers|r[15][7]~q  & ( (!\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3])) # (\registers|r[11][7]~q ))) # (\Instr_Reg|RdstOut [2] & (((\registers|r[7][7]~q  & !\Instr_Reg|RdstOut [3])))) ) ) ) # ( !\registers|r[3][7]~q  & ( 
// !\registers|r[15][7]~q  & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[11][7]~q  & ((\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & (((\registers|r[7][7]~q  & !\Instr_Reg|RdstOut [3])))) ) ) )

	.dataa(!\registers|r[11][7]~q ),
	.datab(!\registers|r[7][7]~q ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[3][7]~q ),
	.dataf(!\registers|r[15][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~3 .extended_lut = "off";
defparam \muxDst|Mux8~3 .lut_mask = 64'h0350F350035FF35F;
defparam \muxDst|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N36
cyclonev_lcell_comb \muxDst|Mux8~1 (
// Equation(s):
// \muxDst|Mux8~1_combout  = ( \registers|r[9][7]~q  & ( \registers|r[1][7]~q  & ( (!\Instr_Reg|RdstOut [2]) # ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][7]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][7]~q ))) ) ) ) # ( !\registers|r[9][7]~q  & ( 
// \registers|r[1][7]~q  & ( (!\Instr_Reg|RdstOut [2] & (((!\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][7]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][7]~q )))) ) ) ) # ( \registers|r[9][7]~q  
// & ( !\registers|r[1][7]~q  & ( (!\Instr_Reg|RdstOut [2] & (((\Instr_Reg|RdstOut [3])))) # (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][7]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][7]~q )))) ) ) ) # ( 
// !\registers|r[9][7]~q  & ( !\registers|r[1][7]~q  & ( (\Instr_Reg|RdstOut [2] & ((!\Instr_Reg|RdstOut [3] & ((\registers|r[5][7]~q ))) # (\Instr_Reg|RdstOut [3] & (\registers|r[13][7]~q )))) ) ) )

	.dataa(!\registers|r[13][7]~q ),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\registers|r[5][7]~q ),
	.datae(!\registers|r[9][7]~q ),
	.dataf(!\registers|r[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~1 .extended_lut = "off";
defparam \muxDst|Mux8~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \muxDst|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N3
cyclonev_lcell_comb \muxDst|Mux8~2 (
// Equation(s):
// \muxDst|Mux8~2_combout  = ( \registers|r[10][7]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[14][7]~q ) ) ) ) # ( !\registers|r[10][7]~q  & ( \Instr_Reg|RdstOut [3] & ( (\registers|r[14][7]~q  & \Instr_Reg|RdstOut [2]) ) ) ) 
// # ( \registers|r[10][7]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & (\registers|r[2][7]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[6][7]~q ))) ) ) ) # ( !\registers|r[10][7]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut 
// [2] & (\registers|r[2][7]~q )) # (\Instr_Reg|RdstOut [2] & ((\registers|r[6][7]~q ))) ) ) )

	.dataa(!\registers|r[14][7]~q ),
	.datab(!\registers|r[2][7]~q ),
	.datac(!\registers|r[6][7]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[10][7]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~2 .extended_lut = "off";
defparam \muxDst|Mux8~2 .lut_mask = 64'h330F330F0055FF55;
defparam \muxDst|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y21_N15
cyclonev_lcell_comb \muxDst|Mux8~4 (
// Equation(s):
// \muxDst|Mux8~4_combout  = ( \muxDst|Mux8~1_combout  & ( \muxDst|Mux8~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])) # (\muxDst|Mux8~0_combout ))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0]) # (\muxDst|Mux8~3_combout )))) 
// ) ) ) # ( !\muxDst|Mux8~1_combout  & ( \muxDst|Mux8~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux8~0_combout  & ((!\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0]) # (\muxDst|Mux8~3_combout )))) ) ) ) # ( 
// \muxDst|Mux8~1_combout  & ( !\muxDst|Mux8~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])) # (\muxDst|Mux8~0_combout ))) # (\Instr_Reg|RdstOut [1] & (((\muxDst|Mux8~3_combout  & \Instr_Reg|RdstOut [0])))) ) ) ) # ( 
// !\muxDst|Mux8~1_combout  & ( !\muxDst|Mux8~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux8~0_combout  & ((!\Instr_Reg|RdstOut [0])))) # (\Instr_Reg|RdstOut [1] & (((\muxDst|Mux8~3_combout  & \Instr_Reg|RdstOut [0])))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\muxDst|Mux8~0_combout ),
	.datac(!\muxDst|Mux8~3_combout ),
	.datad(!\Instr_Reg|RdstOut [0]),
	.datae(!\muxDst|Mux8~1_combout ),
	.dataf(!\muxDst|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux8~4 .extended_lut = "off";
defparam \muxDst|Mux8~4 .lut_mask = 64'h220522AF770577AF;
defparam \muxDst|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N48
cyclonev_lcell_comb \logicBox|Add6~13 (
// Equation(s):
// \logicBox|Add6~13_sumout  = SUM(( \muxSrc|Mux0~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~10  ))
// \logicBox|Add6~14  = CARRY(( \muxSrc|Mux0~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux8~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux8~4_combout ))) # 
// (\state_machine|always1~0_combout  & (!\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add6~10  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~13_sumout ),
	.cout(\logicBox|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~13 .extended_lut = "off";
defparam \logicBox|Add6~13 .lut_mask = 64'h000001FD000000FF;
defparam \logicBox|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N45
cyclonev_lcell_comb \logicBox|Add3~13 (
// Equation(s):
// \logicBox|Add3~13_sumout  = SUM(( \muxSrc|Mux0~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~10  ))
// \logicBox|Add3~14  = CARRY(( \muxSrc|Mux0~4_combout  ) + ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add3~10  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux8~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~13_sumout ),
	.cout(\logicBox|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~13 .extended_lut = "off";
defparam \logicBox|Add3~13 .lut_mask = 64'h0000FE04000000FF;
defparam \logicBox|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N3
cyclonev_lcell_comb \logicBox|C~12 (
// Equation(s):
// \logicBox|C~12_combout  = ( \logicBox|Add3~13_sumout  & ( (!\Instr_Reg|Opcode [6] & (\Instr_Reg|Opcode [7] & \logicBox|Add6~13_sumout )) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7])) ) ) # ( !\logicBox|Add3~13_sumout  & ( (!\Instr_Reg|Opcode [6] & 
// (\Instr_Reg|Opcode [7] & \logicBox|Add6~13_sumout )) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\logicBox|Add6~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~12 .extended_lut = "off";
defparam \logicBox|C~12 .lut_mask = 64'h000A000A505A505A;
defparam \logicBox|C~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N45
cyclonev_lcell_comb \logicBox|Add4~13 (
// Equation(s):
// \logicBox|Add4~13_sumout  = SUM(( \logicBox|Add3~13_sumout  ) + ( GND ) + ( \logicBox|Add4~10  ))
// \logicBox|Add4~14  = CARRY(( \logicBox|Add3~13_sumout  ) + ( GND ) + ( \logicBox|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~13_sumout ),
	.cout(\logicBox|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~13 .extended_lut = "off";
defparam \logicBox|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N57
cyclonev_lcell_comb \logicBox|C~13 (
// Equation(s):
// \logicBox|C~13_combout  = ( \immMux|mux_out[7]~8_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux0~4_combout )) # (\Instr_Reg|Opcode [6] & ((\logicBox|Add4~13_sumout ))))) # (\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6])) ) 
// ) # ( !\immMux|mux_out[7]~8_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (\muxSrc|Mux0~4_combout )) # (\Instr_Reg|Opcode [6] & ((\logicBox|Add4~13_sumout ))))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|Add4~13_sumout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~13 .extended_lut = "off";
defparam \logicBox|C~13 .lut_mask = 64'h082A082A193B193B;
defparam \logicBox|C~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N45
cyclonev_lcell_comb \logicBox|Add0~13 (
// Equation(s):
// \logicBox|Add0~13_sumout  = SUM(( \muxSrc|Mux0~4_combout  ) + ( GND ) + ( \logicBox|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add0~13 .extended_lut = "off";
defparam \logicBox|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \logicBox|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N45
cyclonev_lcell_comb \logicBox|Add9~13 (
// Equation(s):
// \logicBox|Add9~13_sumout  = SUM(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~10  ))
// \logicBox|Add9~14  = CARRY(( (!\state_machine|always1~0_combout  & (((\muxDst|Mux8~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux8~4_combout ))) # (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add9~10  ))

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\muxDst|Mux8~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~13_sumout ),
	.cout(\logicBox|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~13 .extended_lut = "off";
defparam \logicBox|Add9~13 .lut_mask = 64'h0000FFFF000001EF;
defparam \logicBox|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N45
cyclonev_lcell_comb \logicBox|Add10~13 (
// Equation(s):
// \logicBox|Add10~13_sumout  = SUM(( !\logicBox|Add9~13_sumout  $ (\muxSrc|Mux0~4_combout ) ) + ( \logicBox|Add10~11  ) + ( \logicBox|Add10~10  ))
// \logicBox|Add10~14  = CARRY(( !\logicBox|Add9~13_sumout  $ (\muxSrc|Mux0~4_combout ) ) + ( \logicBox|Add10~11  ) + ( \logicBox|Add10~10  ))
// \logicBox|Add10~15  = SHARE((!\logicBox|Add9~13_sumout  & \muxSrc|Mux0~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~13_sumout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~10 ),
	.sharein(\logicBox|Add10~11 ),
	.combout(),
	.sumout(\logicBox|Add10~13_sumout ),
	.cout(\logicBox|Add10~14 ),
	.shareout(\logicBox|Add10~15 ));
// synopsys translate_off
defparam \logicBox|Add10~13 .extended_lut = "off";
defparam \logicBox|Add10~13 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N57
cyclonev_lcell_comb \logicBox|C~11 (
// Equation(s):
// \logicBox|C~11_combout  = ( \logicBox|Add10~13_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\muxSrc|Mux0~4_combout )) # (\Instr_Reg|Opcode [7]))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & ((\logicBox|Add0~13_sumout ))) # (\Instr_Reg|Opcode [7] & 
// (\muxSrc|Mux0~4_combout )))) ) ) # ( !\logicBox|Add10~13_sumout  & ( (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux0~4_combout ))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & ((\logicBox|Add0~13_sumout ))) # (\Instr_Reg|Opcode 
// [7] & (\muxSrc|Mux0~4_combout )))) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~11 .extended_lut = "off";
defparam \logicBox|C~11 .lut_mask = 64'h094D094D2B6F2B6F;
defparam \logicBox|C~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \logicBox|C~3 (
// Equation(s):
// \logicBox|C~3_combout  = ( \logicBox|Selector4~0_combout  & ( (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7])) ) ) # ( !\logicBox|Selector4~0_combout  & ( (!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~3 .extended_lut = "off";
defparam \logicBox|C~3 .lut_mask = 64'hF000F000A000A000;
defparam \logicBox|C~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N0
cyclonev_lcell_comb \logicBox|ShiftLeft0~17 (
// Equation(s):
// \logicBox|ShiftLeft0~17_combout  = ( \muxSrc|Mux1~4_combout  & ( \muxSrc|Mux3~4_combout  & ( ((!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux0~4_combout ))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux2~4_combout ))) # (\immMux|mux_out[0]~1_combout ) ) 
// ) ) # ( !\muxSrc|Mux1~4_combout  & ( \muxSrc|Mux3~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & (((\muxSrc|Mux0~4_combout  & !\immMux|mux_out[0]~1_combout )))) # (\immMux|mux_out[1]~2_combout  & (((\immMux|mux_out[0]~1_combout )) # 
// (\muxSrc|Mux2~4_combout ))) ) ) ) # ( \muxSrc|Mux1~4_combout  & ( !\muxSrc|Mux3~4_combout  & ( (!\immMux|mux_out[1]~2_combout  & (((\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux0~4_combout )))) # (\immMux|mux_out[1]~2_combout  & (\muxSrc|Mux2~4_combout  & 
// ((!\immMux|mux_out[0]~1_combout )))) ) ) ) # ( !\muxSrc|Mux1~4_combout  & ( !\muxSrc|Mux3~4_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((!\immMux|mux_out[1]~2_combout  & ((\muxSrc|Mux0~4_combout ))) # (\immMux|mux_out[1]~2_combout  & 
// (\muxSrc|Mux2~4_combout )))) ) ) )

	.dataa(!\muxSrc|Mux2~4_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(!\muxSrc|Mux1~4_combout ),
	.dataf(!\muxSrc|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~17 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~17 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \logicBox|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N18
cyclonev_lcell_comb \logicBox|ShiftLeft0~21 (
// Equation(s):
// \logicBox|ShiftLeft0~21_combout  = ( \logicBox|ShiftLeft0~17_combout  & ( \logicBox|ShiftLeft0~19_combout  & ( (!\immMux|mux_out[3]~3_combout ) # ((!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~18_combout ))) # (\immMux|mux_out[2]~4_combout  & 
// (\logicBox|ShiftLeft0~20_combout ))) ) ) ) # ( !\logicBox|ShiftLeft0~17_combout  & ( \logicBox|ShiftLeft0~19_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftLeft0~18_combout  & \immMux|mux_out[3]~3_combout )))) # 
// (\immMux|mux_out[2]~4_combout  & (((!\immMux|mux_out[3]~3_combout )) # (\logicBox|ShiftLeft0~20_combout ))) ) ) ) # ( \logicBox|ShiftLeft0~17_combout  & ( !\logicBox|ShiftLeft0~19_combout  & ( (!\immMux|mux_out[2]~4_combout  & 
// (((!\immMux|mux_out[3]~3_combout ) # (\logicBox|ShiftLeft0~18_combout )))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~20_combout  & ((\immMux|mux_out[3]~3_combout )))) ) ) ) # ( !\logicBox|ShiftLeft0~17_combout  & ( 
// !\logicBox|ShiftLeft0~19_combout  & ( (\immMux|mux_out[3]~3_combout  & ((!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~18_combout ))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~20_combout )))) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\logicBox|ShiftLeft0~20_combout ),
	.datac(!\logicBox|ShiftLeft0~18_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(!\logicBox|ShiftLeft0~17_combout ),
	.dataf(!\logicBox|ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~21 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~21 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \logicBox|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N45
cyclonev_lcell_comb \logicBox|Add1~13 (
// Equation(s):
// \logicBox|Add1~13_sumout  = SUM(( \muxSrc|Mux0~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux0~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux0~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~10  ))
// \logicBox|Add1~14  = CARRY(( \muxSrc|Mux0~4_combout  ) + ( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux0~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux0~4_combout ))) # 
// (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [7])))) ) + ( \logicBox|Add1~10  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux0~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~13_sumout ),
	.cout(\logicBox|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~13 .extended_lut = "off";
defparam \logicBox|Add1~13 .lut_mask = 64'h0000FE02000000FF;
defparam \logicBox|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N39
cyclonev_lcell_comb \logicBox|C~4 (
// Equation(s):
// \logicBox|C~4_combout  = ( \logicBox|Add1~13_sumout  & ( (\Instr_Reg|ImmOut [5] & !\Instr_Reg|Opcode [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~4 .extended_lut = "off";
defparam \logicBox|C~4 .lut_mask = 64'h000000000F000F00;
defparam \logicBox|C~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N36
cyclonev_lcell_comb \logicBox|C~5 (
// Equation(s):
// \logicBox|C~5_combout  = ( \logicBox|C~4_combout  & ( (!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]) ) ) # ( !\logicBox|C~4_combout  & ( (\logicBox|ShiftLeft0~21_combout  & (!\Instr_Reg|Opcode [6] & (\logicBox|Selector3~3_combout  & !\Instr_Reg|ImmOut 
// [7]))) ) )

	.dataa(!\logicBox|ShiftLeft0~21_combout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Selector3~3_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\logicBox|C~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~5 .extended_lut = "off";
defparam \logicBox|C~5 .lut_mask = 64'h04000400CC00CC00;
defparam \logicBox|C~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N15
cyclonev_lcell_comb \logicBox|ShiftRight2~3 (
// Equation(s):
// \logicBox|ShiftRight2~3_combout  = ( !\logicBox|Add11~57_sumout  & ( !\immMux|mux_out[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight2~3 .extended_lut = "off";
defparam \logicBox|ShiftRight2~3 .lut_mask = 64'hFF00FF0000000000;
defparam \logicBox|ShiftRight2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N42
cyclonev_lcell_comb \logicBox|C~2 (
// Equation(s):
// \logicBox|C~2_combout  = ( !\logicBox|Add11~13_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( (\immMux|mux_out[15]~5_combout  & (!\logicBox|Add11~1_sumout  & (\logicBox|ShiftRight0~4_combout  & \logicBox|ShiftRight2~3_combout ))) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(!\logicBox|ShiftRight0~4_combout ),
	.datad(!\logicBox|ShiftRight2~3_combout ),
	.datae(!\logicBox|Add11~13_sumout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~2 .extended_lut = "off";
defparam \logicBox|C~2 .lut_mask = 64'h0000000000040000;
defparam \logicBox|C~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y20_N6
cyclonev_lcell_comb \logicBox|C~6 (
// Equation(s):
// \logicBox|C~6_combout  = ( !\logicBox|C~5_combout  & ( \logicBox|C~2_combout  & ( (!\muxSrc|Mux0~4_combout ) # ((\logicBox|C~3_combout  & \Instr_Reg|ImmOut [5])) ) ) ) # ( !\logicBox|C~5_combout  & ( !\logicBox|C~2_combout  & ( (!\muxSrc|Mux0~4_combout ) 
// # ((\logicBox|C~3_combout  & ((\Instr_Reg|ImmOut [5]) # (\Instr_Reg|Opcode [7])))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\logicBox|C~3_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|C~5_combout ),
	.dataf(!\logicBox|C~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~6 .extended_lut = "off";
defparam \logicBox|C~6 .lut_mask = 64'hCDCF0000CCCF0000;
defparam \logicBox|C~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N51
cyclonev_lcell_comb \logicBox|C~0 (
// Equation(s):
// \logicBox|C~0_combout  = ( \logicBox|ShiftLeft0~21_combout  & ( \logicBox|ShiftLeft0~12_combout  & ( (!\Instr_Reg|ImmOut [4]) # ((\muxSrc|Mux0~4_combout  & ((\Instr_Reg|ImmOut [5]) # (\phoneCntl|mux_out[13]~0_combout )))) ) ) ) # ( 
// !\logicBox|ShiftLeft0~21_combout  & ( \logicBox|ShiftLeft0~12_combout  & ( (\Instr_Reg|ImmOut [4] & (\muxSrc|Mux0~4_combout  & ((\Instr_Reg|ImmOut [5]) # (\phoneCntl|mux_out[13]~0_combout )))) ) ) ) # ( \logicBox|ShiftLeft0~21_combout  & ( 
// !\logicBox|ShiftLeft0~12_combout  & ( (!\Instr_Reg|ImmOut [4]) # ((\Instr_Reg|ImmOut [5] & \muxSrc|Mux0~4_combout )) ) ) ) # ( !\logicBox|ShiftLeft0~21_combout  & ( !\logicBox|ShiftLeft0~12_combout  & ( (\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [5] & 
// \muxSrc|Mux0~4_combout )) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\phoneCntl|mux_out[13]~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\logicBox|ShiftLeft0~21_combout ),
	.dataf(!\logicBox|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~0 .extended_lut = "off";
defparam \logicBox|C~0 .lut_mask = 64'h0005AAAF0015AABF;
defparam \logicBox|C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N0
cyclonev_lcell_comb \logicBox|Add5~13 (
// Equation(s):
// \logicBox|Add5~13_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux0~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux0~4_combout ))) # (\state_machine|always1~0_combout  
// & (!\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add5~10  ))
// \logicBox|Add5~14  = CARRY(( (!\state_machine|state_counter.0010~q  & (((!\muxDst|Mux0~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((!\muxDst|Mux0~4_combout ))) # (\state_machine|always1~0_combout  & 
// (!\Instr_Reg|ImmOut [7])))) ) + ( \muxSrc|Mux0~4_combout  ) + ( \logicBox|Add5~10  ))

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(\logicBox|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~13_sumout ),
	.cout(\logicBox|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~13 .extended_lut = "off";
defparam \logicBox|Add5~13 .lut_mask = 64'h0000FF000000FE04;
defparam \logicBox|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \logicBox|C~8 (
// Equation(s):
// \logicBox|C~8_combout  = ( !\Instr_Reg|ImmOut [5] & ( \logicBox|Add5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~8 .extended_lut = "off";
defparam \logicBox|C~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \logicBox|C~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N57
cyclonev_lcell_comb \logicBox|C~7 (
// Equation(s):
// \logicBox|C~7_combout  = ( \immMux|mux_out[15]~5_combout  & ( !\muxSrc|Mux0~4_combout  $ (!\Instr_Reg|ImmOut [5]) ) ) # ( !\immMux|mux_out[15]~5_combout  & ( (\muxSrc|Mux0~4_combout  & \Instr_Reg|ImmOut [5]) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~7 .extended_lut = "off";
defparam \logicBox|C~7 .lut_mask = 64'h0055005555AA55AA;
defparam \logicBox|C~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N6
cyclonev_lcell_comb \logicBox|C~28 (
// Equation(s):
// \logicBox|C~28_combout  = ( !\Instr_Reg|ImmOut [7] & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [7] & ((\logicBox|C~7_combout ))) # (\Instr_Reg|Opcode [7] & (\logicBox|C~0_combout ))))) # (\Instr_Reg|Opcode [6] & (((\muxSrc|Mux0~4_combout )))) ) ) 
// # ( \Instr_Reg|ImmOut [7] & ( ((!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & ((\logicBox|C~8_combout ))) # (\Instr_Reg|Opcode [7] & (\muxSrc|Mux0~4_combout )))) # (\Instr_Reg|Opcode [6] & (\muxSrc|Mux0~4_combout ))) ) )

	.dataa(!\logicBox|C~0_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\logicBox|C~8_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\Instr_Reg|ImmOut [7]),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(!\logicBox|C~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~28 .extended_lut = "on";
defparam \logicBox|C~28 .lut_mask = 64'h0F330F3355333333;
defparam \logicBox|C~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N45
cyclonev_lcell_comb \logicBox|Add2~13 (
// Equation(s):
// \logicBox|Add2~13_sumout  = SUM(( GND ) + ( \logicBox|Add1~13_sumout  ) + ( \logicBox|Add2~10  ))
// \logicBox|Add2~14  = CARRY(( GND ) + ( \logicBox|Add1~13_sumout  ) + ( \logicBox|Add2~10  ))

	.dataa(!\logicBox|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~13_sumout ),
	.cout(\logicBox|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~13 .extended_lut = "off";
defparam \logicBox|Add2~13 .lut_mask = 64'h0000AAAA00000000;
defparam \logicBox|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N54
cyclonev_lcell_comb \logicBox|C~10 (
// Equation(s):
// \logicBox|C~10_combout  = ( \logicBox|Add2~13_sumout  & ( (!\logicBox|C~9_combout  & (\muxSrc|Mux0~4_combout )) # (\logicBox|C~9_combout  & (((\logicBox|Add1~13_sumout ) # (\Instr_Reg|ImmOut [5])))) ) ) # ( !\logicBox|Add2~13_sumout  & ( 
// (!\logicBox|C~9_combout  & (\muxSrc|Mux0~4_combout )) # (\logicBox|C~9_combout  & (((!\Instr_Reg|ImmOut [5] & \logicBox|Add1~13_sumout )))) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|C~9_combout ),
	.datad(!\logicBox|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~10 .extended_lut = "off";
defparam \logicBox|C~10 .lut_mask = 64'h505C505C535F535F;
defparam \logicBox|C~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N45
cyclonev_lcell_comb \logicBox|Add7~13 (
// Equation(s):
// \logicBox|Add7~13_sumout  = SUM(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux0~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux0~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~10  ))
// \logicBox|Add7~14  = CARRY(( (!\state_machine|state_counter.0010~q  & (((\muxDst|Mux0~4_combout )))) # (\state_machine|state_counter.0010~q  & ((!\state_machine|always1~0_combout  & ((\muxDst|Mux0~4_combout ))) # (\state_machine|always1~0_combout  & 
// (\Instr_Reg|ImmOut [7])))) ) + ( GND ) + ( \logicBox|Add7~10  ))

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\muxDst|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~13_sumout ),
	.cout(\logicBox|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~13 .extended_lut = "off";
defparam \logicBox|Add7~13 .lut_mask = 64'h0000FFFF000001FD;
defparam \logicBox|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N45
cyclonev_lcell_comb \logicBox|Add8~13 (
// Equation(s):
// \logicBox|Add8~13_sumout  = SUM(( !\logicBox|Add7~13_sumout  $ (\muxSrc|Mux0~4_combout ) ) + ( \logicBox|Add8~11  ) + ( \logicBox|Add8~10  ))
// \logicBox|Add8~14  = CARRY(( !\logicBox|Add7~13_sumout  $ (\muxSrc|Mux0~4_combout ) ) + ( \logicBox|Add8~11  ) + ( \logicBox|Add8~10  ))
// \logicBox|Add8~15  = SHARE((!\logicBox|Add7~13_sumout  & \muxSrc|Mux0~4_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~13_sumout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~10 ),
	.sharein(\logicBox|Add8~11 ),
	.combout(),
	.sumout(\logicBox|Add8~13_sumout ),
	.cout(\logicBox|Add8~14 ),
	.shareout(\logicBox|Add8~15 ));
// synopsys translate_off
defparam \logicBox|Add8~13 .extended_lut = "off";
defparam \logicBox|Add8~13 .lut_mask = 64'h000000F00000F00F;
defparam \logicBox|Add8~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \logicBox|C~1 (
// Equation(s):
// \logicBox|C~1_combout  = ( \Instr_Reg|Opcode [6] & ( \logicBox|C~0_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & (\immMux|mux_out[15]~5_combout )) # (\Instr_Reg|ImmOut [5] & ((\muxSrc|Mux0~4_combout ))))) # (\Instr_Reg|Opcode [7] & 
// (((\muxSrc|Mux0~4_combout )))) ) ) ) # ( !\Instr_Reg|Opcode [6] & ( \logicBox|C~0_combout  & ( (((\immMux|mux_out[15]~5_combout  & \Instr_Reg|ImmOut [5])) # (\muxSrc|Mux0~4_combout )) # (\Instr_Reg|Opcode [7]) ) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// !\logicBox|C~0_combout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [5] & (\immMux|mux_out[15]~5_combout )) # (\Instr_Reg|ImmOut [5] & ((\muxSrc|Mux0~4_combout ))))) # (\Instr_Reg|Opcode [7] & (((\muxSrc|Mux0~4_combout )))) ) ) ) # ( 
// !\Instr_Reg|Opcode [6] & ( !\logicBox|C~0_combout  & ( (!\Instr_Reg|Opcode [7] & (((\immMux|mux_out[15]~5_combout  & \Instr_Reg|ImmOut [5])) # (\muxSrc|Mux0~4_combout ))) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~1 .extended_lut = "off";
defparam \logicBox|C~1 .lut_mask = 64'h0C4C470F3F7F470F;
defparam \logicBox|C~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N30
cyclonev_lcell_comb \logicBox|C~32 (
// Equation(s):
// \logicBox|C~32_combout  = ( !\Instr_Reg|ImmOut [7] & ( (((\logicBox|C~1_combout ))) ) ) # ( \Instr_Reg|ImmOut [7] & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [5] & (\muxSrc|Mux0~4_combout )) # (\Instr_Reg|ImmOut [5] & 
// ((\logicBox|Add8~13_sumout ))))) # (\Instr_Reg|Opcode [6] & (\muxSrc|Mux0~4_combout )))) # (\Instr_Reg|Opcode [7] & (\muxSrc|Mux0~4_combout )) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\Instr_Reg|ImmOut [7]),
	.dataf(!\logicBox|Add8~13_sumout ),
	.datag(!\logicBox|C~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~32 .extended_lut = "on";
defparam \logicBox|C~32 .lut_mask = 64'h0F0F55150F0F55D5;
defparam \logicBox|C~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N15
cyclonev_lcell_comb \logicBox|Selector0~0 (
// Equation(s):
// \logicBox|Selector0~0_combout  = ( \logicBox|C~10_combout  & ( \logicBox|C~32_combout  & ( (!\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|ImmOut [4]) # (\logicBox|C~28_combout )))) # (\Instr_Reg|ImmOut [6] & ((!\logicBox|C~6_combout ) # ((\Instr_Reg|ImmOut 
// [4])))) ) ) ) # ( !\logicBox|C~10_combout  & ( \logicBox|C~32_combout  & ( (!\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|ImmOut [4]) # (\logicBox|C~28_combout )))) # (\Instr_Reg|ImmOut [6] & (!\logicBox|C~6_combout  & ((!\Instr_Reg|ImmOut [4])))) ) ) ) # ( 
// \logicBox|C~10_combout  & ( !\logicBox|C~32_combout  & ( (!\Instr_Reg|ImmOut [6] & (((\logicBox|C~28_combout  & \Instr_Reg|ImmOut [4])))) # (\Instr_Reg|ImmOut [6] & ((!\logicBox|C~6_combout ) # ((\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|C~10_combout 
//  & ( !\logicBox|C~32_combout  & ( (!\Instr_Reg|ImmOut [6] & (((\logicBox|C~28_combout  & \Instr_Reg|ImmOut [4])))) # (\Instr_Reg|ImmOut [6] & (!\logicBox|C~6_combout  & ((!\Instr_Reg|ImmOut [4])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\logicBox|C~6_combout ),
	.datac(!\logicBox|C~28_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\logicBox|C~10_combout ),
	.dataf(!\logicBox|C~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~0 .extended_lut = "off";
defparam \logicBox|Selector0~0 .lut_mask = 64'h440A445FEE0AEE5F;
defparam \logicBox|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \logicBox|Selector0~1 (
// Equation(s):
// \logicBox|Selector0~1_combout  = ( \logicBox|C~11_combout  & ( \logicBox|Selector0~0_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|C~12_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|C~13_combout )))) ) ) ) # ( 
// !\logicBox|C~11_combout  & ( \logicBox|Selector0~0_combout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|C~12_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|C~13_combout 
// ))))) ) ) ) # ( \logicBox|C~11_combout  & ( !\logicBox|Selector0~0_combout  & ( (!\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|C~12_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|C~13_combout ))))) ) ) ) # ( !\logicBox|C~11_combout  & ( !\logicBox|Selector0~0_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|C~12_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|C~13_combout ))))) ) ) )

	.dataa(!\logicBox|C~12_combout ),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\logicBox|C~13_combout ),
	.datae(!\logicBox|C~11_combout ),
	.dataf(!\logicBox|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector0~1 .extended_lut = "off";
defparam \logicBox|Selector0~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \logicBox|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N0
cyclonev_lcell_comb \phoneCntl|mux_out[15]~46 (
// Equation(s):
// \phoneCntl|mux_out[15]~46_combout  = ( \logicBox|Selector0~1_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q ) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ))) ) ) # ( 
// !\logicBox|Selector0~1_combout  & ( (\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & (\state_machine|state_counter.0101~q  & !\state_machine|state_counter.1000~q )) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\state_machine|state_counter.0101~q ),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(gnd),
	.dataf(!\logicBox|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[15]~46 .extended_lut = "off";
defparam \phoneCntl|mux_out[15]~46 .lut_mask = 64'h03000300F300F300;
defparam \phoneCntl|mux_out[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N50
dffeas \registers|r[0][15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[15]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][15] .is_wysiwyg = "true";
defparam \registers|r[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N18
cyclonev_lcell_comb \muxDst|Mux0~0 (
// Equation(s):
// \muxDst|Mux0~0_combout  = ( \registers|r[4][15]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3]) # (\registers|r[12][15]~q ) ) ) ) # ( !\registers|r[4][15]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[12][15]~q  & \Instr_Reg|RdstOut [3]) ) ) 
// ) # ( \registers|r[4][15]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[0][15]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[8][15]~q ))) ) ) ) # ( !\registers|r[4][15]~q  & ( !\Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & (\registers|r[0][15]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[8][15]~q ))) ) ) )

	.dataa(!\registers|r[0][15]~q ),
	.datab(!\registers|r[8][15]~q ),
	.datac(!\registers|r[12][15]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[4][15]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~0 .extended_lut = "off";
defparam \muxDst|Mux0~0 .lut_mask = 64'h55335533000FFF0F;
defparam \muxDst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N57
cyclonev_lcell_comb \muxDst|Mux0~3 (
// Equation(s):
// \muxDst|Mux0~3_combout  = ( \registers|r[3][15]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[11][15]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[15][15]~q )) ) ) ) # ( !\registers|r[3][15]~q  & ( \Instr_Reg|RdstOut [3] & 
// ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[11][15]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[15][15]~q )) ) ) ) # ( \registers|r[3][15]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[7][15]~q ) ) ) ) # ( 
// !\registers|r[3][15]~q  & ( !\Instr_Reg|RdstOut [3] & ( (\registers|r[7][15]~q  & \Instr_Reg|RdstOut [2]) ) ) )

	.dataa(!\registers|r[7][15]~q ),
	.datab(!\Instr_Reg|RdstOut [2]),
	.datac(!\registers|r[15][15]~q ),
	.datad(!\registers|r[11][15]~q ),
	.datae(!\registers|r[3][15]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~3 .extended_lut = "off";
defparam \muxDst|Mux0~3 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \muxDst|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N45
cyclonev_lcell_comb \muxDst|Mux0~1 (
// Equation(s):
// \muxDst|Mux0~1_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[13][15]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[9][15]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] 
// & ( \registers|r[5][15]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[1][15]~q  ) ) )

	.dataa(!\registers|r[9][15]~q ),
	.datab(!\registers|r[5][15]~q ),
	.datac(!\registers|r[1][15]~q ),
	.datad(!\registers|r[13][15]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~1 .extended_lut = "off";
defparam \muxDst|Mux0~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \muxDst|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N15
cyclonev_lcell_comb \muxDst|Mux0~2 (
// Equation(s):
// \muxDst|Mux0~2_combout  = ( \registers|r[2][15]~q  & ( \registers|r[6][15]~q  & ( (!\Instr_Reg|RdstOut [3]) # ((!\Instr_Reg|RdstOut [2] & ((\registers|r[10][15]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[14][15]~q ))) ) ) ) # ( !\registers|r[2][15]~q 
//  & ( \registers|r[6][15]~q  & ( (!\Instr_Reg|RdstOut [3] & (((\Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[10][15]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[14][15]~q )))) ) ) ) # ( 
// \registers|r[2][15]~q  & ( !\registers|r[6][15]~q  & ( (!\Instr_Reg|RdstOut [3] & (((!\Instr_Reg|RdstOut [2])))) # (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[10][15]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[14][15]~q )))) 
// ) ) ) # ( !\registers|r[2][15]~q  & ( !\registers|r[6][15]~q  & ( (\Instr_Reg|RdstOut [3] & ((!\Instr_Reg|RdstOut [2] & ((\registers|r[10][15]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[14][15]~q )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [3]),
	.datab(!\registers|r[14][15]~q ),
	.datac(!\Instr_Reg|RdstOut [2]),
	.datad(!\registers|r[10][15]~q ),
	.datae(!\registers|r[2][15]~q ),
	.dataf(!\registers|r[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~2 .extended_lut = "off";
defparam \muxDst|Mux0~2 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \muxDst|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N12
cyclonev_lcell_comb \muxDst|Mux0~4 (
// Equation(s):
// \muxDst|Mux0~4_combout  = ( \muxDst|Mux0~1_combout  & ( \muxDst|Mux0~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (((\muxDst|Mux0~0_combout )) # (\Instr_Reg|RdstOut [1]))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1]) # ((\muxDst|Mux0~3_combout )))) 
// ) ) ) # ( !\muxDst|Mux0~1_combout  & ( \muxDst|Mux0~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (((\muxDst|Mux0~0_combout )) # (\Instr_Reg|RdstOut [1]))) # (\Instr_Reg|RdstOut [0] & (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux0~3_combout )))) ) ) ) # ( 
// \muxDst|Mux0~1_combout  & ( !\muxDst|Mux0~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux0~0_combout ))) # (\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1]) # ((\muxDst|Mux0~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux0~1_combout  & ( !\muxDst|Mux0~2_combout  & ( (!\Instr_Reg|RdstOut [0] & (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux0~0_combout ))) # (\Instr_Reg|RdstOut [0] & (\Instr_Reg|RdstOut [1] & ((\muxDst|Mux0~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\muxDst|Mux0~0_combout ),
	.datad(!\muxDst|Mux0~3_combout ),
	.datae(!\muxDst|Mux0~1_combout ),
	.dataf(!\muxDst|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux0~4 .extended_lut = "off";
defparam \muxDst|Mux0~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \muxDst|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N30
cyclonev_lcell_comb \immMux|mux_out[15]~5 (
// Equation(s):
// \immMux|mux_out[15]~5_combout  = ( \muxDst|Mux0~4_combout  & ( (!\state_machine|state_counter.0010~q ) # ((!\state_machine|always1~0_combout ) # (\Instr_Reg|ImmOut [7])) ) ) # ( !\muxDst|Mux0~4_combout  & ( (\state_machine|state_counter.0010~q  & 
// (\state_machine|always1~0_combout  & \Instr_Reg|ImmOut [7])) ) )

	.dataa(gnd),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(gnd),
	.dataf(!\muxDst|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[15]~5 .extended_lut = "off";
defparam \immMux|mux_out[15]~5 .lut_mask = 64'h00030003FCFFFCFF;
defparam \immMux|mux_out[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N30
cyclonev_lcell_comb \logicBox|Selector7~13 (
// Equation(s):
// \logicBox|Selector7~13_combout  = ( \logicBox|ShiftLeft0~5_combout  & ( \phoneCntl|mux_out[13]~0_combout  & ( (\logicBox|ShiftLeft0~6_combout  & (!\immMux|mux_out[15]~5_combout  & (\logicBox|ShiftLeft0~7_combout  & \logicBox|ShiftLeft0~8_combout ))) ) ) )

	.dataa(!\logicBox|ShiftLeft0~6_combout ),
	.datab(!\immMux|mux_out[15]~5_combout ),
	.datac(!\logicBox|ShiftLeft0~7_combout ),
	.datad(!\logicBox|ShiftLeft0~8_combout ),
	.datae(!\logicBox|ShiftLeft0~5_combout ),
	.dataf(!\phoneCntl|mux_out[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~13 .extended_lut = "off";
defparam \logicBox|Selector7~13 .lut_mask = 64'h0000000000000004;
defparam \logicBox|Selector7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N42
cyclonev_lcell_comb \logicBox|Selector7~14 (
// Equation(s):
// \logicBox|Selector7~14_combout  = ( \logicBox|ShiftRight0~3_combout  & ( \logicBox|ShiftRight0~1_combout  & ( (\logicBox|Selector3~0_combout  & (((\logicBox|Add11~5_sumout ) # (\logicBox|Add11~29_sumout )) # (\logicBox|Add11~9_sumout ))) ) ) ) # ( 
// !\logicBox|ShiftRight0~3_combout  & ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( \logicBox|ShiftRight0~3_combout  & ( !\logicBox|ShiftRight0~1_combout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( 
// !\logicBox|ShiftRight0~3_combout  & ( !\logicBox|ShiftRight0~1_combout  & ( \logicBox|Selector3~0_combout  ) ) )

	.dataa(!\logicBox|Selector3~0_combout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|Add11~29_sumout ),
	.datad(!\logicBox|Add11~5_sumout ),
	.datae(!\logicBox|ShiftRight0~3_combout ),
	.dataf(!\logicBox|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~14 .extended_lut = "off";
defparam \logicBox|Selector7~14 .lut_mask = 64'h5555555555551555;
defparam \logicBox|Selector7~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N27
cyclonev_lcell_comb \logicBox|ShiftRight1~13 (
// Equation(s):
// \logicBox|ShiftRight1~13_combout  = ( \muxSrc|Mux12~4_combout  & ( \muxSrc|Mux13~4_combout  ) ) # ( !\muxSrc|Mux12~4_combout  & ( \muxSrc|Mux13~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux12~4_combout  & ( !\muxSrc|Mux13~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\muxSrc|Mux12~4_combout ),
	.dataf(!\muxSrc|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~13 .extended_lut = "off";
defparam \logicBox|ShiftRight1~13 .lut_mask = 64'h000001EFFE10FFFF;
defparam \logicBox|ShiftRight1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N0
cyclonev_lcell_comb \logicBox|ShiftRight1~8 (
// Equation(s):
// \logicBox|ShiftRight1~8_combout  = ( \muxSrc|Mux8~4_combout  & ( \muxSrc|Mux9~4_combout  ) ) # ( !\muxSrc|Mux8~4_combout  & ( \muxSrc|Mux9~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & (!\muxDst|Mux15~4_combout )) # (\state_machine|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0]))))) ) ) ) # ( \muxSrc|Mux8~4_combout  & ( !\muxSrc|Mux9~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & (\muxDst|Mux15~4_combout )) # (\state_machine|state_counter.0010~q  & ((\Instr_Reg|ImmOut [0]))))) ) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxSrc|Mux8~4_combout ),
	.dataf(!\muxSrc|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~8 .extended_lut = "off";
defparam \logicBox|ShiftRight1~8 .lut_mask = 64'h00000E1FF1E0FFFF;
defparam \logicBox|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N36
cyclonev_lcell_comb \logicBox|ShiftRight1~7 (
// Equation(s):
// \logicBox|ShiftRight1~7_combout  = ( \Instr_Reg|ImmOut [0] & ( \muxSrc|Mux10~4_combout  & ( (((\state_machine|state_counter.0010~q  & \state_machine|always1~0_combout )) # (\muxSrc|Mux11~4_combout )) # (\muxDst|Mux15~4_combout ) ) ) ) # ( 
// !\Instr_Reg|ImmOut [0] & ( \muxSrc|Mux10~4_combout  & ( ((\muxDst|Mux15~4_combout  & ((!\state_machine|state_counter.0010~q ) # (!\state_machine|always1~0_combout )))) # (\muxSrc|Mux11~4_combout ) ) ) ) # ( \Instr_Reg|ImmOut [0] & ( 
// !\muxSrc|Mux10~4_combout  & ( (!\muxDst|Mux15~4_combout  & (\muxSrc|Mux11~4_combout  & ((!\state_machine|state_counter.0010~q ) # (!\state_machine|always1~0_combout )))) ) ) ) # ( !\Instr_Reg|ImmOut [0] & ( !\muxSrc|Mux10~4_combout  & ( 
// (\muxSrc|Mux11~4_combout  & ((!\muxDst|Mux15~4_combout ) # ((\state_machine|state_counter.0010~q  & \state_machine|always1~0_combout )))) ) ) )

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(!\Instr_Reg|ImmOut [0]),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~7 .extended_lut = "off";
defparam \logicBox|ShiftRight1~7 .lut_mask = 64'h00F100E00EFF1FFF;
defparam \logicBox|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N42
cyclonev_lcell_comb \logicBox|ShiftRight0~12 (
// Equation(s):
// \logicBox|ShiftRight0~12_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~3_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~8_combout  ) ) ) # ( 
// \logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~7_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~13_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~13_combout ),
	.datab(!\logicBox|ShiftRight1~8_combout ),
	.datac(!\logicBox|ShiftRight1~3_combout ),
	.datad(!\logicBox|ShiftRight1~7_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~12 .extended_lut = "off";
defparam \logicBox|ShiftRight0~12 .lut_mask = 64'h555500FF33330F0F;
defparam \logicBox|ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N36
cyclonev_lcell_comb \logicBox|Selector5~4 (
// Equation(s):
// \logicBox|Selector5~4_combout  = ( \Instr_Reg|ImmOut [5] & ( (!\immMux|mux_out[0]~1_combout  & ((!\logicBox|Add11~57_sumout  & (\muxSrc|Mux1~4_combout )) # (\logicBox|Add11~57_sumout  & ((\muxSrc|Mux0~4_combout ))))) # (\immMux|mux_out[0]~1_combout  & 
// (((\muxSrc|Mux0~4_combout )))) ) ) # ( !\Instr_Reg|ImmOut [5] & ( (!\logicBox|Add11~57_sumout  & ((!\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux1~4_combout )) # (\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux0~4_combout ))))) ) )

	.dataa(!\immMux|mux_out[0]~1_combout ),
	.datab(!\logicBox|Add11~57_sumout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~4 .extended_lut = "off";
defparam \logicBox|Selector5~4 .lut_mask = 64'h084C084C087F087F;
defparam \logicBox|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N12
cyclonev_lcell_comb \logicBox|Selector5~5 (
// Equation(s):
// \logicBox|Selector5~5_combout  = ( \logicBox|Add11~1_sumout  & ( (!\logicBox|Add11~13_sumout  & (\logicBox|ShiftRight0~12_combout )) # (\logicBox|Add11~13_sumout  & ((\logicBox|Selector5~4_combout ))) ) ) # ( !\logicBox|Add11~1_sumout  & ( 
// (!\logicBox|Add11~13_sumout  & (\logicBox|ShiftRight0~12_combout )) # (\logicBox|Add11~13_sumout  & ((\phoneCntl|mux_out[6]~78_combout ))) ) )

	.dataa(!\logicBox|Add11~13_sumout ),
	.datab(!\logicBox|ShiftRight0~12_combout ),
	.datac(!\phoneCntl|mux_out[6]~78_combout ),
	.datad(!\logicBox|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~5 .extended_lut = "off";
defparam \logicBox|Selector5~5 .lut_mask = 64'h2727272722772277;
defparam \logicBox|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N9
cyclonev_lcell_comb \logicBox|Selector5~6 (
// Equation(s):
// \logicBox|Selector5~6_combout  = ( \logicBox|Selector5~5_combout  & ( \logicBox|ShiftRight0~1_combout  & ( (!\logicBox|Add11~29_sumout  & (!\logicBox|Add11~5_sumout  & (!\logicBox|Add11~9_sumout  & \logicBox|ShiftRight0~3_combout ))) ) ) )

	.dataa(!\logicBox|Add11~29_sumout ),
	.datab(!\logicBox|Add11~5_sumout ),
	.datac(!\logicBox|Add11~9_sumout ),
	.datad(!\logicBox|ShiftRight0~3_combout ),
	.datae(!\logicBox|Selector5~5_combout ),
	.dataf(!\logicBox|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~6 .extended_lut = "off";
defparam \logicBox|Selector5~6 .lut_mask = 64'h0000000000000080;
defparam \logicBox|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N51
cyclonev_lcell_comb \logicBox|Selector5~7 (
// Equation(s):
// \logicBox|Selector5~7_combout  = ( \logicBox|Add1~57_sumout  & ( (\muxSrc|Mux13~4_combout ) # (\Instr_Reg|ImmOut [5]) ) ) # ( !\logicBox|Add1~57_sumout  & ( (!\Instr_Reg|ImmOut [5] & \muxSrc|Mux13~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~7 .extended_lut = "off";
defparam \logicBox|Selector5~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \logicBox|Selector5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N48
cyclonev_lcell_comb \logicBox|Selector5~9 (
// Equation(s):
// \logicBox|Selector5~9_combout  = ( !\Instr_Reg|Opcode [7] & ( (((\logicBox|Selector5~7_combout ))) ) ) # ( \Instr_Reg|Opcode [7] & ( (!\immMux|mux_out[15]~5_combout  & (\logicBox|ShiftLeft0~16_combout  & (\logicBox|Selector7~13_combout ))) # 
// (\immMux|mux_out[15]~5_combout  & ((((\logicBox|ShiftLeft0~16_combout  & \logicBox|Selector7~13_combout )) # (\logicBox|Selector5~6_combout )) # (\logicBox|Selector7~14_combout ))) ) )

	.dataa(!\logicBox|ShiftLeft0~16_combout ),
	.datab(!\immMux|mux_out[15]~5_combout ),
	.datac(!\logicBox|Selector7~13_combout ),
	.datad(!\logicBox|Selector7~14_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector5~6_combout ),
	.datag(!\logicBox|Selector5~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~9 .extended_lut = "on";
defparam \logicBox|Selector5~9 .lut_mask = 64'h0F0F05370F0F3737;
defparam \logicBox|Selector5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N54
cyclonev_lcell_comb \logicBox|Selector13~8 (
// Equation(s):
// \logicBox|Selector13~8_combout  = ( !\Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|ImmOut [4] & (((\logicBox|Selector5~9_combout )))) # (\Instr_Reg|ImmOut [4] & (\muxSrc|Mux13~4_combout ))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// (!\Instr_Reg|ImmOut [7] & (((!\logicBox|Selector3~6_combout  & ((\immMux|mux_out[2]~4_combout ))) # (\logicBox|Selector3~6_combout  & (\muxSrc|Mux13~4_combout ))))) # (\Instr_Reg|ImmOut [7] & (\muxSrc|Mux13~4_combout )) ) )

	.dataa(!\muxSrc|Mux13~4_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Selector3~6_combout ),
	.datag(!\logicBox|Selector5~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~8 .extended_lut = "on";
defparam \logicBox|Selector13~8 .lut_mask = 64'h3F771D1D3F775555;
defparam \logicBox|Selector13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N36
cyclonev_lcell_comb \logicBox|Selector13~7 (
// Equation(s):
// \logicBox|Selector13~7_combout  = ( \logicBox|Selector13~8_combout  & ( \logicBox|Add2~57_sumout  & ( (((!\Instr_Reg|ImmOut [4]) # (\Instr_Reg|Opcode [7])) # (\Instr_Reg|ImmOut [5])) # (\logicBox|Add1~57_sumout ) ) ) ) # ( !\logicBox|Selector13~8_combout  
// & ( \logicBox|Add2~57_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [5]) # (\logicBox|Add1~57_sumout )))) ) ) ) # ( \logicBox|Selector13~8_combout  & ( !\logicBox|Add2~57_sumout  & ( (!\Instr_Reg|ImmOut [4]) # 
// (((\logicBox|Add1~57_sumout  & !\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7])) ) ) ) # ( !\logicBox|Selector13~8_combout  & ( !\logicBox|Add2~57_sumout  & ( (\logicBox|Add1~57_sumout  & (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & 
// !\Instr_Reg|Opcode [7]))) ) ) )

	.dataa(!\logicBox|Add1~57_sumout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Selector13~8_combout ),
	.dataf(!\logicBox|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~7 .extended_lut = "off";
defparam \logicBox|Selector13~7 .lut_mask = 64'h0400F4FF0700F7FF;
defparam \logicBox|Selector13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N45
cyclonev_lcell_comb \logicBox|ShiftRight1~18 (
// Equation(s):
// \logicBox|ShiftRight1~18_combout  = ( \immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~3_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~8_combout  ) ) 
// ) # ( \immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~7_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~13_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~13_combout ),
	.datab(!\logicBox|ShiftRight1~8_combout ),
	.datac(!\logicBox|ShiftRight1~7_combout ),
	.datad(!\logicBox|ShiftRight1~3_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~18 .extended_lut = "off";
defparam \logicBox|ShiftRight1~18 .lut_mask = 64'h55550F0F333300FF;
defparam \logicBox|ShiftRight1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N42
cyclonev_lcell_comb \logicBox|Selector5~0 (
// Equation(s):
// \logicBox|Selector5~0_combout  = ( \immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( (\muxSrc|Mux0~4_combout  & \Instr_Reg|ImmOut [5]) ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( \immMux|mux_out[1]~2_combout  & ( (\muxSrc|Mux0~4_combout 
//  & \Instr_Reg|ImmOut [5]) ) ) ) # ( \immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( !\immMux|mux_out[1]~2_combout  & ( \muxSrc|Mux1~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\immMux|mux_out[0]~1_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~0 .extended_lut = "off";
defparam \logicBox|Selector5~0 .lut_mask = 64'h0F0F333300330033;
defparam \logicBox|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \logicBox|Selector5~1 (
// Equation(s):
// \logicBox|Selector5~1_combout  = ( \logicBox|ShiftRight1~18_combout  & ( \logicBox|Selector5~0_combout  & ( (!\immMux|mux_out[3]~3_combout ) # ((\phoneCntl|mux_out[6]~74_combout ) # (\immMux|mux_out[2]~4_combout )) ) ) ) # ( 
// !\logicBox|ShiftRight1~18_combout  & ( \logicBox|Selector5~0_combout  & ( (\immMux|mux_out[3]~3_combout  & ((\phoneCntl|mux_out[6]~74_combout ) # (\immMux|mux_out[2]~4_combout ))) ) ) ) # ( \logicBox|ShiftRight1~18_combout  & ( 
// !\logicBox|Selector5~0_combout  & ( (!\immMux|mux_out[3]~3_combout ) # ((!\immMux|mux_out[2]~4_combout  & \phoneCntl|mux_out[6]~74_combout )) ) ) ) # ( !\logicBox|ShiftRight1~18_combout  & ( !\logicBox|Selector5~0_combout  & ( 
// (\immMux|mux_out[3]~3_combout  & (!\immMux|mux_out[2]~4_combout  & \phoneCntl|mux_out[6]~74_combout )) ) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[3]~3_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\phoneCntl|mux_out[6]~74_combout ),
	.datae(!\logicBox|ShiftRight1~18_combout ),
	.dataf(!\logicBox|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~1 .extended_lut = "off";
defparam \logicBox|Selector5~1 .lut_mask = 64'h0030CCFC0333CFFF;
defparam \logicBox|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N54
cyclonev_lcell_comb \logicBox|Selector5~2 (
// Equation(s):
// \logicBox|Selector5~2_combout  = ( \logicBox|ShiftLeft0~16_combout  & ( \logicBox|Selector5~1_combout  & ( (\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [4]) # (\phoneCntl|mux_out[13]~0_combout ))) ) ) ) # ( !\logicBox|ShiftLeft0~16_combout  & ( 
// \logicBox|Selector5~1_combout  & ( (\Instr_Reg|ImmOut [4] & \Instr_Reg|Opcode [7]) ) ) ) # ( \logicBox|ShiftLeft0~16_combout  & ( !\logicBox|Selector5~1_combout  & ( (\phoneCntl|mux_out[13]~0_combout  & (!\Instr_Reg|ImmOut [4] & \Instr_Reg|Opcode [7])) ) 
// ) )

	.dataa(gnd),
	.datab(!\phoneCntl|mux_out[13]~0_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|ShiftLeft0~16_combout ),
	.dataf(!\logicBox|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~2 .extended_lut = "off";
defparam \logicBox|Selector5~2 .lut_mask = 64'h00000030000F003F;
defparam \logicBox|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N15
cyclonev_lcell_comb \logicBox|Selector5~8 (
// Equation(s):
// \logicBox|Selector5~8_combout  = ( !\logicBox|Selector5~2_combout  & ( ((!\immMux|mux_out[2]~4_combout  & ((!\Instr_Reg|ImmOut [5]) # (!\muxSrc|Mux13~4_combout ))) # (\immMux|mux_out[2]~4_combout  & (!\Instr_Reg|ImmOut [5] $ (\muxSrc|Mux13~4_combout )))) 
// # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~8 .extended_lut = "off";
defparam \logicBox|Selector5~8 .lut_mask = 64'hFBB7FBB700000000;
defparam \logicBox|Selector5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \logicBox|Selector5~3 (
// Equation(s):
// \logicBox|Selector5~3_combout  = ( \muxSrc|Mux13~4_combout  & ( !\logicBox|Selector5~2_combout  & ( \Instr_Reg|Opcode [7] ) ) ) # ( !\muxSrc|Mux13~4_combout  & ( !\logicBox|Selector5~2_combout  & ( (!\Instr_Reg|ImmOut [5]) # 
// ((!\immMux|mux_out[2]~4_combout ) # (\Instr_Reg|Opcode [7])) ) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(!\muxSrc|Mux13~4_combout ),
	.dataf(!\logicBox|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector5~3 .extended_lut = "off";
defparam \logicBox|Selector5~3 .lut_mask = 64'hFFCF0F0F00000000;
defparam \logicBox|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N42
cyclonev_lcell_comb \logicBox|Selector13~0 (
// Equation(s):
// \logicBox|Selector13~0_combout  = ( \logicBox|Add5~57_sumout  & ( \logicBox|Add8~57_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux13~4_combout )))) # (\flags|flags_out[0]~0_combout  & ((!\Instr_Reg|ImmOut [5]) # ((!\Instr_Reg|ImmOut [4])))) 
// ) ) ) # ( !\logicBox|Add5~57_sumout  & ( \logicBox|Add8~57_sumout  & ( (!\flags|flags_out[0]~0_combout  & (\muxSrc|Mux13~4_combout )) # (\flags|flags_out[0]~0_combout  & ((!\Instr_Reg|ImmOut [4]))) ) ) ) # ( \logicBox|Add5~57_sumout  & ( 
// !\logicBox|Add8~57_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux13~4_combout )))) # (\flags|flags_out[0]~0_combout  & (!\Instr_Reg|ImmOut [5] & ((\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|Add5~57_sumout  & ( !\logicBox|Add8~57_sumout  
// & ( (!\flags|flags_out[0]~0_combout  & \muxSrc|Mux13~4_combout ) ) ) )

	.dataa(!\flags|flags_out[0]~0_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\logicBox|Add5~57_sumout ),
	.dataf(!\logicBox|Add8~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~0 .extended_lut = "off";
defparam \logicBox|Selector13~0 .lut_mask = 64'h0A0A0A4E5F0A5F4E;
defparam \logicBox|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N18
cyclonev_lcell_comb \logicBox|Selector13~6 (
// Equation(s):
// \logicBox|Selector13~6_combout  = ( \logicBox|Selector5~3_combout  & ( \logicBox|Selector13~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector5~8_combout )))) ) ) ) # ( 
// !\logicBox|Selector5~3_combout  & ( \logicBox|Selector13~0_combout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & \logicBox|Selector5~8_combout ))) ) ) ) # ( \logicBox|Selector5~3_combout  & ( 
// !\logicBox|Selector13~0_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # ((\logicBox|Selector5~8_combout ) # (\Instr_Reg|ImmOut [7])))) ) ) ) # ( !\logicBox|Selector5~3_combout  & ( !\logicBox|Selector13~0_combout  & ( 
// (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|ImmOut [4] & \logicBox|Selector5~8_combout )) # (\Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\logicBox|Selector5~8_combout ),
	.datae(!\logicBox|Selector5~3_combout ),
	.dataf(!\logicBox|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~6 .extended_lut = "off";
defparam \logicBox|Selector13~6 .lut_mask = 64'h3070B0F0004080C0;
defparam \logicBox|Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N6
cyclonev_lcell_comb \logicBox|Selector13~1 (
// Equation(s):
// \logicBox|Selector13~1_combout  = ( \logicBox|Selector13~7_combout  & ( \logicBox|Selector13~6_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & (\Instr_Reg|ImmOut [6])) # (\Instr_Reg|Opcode [6] & ((\logicBox|Selector13~8_combout ))))) ) ) 
// ) # ( !\logicBox|Selector13~7_combout  & ( \logicBox|Selector13~6_combout  & ( (\Instr_Reg|Opcode [6] & (\logicBox|Selector13~8_combout  & !\Instr_Reg|ImmOut [7])) ) ) ) # ( \logicBox|Selector13~7_combout  & ( !\logicBox|Selector13~6_combout  & ( 
// ((!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7])) # (\logicBox|Selector13~8_combout ) ) ) ) # ( !\logicBox|Selector13~7_combout  & ( !\logicBox|Selector13~6_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [6])) # 
// (\Instr_Reg|ImmOut [7] & ((\logicBox|Selector13~8_combout ))))) # (\Instr_Reg|Opcode [6] & (((\logicBox|Selector13~8_combout )))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Selector13~8_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\logicBox|Selector13~7_combout ),
	.dataf(!\logicBox|Selector13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~1 .extended_lut = "off";
defparam \logicBox|Selector13~1 .lut_mask = 64'h8B0FCF0F03004700;
defparam \logicBox|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N24
cyclonev_lcell_comb \logicBox|Selector13~5 (
// Equation(s):
// \logicBox|Selector13~5_combout  = ( \logicBox|Selector13~2_combout  & ( \logicBox|Selector13~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector13~3_combout )) # 
// (\Instr_Reg|Opcode [5] & ((\logicBox|Selector13~4_combout ))))) ) ) ) # ( !\logicBox|Selector13~2_combout  & ( \logicBox|Selector13~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector13~3_combout )) # 
// (\Instr_Reg|Opcode [5] & ((\logicBox|Selector13~4_combout )))) ) ) ) # ( \logicBox|Selector13~2_combout  & ( !\logicBox|Selector13~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector13~3_combout )) # (\Instr_Reg|Opcode 
// [5] & ((\logicBox|Selector13~4_combout ))))) ) ) ) # ( !\logicBox|Selector13~2_combout  & ( !\logicBox|Selector13~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector13~3_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|Selector13~4_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\logicBox|Selector13~3_combout ),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\logicBox|Selector13~4_combout ),
	.datae(!\logicBox|Selector13~2_combout ),
	.dataf(!\logicBox|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector13~5 .extended_lut = "off";
defparam \logicBox|Selector13~5 .lut_mask = 64'h1A1F1015BABFB0B5;
defparam \logicBox|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N48
cyclonev_lcell_comb \phoneCntl|mux_out[2]~136 (
// Equation(s):
// \phoneCntl|mux_out[2]~136_combout  = ( \logicBox|Selector13~5_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q ) # ((\memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout )))) # 
// (\state_machine|state_counter.1000~q  & (((\in_5~input_o )))) ) ) # ( !\logicBox|Selector13~5_combout  & ( (!\state_machine|state_counter.1000~q  & (\state_machine|state_counter.0101~q  & 
// ((\memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout )))) # (\state_machine|state_counter.1000~q  & (((\in_5~input_o )))) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(!\state_machine|state_counter.1000~q ),
	.datac(!\in_5~input_o ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[2]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[2]~136 .extended_lut = "off";
defparam \phoneCntl|mux_out[2]~136 .lut_mask = 64'h034703478BCF8BCF;
defparam \phoneCntl|mux_out[2]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N26
dffeas \registers|r[13][2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[2]~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][2] .is_wysiwyg = "true";
defparam \registers|r[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N48
cyclonev_lcell_comb \muxSrc|Mux13~3 (
// Equation(s):
// \muxSrc|Mux13~3_combout  = ( \registers|r[15][2]~q  & ( \registers|r[12][2]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0])) # (\registers|r[13][2]~q ))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0]) # (\registers|r[14][2]~q )))) ) 
// ) ) # ( !\registers|r[15][2]~q  & ( \registers|r[12][2]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0])) # (\registers|r[13][2]~q ))) # (\Instr_Reg|RsrcOut [1] & (((\registers|r[14][2]~q  & !\Instr_Reg|RsrcOut [0])))) ) ) ) # ( 
// \registers|r[15][2]~q  & ( !\registers|r[12][2]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[13][2]~q  & ((\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0]) # (\registers|r[14][2]~q )))) ) ) ) # ( !\registers|r[15][2]~q  
// & ( !\registers|r[12][2]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[13][2]~q  & ((\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((\registers|r[14][2]~q  & !\Instr_Reg|RsrcOut [0])))) ) ) )

	.dataa(!\registers|r[13][2]~q ),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\registers|r[14][2]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[15][2]~q ),
	.dataf(!\registers|r[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~3 .extended_lut = "off";
defparam \muxSrc|Mux13~3 .lut_mask = 64'h03440377CF44CF77;
defparam \muxSrc|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N21
cyclonev_lcell_comb \muxSrc|Mux13~2 (
// Equation(s):
// \muxSrc|Mux13~2_combout  = ( \Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[11][2]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[10][2]~q  ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] 
// & ( \registers|r[9][2]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[8][2]~q  ) ) )

	.dataa(!\registers|r[11][2]~q ),
	.datab(!\registers|r[10][2]~q ),
	.datac(!\registers|r[8][2]~q ),
	.datad(!\registers|r[9][2]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~2 .extended_lut = "off";
defparam \muxSrc|Mux13~2 .lut_mask = 64'h0F0F00FF33335555;
defparam \muxSrc|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N45
cyclonev_lcell_comb \muxSrc|Mux13~1 (
// Equation(s):
// \muxSrc|Mux13~1_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[6][2]~q  & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[7][2]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[6][2]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[4][2]~q )) # 
// (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][2]~q ))) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[6][2]~q  & ( (\registers|r[7][2]~q  & \Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\registers|r[6][2]~q  & ( (!\Instr_Reg|RsrcOut [0] 
// & (\registers|r[4][2]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][2]~q ))) ) ) )

	.dataa(!\registers|r[7][2]~q ),
	.datab(!\registers|r[4][2]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[5][2]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~1 .extended_lut = "off";
defparam \muxSrc|Mux13~1 .lut_mask = 64'h303F0505303FF5F5;
defparam \muxSrc|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N45
cyclonev_lcell_comb \muxSrc|Mux13~0 (
// Equation(s):
// \muxSrc|Mux13~0_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[3][2]~q  & ( (\registers|r[2][2]~q ) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[3][2]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[0][2]~q )) # 
// (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][2]~q ))) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[3][2]~q  & ( (!\Instr_Reg|RsrcOut [0] & \registers|r[2][2]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\registers|r[3][2]~q  & ( (!\Instr_Reg|RsrcOut 
// [0] & (\registers|r[0][2]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][2]~q ))) ) ) )

	.dataa(!\registers|r[0][2]~q ),
	.datab(!\registers|r[1][2]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[2][2]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~0 .extended_lut = "off";
defparam \muxSrc|Mux13~0 .lut_mask = 64'h535300F053530FFF;
defparam \muxSrc|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N36
cyclonev_lcell_comb \muxSrc|Mux13~4 (
// Equation(s):
// \muxSrc|Mux13~4_combout  = ( \muxSrc|Mux13~1_combout  & ( \muxSrc|Mux13~0_combout  & ( (!\Instr_Reg|RsrcOut [3]) # ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux13~2_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux13~3_combout ))) ) ) ) # ( 
// !\muxSrc|Mux13~1_combout  & ( \muxSrc|Mux13~0_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3]) # ((\muxSrc|Mux13~2_combout )))) # (\Instr_Reg|RsrcOut [2] & (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux13~3_combout ))) ) ) ) # ( 
// \muxSrc|Mux13~1_combout  & ( !\muxSrc|Mux13~0_combout  & ( (!\Instr_Reg|RsrcOut [2] & (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux13~2_combout )))) # (\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3]) # ((\muxSrc|Mux13~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux13~1_combout  & ( !\muxSrc|Mux13~0_combout  & ( (\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux13~2_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux13~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\Instr_Reg|RsrcOut [3]),
	.datac(!\muxSrc|Mux13~3_combout ),
	.datad(!\muxSrc|Mux13~2_combout ),
	.datae(!\muxSrc|Mux13~1_combout ),
	.dataf(!\muxSrc|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux13~4 .extended_lut = "off";
defparam \muxSrc|Mux13~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \muxSrc|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \prog_count|Add0~13 (
// Equation(s):
// \prog_count|Add0~13_sumout  = SUM(( \prog_count|PC [0] ) + ( (!\state_machine|Mux0~5_combout ) # ((!\state_machine|state_counter.0110~q ) # (\Instr_Reg|ImmOut [0])) ) + ( !VCC ))
// \prog_count|Add0~14  = CARRY(( \prog_count|PC [0] ) + ( (!\state_machine|Mux0~5_combout ) # ((!\state_machine|state_counter.0110~q ) # (\Instr_Reg|ImmOut [0])) ) + ( !VCC ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\prog_count|PC [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~13_sumout ),
	.cout(\prog_count|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~13 .extended_lut = "off";
defparam \prog_count|Add0~13 .lut_mask = 64'h00001010000000FF;
defparam \prog_count|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \prog_count|PC~1 (
// Equation(s):
// \prog_count|PC~1_combout  = ( \state_machine|Mux0~5_combout  & ( \state_machine|state_counter.0111~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_machine|state_counter.0111~q ),
	.datad(gnd),
	.datae(!\state_machine|Mux0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prog_count|PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_count|PC~1 .extended_lut = "off";
defparam \prog_count|PC~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \prog_count|PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N2
dffeas \prog_count|PC[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~13_sumout ),
	.asdata(\muxSrc|Mux15~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[0] .is_wysiwyg = "true";
defparam \prog_count|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \LScntl|mux_out[0]~3 (
// Equation(s):
// \LScntl|mux_out[0]~3_combout  = ( \muxDst|Mux15~4_combout  & ( (\prog_count|PC [0]) # (\state_machine|WideOr2~combout ) ) ) # ( !\muxDst|Mux15~4_combout  & ( (!\state_machine|WideOr2~combout  & \prog_count|PC [0]) ) )

	.dataa(gnd),
	.datab(!\state_machine|WideOr2~combout ),
	.datac(!\prog_count|PC [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[0]~3 .extended_lut = "off";
defparam \LScntl|mux_out[0]~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \LScntl|mux_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \prog_count|Add0~17 (
// Equation(s):
// \prog_count|Add0~17_sumout  = SUM(( \prog_count|PC [1] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [1])) ) + ( \prog_count|Add0~14  ))
// \prog_count|Add0~18  = CARRY(( \prog_count|PC [1] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [1])) ) + ( \prog_count|Add0~14  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\prog_count|PC [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~17_sumout ),
	.cout(\prog_count|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~17 .extended_lut = "off";
defparam \prog_count|Add0~17 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \prog_count|PC[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~17_sumout ),
	.asdata(\muxSrc|Mux14~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[1] .is_wysiwyg = "true";
defparam \prog_count|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \LScntl|mux_out[1]~4 (
// Equation(s):
// \LScntl|mux_out[1]~4_combout  = ( \muxDst|Mux14~4_combout  & ( (\state_machine|WideOr2~combout ) # (\prog_count|PC [1]) ) ) # ( !\muxDst|Mux14~4_combout  & ( (\prog_count|PC [1] & !\state_machine|WideOr2~combout ) ) )

	.dataa(!\prog_count|PC [1]),
	.datab(gnd),
	.datac(!\state_machine|WideOr2~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[1]~4 .extended_lut = "off";
defparam \LScntl|mux_out[1]~4 .lut_mask = 64'h505050505F5F5F5F;
defparam \LScntl|mux_out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \prog_count|Add0~21 (
// Equation(s):
// \prog_count|Add0~21_sumout  = SUM(( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [2])) ) + ( \prog_count|PC [2] ) + ( \prog_count|Add0~18  ))
// \prog_count|Add0~22  = CARRY(( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [2])) ) + ( \prog_count|PC [2] ) + ( \prog_count|Add0~18  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\Instr_Reg|ImmOut [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prog_count|PC [2]),
	.datag(gnd),
	.cin(\prog_count|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~21_sumout ),
	.cout(\prog_count|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~21 .extended_lut = "off";
defparam \prog_count|Add0~21 .lut_mask = 64'h0000FF0000000101;
defparam \prog_count|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N8
dffeas \prog_count|PC[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~21_sumout ),
	.asdata(\muxSrc|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[2] .is_wysiwyg = "true";
defparam \prog_count|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \LScntl|mux_out[2]~5 (
// Equation(s):
// \LScntl|mux_out[2]~5_combout  = ( \muxDst|Mux13~4_combout  & ( \state_machine|WideOr2~combout  ) ) # ( \muxDst|Mux13~4_combout  & ( !\state_machine|WideOr2~combout  & ( \prog_count|PC [2] ) ) ) # ( !\muxDst|Mux13~4_combout  & ( 
// !\state_machine|WideOr2~combout  & ( \prog_count|PC [2] ) ) )

	.dataa(!\prog_count|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\muxDst|Mux13~4_combout ),
	.dataf(!\state_machine|WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[2]~5 .extended_lut = "off";
defparam \LScntl|mux_out[2]~5 .lut_mask = 64'h555555550000FFFF;
defparam \LScntl|mux_out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \prog_count|Add0~25 (
// Equation(s):
// \prog_count|Add0~25_sumout  = SUM(( \prog_count|PC [3] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [3])) ) + ( \prog_count|Add0~22  ))
// \prog_count|Add0~26  = CARRY(( \prog_count|PC [3] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [3])) ) + ( \prog_count|Add0~22  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\prog_count|PC [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [3]),
	.datag(gnd),
	.cin(\prog_count|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~25_sumout ),
	.cout(\prog_count|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~25 .extended_lut = "off";
defparam \prog_count|Add0~25 .lut_mask = 64'h0000FFEE00000F0F;
defparam \prog_count|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \prog_count|PC[3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~25_sumout ),
	.asdata(\muxSrc|Mux12~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[3] .is_wysiwyg = "true";
defparam \prog_count|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N9
cyclonev_lcell_comb \LScntl|mux_out[3]~6 (
// Equation(s):
// \LScntl|mux_out[3]~6_combout  = ( \state_machine|WideOr2~combout  & ( \muxDst|Mux12~4_combout  ) ) # ( !\state_machine|WideOr2~combout  & ( \prog_count|PC [3] ) )

	.dataa(!\prog_count|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxDst|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\state_machine|WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[3]~6 .extended_lut = "off";
defparam \LScntl|mux_out[3]~6 .lut_mask = 64'h5555555500FF00FF;
defparam \LScntl|mux_out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \prog_count|Add0~29 (
// Equation(s):
// \prog_count|Add0~29_sumout  = SUM(( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [4])) ) + ( \prog_count|PC [4] ) + ( \prog_count|Add0~26  ))
// \prog_count|Add0~30  = CARRY(( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [4])) ) + ( \prog_count|PC [4] ) + ( \prog_count|Add0~26  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prog_count|PC [4]),
	.datag(gnd),
	.cin(\prog_count|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~29_sumout ),
	.cout(\prog_count|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~29 .extended_lut = "off";
defparam \prog_count|Add0~29 .lut_mask = 64'h0000FF0000000101;
defparam \prog_count|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N14
dffeas \prog_count|PC[4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~29_sumout ),
	.asdata(\muxSrc|Mux11~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[4] .is_wysiwyg = "true";
defparam \prog_count|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N24
cyclonev_lcell_comb \LScntl|mux_out[4]~7 (
// Equation(s):
// \LScntl|mux_out[4]~7_combout  = ( \muxDst|Mux11~4_combout  & ( (\prog_count|PC [4]) # (\state_machine|WideOr2~combout ) ) ) # ( !\muxDst|Mux11~4_combout  & ( (!\state_machine|WideOr2~combout  & \prog_count|PC [4]) ) )

	.dataa(gnd),
	.datab(!\state_machine|WideOr2~combout ),
	.datac(!\prog_count|PC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[4]~7 .extended_lut = "off";
defparam \LScntl|mux_out[4]~7 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \LScntl|mux_out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \prog_count|Add0~33 (
// Equation(s):
// \prog_count|Add0~33_sumout  = SUM(( \prog_count|PC [5] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [5])) ) + ( \prog_count|Add0~30  ))
// \prog_count|Add0~34  = CARRY(( \prog_count|PC [5] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [5])) ) + ( \prog_count|Add0~30  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\prog_count|PC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(\prog_count|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~33_sumout ),
	.cout(\prog_count|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~33 .extended_lut = "off";
defparam \prog_count|Add0~33 .lut_mask = 64'h0000FFEE00000F0F;
defparam \prog_count|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \prog_count|PC[5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~33_sumout ),
	.asdata(\muxSrc|Mux10~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[5] .is_wysiwyg = "true";
defparam \prog_count|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N6
cyclonev_lcell_comb \LScntl|mux_out[5]~8 (
// Equation(s):
// \LScntl|mux_out[5]~8_combout  = ( \prog_count|PC [5] & ( (!\state_machine|WideOr2~combout ) # (\muxDst|Mux10~4_combout ) ) ) # ( !\prog_count|PC [5] & ( (\state_machine|WideOr2~combout  & \muxDst|Mux10~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_machine|WideOr2~combout ),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\prog_count|PC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[5]~8 .extended_lut = "off";
defparam \LScntl|mux_out[5]~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \LScntl|mux_out[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \prog_count|Add0~37 (
// Equation(s):
// \prog_count|Add0~37_sumout  = SUM(( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [6])) ) + ( \prog_count|PC [6] ) + ( \prog_count|Add0~34  ))
// \prog_count|Add0~38  = CARRY(( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [6])) ) + ( \prog_count|PC [6] ) + ( \prog_count|Add0~34  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\prog_count|PC [6]),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~37_sumout ),
	.cout(\prog_count|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~37 .extended_lut = "off";
defparam \prog_count|Add0~37 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N20
dffeas \prog_count|PC[6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~37_sumout ),
	.asdata(\muxSrc|Mux9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[6] .is_wysiwyg = "true";
defparam \prog_count|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N15
cyclonev_lcell_comb \LScntl|mux_out[6]~9 (
// Equation(s):
// \LScntl|mux_out[6]~9_combout  = ( \prog_count|PC [6] & ( (!\state_machine|WideOr2~combout ) # (\muxDst|Mux9~4_combout ) ) ) # ( !\prog_count|PC [6] & ( (\muxDst|Mux9~4_combout  & \state_machine|WideOr2~combout ) ) )

	.dataa(gnd),
	.datab(!\muxDst|Mux9~4_combout ),
	.datac(!\state_machine|WideOr2~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prog_count|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[6]~9 .extended_lut = "off";
defparam \LScntl|mux_out[6]~9 .lut_mask = 64'h03030303F3F3F3F3;
defparam \LScntl|mux_out[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \prog_count|Add0~41 (
// Equation(s):
// \prog_count|Add0~41_sumout  = SUM(( \prog_count|PC [7] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [7])) ) + ( \prog_count|Add0~38  ))
// \prog_count|Add0~42  = CARRY(( \prog_count|PC [7] ) + ( (\state_machine|Mux0~5_combout  & (\state_machine|state_counter.0110~q  & \Instr_Reg|ImmOut [7])) ) + ( \prog_count|Add0~38  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\state_machine|state_counter.0110~q ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\prog_count|PC [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~41_sumout ),
	.cout(\prog_count|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~41 .extended_lut = "off";
defparam \prog_count|Add0~41 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \prog_count|PC[7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~41_sumout ),
	.asdata(\muxSrc|Mux8~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[7] .is_wysiwyg = "true";
defparam \prog_count|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \LScntl|mux_out[7]~10 (
// Equation(s):
// \LScntl|mux_out[7]~10_combout  = ( \muxDst|Mux8~4_combout  & ( \state_machine|WideOr2~combout  ) ) # ( \muxDst|Mux8~4_combout  & ( !\state_machine|WideOr2~combout  & ( \prog_count|PC [7] ) ) ) # ( !\muxDst|Mux8~4_combout  & ( 
// !\state_machine|WideOr2~combout  & ( \prog_count|PC [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_count|PC [7]),
	.datad(gnd),
	.datae(!\muxDst|Mux8~4_combout ),
	.dataf(!\state_machine|WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[7]~10 .extended_lut = "off";
defparam \LScntl|mux_out[7]~10 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \LScntl|mux_out[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \prog_count|Add0~45 (
// Equation(s):
// \prog_count|Add0~45_sumout  = SUM(( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|PC [8] ) + ( \prog_count|Add0~42  ))
// \prog_count|Add0~46  = CARRY(( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|PC [8] ) + ( \prog_count|Add0~42  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\prog_count|PC [8]),
	.datad(!\state_machine|state_counter.0110~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~45_sumout ),
	.cout(\prog_count|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~45 .extended_lut = "off";
defparam \prog_count|Add0~45 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N26
dffeas \prog_count|PC[8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~45_sumout ),
	.asdata(\muxSrc|Mux7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[8] .is_wysiwyg = "true";
defparam \prog_count|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \LScntl|mux_out[8]~11 (
// Equation(s):
// \LScntl|mux_out[8]~11_combout  = ( \muxDst|Mux7~4_combout  & ( \prog_count|PC [8] ) ) # ( !\muxDst|Mux7~4_combout  & ( \prog_count|PC [8] & ( !\state_machine|WideOr2~combout  ) ) ) # ( \muxDst|Mux7~4_combout  & ( !\prog_count|PC [8] & ( 
// \state_machine|WideOr2~combout  ) ) )

	.dataa(gnd),
	.datab(!\state_machine|WideOr2~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\muxDst|Mux7~4_combout ),
	.dataf(!\prog_count|PC [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[8]~11 .extended_lut = "off";
defparam \LScntl|mux_out[8]~11 .lut_mask = 64'h00003333CCCCFFFF;
defparam \LScntl|mux_out[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \prog_count|Add0~49 (
// Equation(s):
// \prog_count|Add0~49_sumout  = SUM(( \prog_count|PC [9] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~46  ))
// \prog_count|Add0~50  = CARRY(( \prog_count|PC [9] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~46  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|state_counter.0110~q ),
	.datad(!\prog_count|PC [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~49_sumout ),
	.cout(\prog_count|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~49 .extended_lut = "off";
defparam \prog_count|Add0~49 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \prog_count|PC[9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~49_sumout ),
	.asdata(\muxSrc|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[9] .is_wysiwyg = "true";
defparam \prog_count|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \LScntl|mux_out[9]~12 (
// Equation(s):
// \LScntl|mux_out[9]~12_combout  = ( \state_machine|WideOr2~combout  & ( \muxDst|Mux6~4_combout  ) ) # ( !\state_machine|WideOr2~combout  & ( \prog_count|PC [9] ) )

	.dataa(gnd),
	.datab(!\prog_count|PC [9]),
	.datac(!\muxDst|Mux6~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[9]~12 .extended_lut = "off";
defparam \LScntl|mux_out[9]~12 .lut_mask = 64'h333333330F0F0F0F;
defparam \LScntl|mux_out[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \prog_count|Add0~53 (
// Equation(s):
// \prog_count|Add0~53_sumout  = SUM(( \prog_count|PC [10] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~50  ))
// \prog_count|Add0~54  = CARRY(( \prog_count|PC [10] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~50  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\prog_count|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0110~q ),
	.datag(gnd),
	.cin(\prog_count|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~53_sumout ),
	.cout(\prog_count|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~53 .extended_lut = "off";
defparam \prog_count|Add0~53 .lut_mask = 64'h0000FFEE00000F0F;
defparam \prog_count|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N32
dffeas \prog_count|PC[10] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~53_sumout ),
	.asdata(\muxSrc|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[10] .is_wysiwyg = "true";
defparam \prog_count|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \LScntl|mux_out[10]~13 (
// Equation(s):
// \LScntl|mux_out[10]~13_combout  = ( \state_machine|WideOr2~combout  & ( \muxDst|Mux5~4_combout  ) ) # ( !\state_machine|WideOr2~combout  & ( \prog_count|PC [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxDst|Mux5~4_combout ),
	.datad(!\prog_count|PC [10]),
	.datae(gnd),
	.dataf(!\state_machine|WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[10]~13 .extended_lut = "off";
defparam \LScntl|mux_out[10]~13 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \LScntl|mux_out[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \prog_count|Add0~57 (
// Equation(s):
// \prog_count|Add0~57_sumout  = SUM(( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|PC [11] ) + ( \prog_count|Add0~54  ))
// \prog_count|Add0~58  = CARRY(( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|PC [11] ) + ( \prog_count|Add0~54  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|state_counter.0110~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prog_count|PC [11]),
	.datag(gnd),
	.cin(\prog_count|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~57_sumout ),
	.cout(\prog_count|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~57 .extended_lut = "off";
defparam \prog_count|Add0~57 .lut_mask = 64'h0000FF0000000101;
defparam \prog_count|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N35
dffeas \prog_count|PC[11] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~57_sumout ),
	.asdata(\muxSrc|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[11] .is_wysiwyg = "true";
defparam \prog_count|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N15
cyclonev_lcell_comb \LScntl|mux_out[11]~14 (
// Equation(s):
// \LScntl|mux_out[11]~14_combout  = ( \muxDst|Mux4~4_combout  & ( (\prog_count|PC [11]) # (\state_machine|WideOr2~combout ) ) ) # ( !\muxDst|Mux4~4_combout  & ( (!\state_machine|WideOr2~combout  & \prog_count|PC [11]) ) )

	.dataa(gnd),
	.datab(!\state_machine|WideOr2~combout ),
	.datac(gnd),
	.datad(!\prog_count|PC [11]),
	.datae(gnd),
	.dataf(!\muxDst|Mux4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[11]~14 .extended_lut = "off";
defparam \LScntl|mux_out[11]~14 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \LScntl|mux_out[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \prog_count|Add0~61 (
// Equation(s):
// \prog_count|Add0~61_sumout  = SUM(( \prog_count|PC [12] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~58  ))
// \prog_count|Add0~62  = CARRY(( \prog_count|PC [12] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~58  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\state_machine|state_counter.0110~q ),
	.datad(!\prog_count|PC [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~61_sumout ),
	.cout(\prog_count|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~61 .extended_lut = "off";
defparam \prog_count|Add0~61 .lut_mask = 64'h0000FEFE000000FF;
defparam \prog_count|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N38
dffeas \prog_count|PC[12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~61_sumout ),
	.asdata(\muxSrc|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[12] .is_wysiwyg = "true";
defparam \prog_count|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \LScntl|mux_out[12]~15 (
// Equation(s):
// \LScntl|mux_out[12]~15_combout  = ( \muxDst|Mux3~4_combout  & ( \state_machine|WideOr2~combout  ) ) # ( \muxDst|Mux3~4_combout  & ( !\state_machine|WideOr2~combout  & ( \prog_count|PC [12] ) ) ) # ( !\muxDst|Mux3~4_combout  & ( 
// !\state_machine|WideOr2~combout  & ( \prog_count|PC [12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_count|PC [12]),
	.datae(!\muxDst|Mux3~4_combout ),
	.dataf(!\state_machine|WideOr2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[12]~15 .extended_lut = "off";
defparam \LScntl|mux_out[12]~15 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \LScntl|mux_out[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N30
cyclonev_lcell_comb \screener|control|Add0~37 (
// Equation(s):
// \screener|control|Add0~37_sumout  = SUM(( \screener|control|hcount [0] ) + ( VCC ) + ( !VCC ))
// \screener|control|Add0~38  = CARRY(( \screener|control|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~37_sumout ),
	.cout(\screener|control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~37 .extended_lut = "off";
defparam \screener|control|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \screener|control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N42
cyclonev_lcell_comb \screener|control|Add0~5 (
// Equation(s):
// \screener|control|Add0~5_sumout  = SUM(( \screener|control|hcount [4] ) + ( GND ) + ( \screener|control|Add0~30  ))
// \screener|control|Add0~6  = CARRY(( \screener|control|hcount [4] ) + ( GND ) + ( \screener|control|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~5_sumout ),
	.cout(\screener|control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~5 .extended_lut = "off";
defparam \screener|control|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N45
cyclonev_lcell_comb \screener|control|Add0~13 (
// Equation(s):
// \screener|control|Add0~13_sumout  = SUM(( \screener|control|hcount [5] ) + ( GND ) + ( \screener|control|Add0~6  ))
// \screener|control|Add0~14  = CARRY(( \screener|control|hcount [5] ) + ( GND ) + ( \screener|control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~13_sumout ),
	.cout(\screener|control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~13 .extended_lut = "off";
defparam \screener|control|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \screener|control|vga_clk~0 (
// Equation(s):
// \screener|control|vga_clk~0_combout  = ( !\screener|control|hcount[0]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\screener|control|hcount[0]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vga_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vga_clk~0 .extended_lut = "off";
defparam \screener|control|vga_clk~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \screener|control|vga_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \screener|control|vga_clk (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|vga_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vga_clk .is_wysiwyg = "true";
defparam \screener|control|vga_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N3
cyclonev_lcell_comb \screener|control|hcount[0]~1 (
// Equation(s):
// \screener|control|hcount[0]~1_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( \screener|control|vga_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vga_clk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|hcount[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|hcount[0]~1 .extended_lut = "off";
defparam \screener|control|hcount[0]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \screener|control|hcount[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N47
dffeas \screener|control|hcount[5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[5] .is_wysiwyg = "true";
defparam \screener|control|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \screener|control|Equal0~0 (
// Equation(s):
// \screener|control|Equal0~0_combout  = ( !\screener|control|hcount [3] & ( \screener|control|hcount [5] & ( (!\screener|control|hcount [2] & !\screener|control|hcount [0]) ) ) )

	.dataa(gnd),
	.datab(!\screener|control|hcount [2]),
	.datac(!\screener|control|hcount [0]),
	.datad(gnd),
	.datae(!\screener|control|hcount [3]),
	.dataf(!\screener|control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|Equal0~0 .extended_lut = "off";
defparam \screener|control|Equal0~0 .lut_mask = 64'h00000000C0C00000;
defparam \screener|control|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N48
cyclonev_lcell_comb \screener|control|Add0~9 (
// Equation(s):
// \screener|control|Add0~9_sumout  = SUM(( \screener|control|hcount [6] ) + ( GND ) + ( \screener|control|Add0~14  ))
// \screener|control|Add0~10  = CARRY(( \screener|control|hcount [6] ) + ( GND ) + ( \screener|control|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~9_sumout ),
	.cout(\screener|control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~9 .extended_lut = "off";
defparam \screener|control|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N50
dffeas \screener|control|hcount[6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[6] .is_wysiwyg = "true";
defparam \screener|control|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N51
cyclonev_lcell_comb \screener|control|Add0~1 (
// Equation(s):
// \screener|control|Add0~1_sumout  = SUM(( \screener|control|hcount [7] ) + ( GND ) + ( \screener|control|Add0~10  ))
// \screener|control|Add0~2  = CARRY(( \screener|control|hcount [7] ) + ( GND ) + ( \screener|control|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~1_sumout ),
	.cout(\screener|control|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~1 .extended_lut = "off";
defparam \screener|control|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N53
dffeas \screener|control|hcount[7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[7] .is_wysiwyg = "true";
defparam \screener|control|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N54
cyclonev_lcell_comb \screener|control|Add0~17 (
// Equation(s):
// \screener|control|Add0~17_sumout  = SUM(( \screener|control|hcount [8] ) + ( GND ) + ( \screener|control|Add0~2  ))
// \screener|control|Add0~18  = CARRY(( \screener|control|hcount [8] ) + ( GND ) + ( \screener|control|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~17_sumout ),
	.cout(\screener|control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~17 .extended_lut = "off";
defparam \screener|control|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N56
dffeas \screener|control|hcount[8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[8] .is_wysiwyg = "true";
defparam \screener|control|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N57
cyclonev_lcell_comb \screener|control|Add0~21 (
// Equation(s):
// \screener|control|Add0~21_sumout  = SUM(( \screener|control|hcount [9] ) + ( GND ) + ( \screener|control|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~21 .extended_lut = "off";
defparam \screener|control|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N59
dffeas \screener|control|hcount[9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[9] .is_wysiwyg = "true";
defparam \screener|control|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \screener|control|Equal0~1 (
// Equation(s):
// \screener|control|Equal0~1_combout  = ( !\screener|control|hcount [7] & ( \screener|control|hcount [9] & ( (!\screener|control|hcount [6] & (!\screener|control|hcount [4] & \screener|control|hcount [8])) ) ) )

	.dataa(!\screener|control|hcount [6]),
	.datab(gnd),
	.datac(!\screener|control|hcount [4]),
	.datad(!\screener|control|hcount [8]),
	.datae(!\screener|control|hcount [7]),
	.dataf(!\screener|control|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|Equal0~1 .extended_lut = "off";
defparam \screener|control|Equal0~1 .lut_mask = 64'h0000000000A00000;
defparam \screener|control|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \screener|control|hcount[0]~0 (
// Equation(s):
// \screener|control|hcount[0]~0_combout  = ( \screener|control|Equal0~0_combout  & ( \screener|control|Equal0~1_combout  & ( (!\screener|control|hcount [1]) # (\rst~input_o ) ) ) ) # ( !\screener|control|Equal0~0_combout  & ( 
// \screener|control|Equal0~1_combout  & ( \rst~input_o  ) ) ) # ( \screener|control|Equal0~0_combout  & ( !\screener|control|Equal0~1_combout  & ( \rst~input_o  ) ) ) # ( !\screener|control|Equal0~0_combout  & ( !\screener|control|Equal0~1_combout  & ( 
// \rst~input_o  ) ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(!\screener|control|hcount [1]),
	.datad(gnd),
	.datae(!\screener|control|Equal0~0_combout ),
	.dataf(!\screener|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|hcount[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|hcount[0]~0 .extended_lut = "off";
defparam \screener|control|hcount[0]~0 .lut_mask = 64'h333333333333F3F3;
defparam \screener|control|hcount[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N32
dffeas \screener|control|hcount[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[0] .is_wysiwyg = "true";
defparam \screener|control|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N33
cyclonev_lcell_comb \screener|control|Add0~25 (
// Equation(s):
// \screener|control|Add0~25_sumout  = SUM(( \screener|control|hcount [1] ) + ( GND ) + ( \screener|control|Add0~38  ))
// \screener|control|Add0~26  = CARRY(( \screener|control|hcount [1] ) + ( GND ) + ( \screener|control|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~25_sumout ),
	.cout(\screener|control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~25 .extended_lut = "off";
defparam \screener|control|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N35
dffeas \screener|control|hcount[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[1] .is_wysiwyg = "true";
defparam \screener|control|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N36
cyclonev_lcell_comb \screener|control|Add0~33 (
// Equation(s):
// \screener|control|Add0~33_sumout  = SUM(( \screener|control|hcount [2] ) + ( GND ) + ( \screener|control|Add0~26  ))
// \screener|control|Add0~34  = CARRY(( \screener|control|hcount [2] ) + ( GND ) + ( \screener|control|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~33_sumout ),
	.cout(\screener|control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~33 .extended_lut = "off";
defparam \screener|control|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N38
dffeas \screener|control|hcount[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[2] .is_wysiwyg = "true";
defparam \screener|control|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N39
cyclonev_lcell_comb \screener|control|Add0~29 (
// Equation(s):
// \screener|control|Add0~29_sumout  = SUM(( \screener|control|hcount [3] ) + ( GND ) + ( \screener|control|Add0~34  ))
// \screener|control|Add0~30  = CARRY(( \screener|control|hcount [3] ) + ( GND ) + ( \screener|control|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add0~29_sumout ),
	.cout(\screener|control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add0~29 .extended_lut = "off";
defparam \screener|control|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N41
dffeas \screener|control|hcount[3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[3] .is_wysiwyg = "true";
defparam \screener|control|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N44
dffeas \screener|control|hcount[4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|hcount[0]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|hcount[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|hcount[4] .is_wysiwyg = "true";
defparam \screener|control|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \screener|control|vga_blank_n~0 (
// Equation(s):
// \screener|control|vga_blank_n~0_combout  = ( \screener|control|hcount [9] & ( \screener|control|hcount [8] & ( (((\screener|control|hcount [5]) # (\screener|control|hcount [6])) # (\screener|control|hcount [7])) # (\screener|control|hcount [4]) ) ) ) # ( 
// !\screener|control|hcount [9] & ( !\screener|control|hcount [8] & ( (!\screener|control|hcount [7]) # ((!\screener|control|hcount [6] & !\screener|control|hcount [5])) ) ) )

	.dataa(!\screener|control|hcount [4]),
	.datab(!\screener|control|hcount [7]),
	.datac(!\screener|control|hcount [6]),
	.datad(!\screener|control|hcount [5]),
	.datae(!\screener|control|hcount [9]),
	.dataf(!\screener|control|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vga_blank_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vga_blank_n~0 .extended_lut = "off";
defparam \screener|control|vga_blank_n~0 .lut_mask = 64'hFCCC000000007FFF;
defparam \screener|control|vga_blank_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N0
cyclonev_lcell_comb \screener|control|Add1~37 (
// Equation(s):
// \screener|control|Add1~37_sumout  = SUM(( \screener|control|vcount [0] ) + ( VCC ) + ( !VCC ))
// \screener|control|Add1~38  = CARRY(( \screener|control|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~37_sumout ),
	.cout(\screener|control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~37 .extended_lut = "off";
defparam \screener|control|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \screener|control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N15
cyclonev_lcell_comb \screener|control|Add1~13 (
// Equation(s):
// \screener|control|Add1~13_sumout  = SUM(( \screener|control|vcount [5] ) + ( GND ) + ( \screener|control|Add1~30  ))
// \screener|control|Add1~14  = CARRY(( \screener|control|vcount [5] ) + ( GND ) + ( \screener|control|Add1~30  ))

	.dataa(!\screener|control|vcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~13_sumout ),
	.cout(\screener|control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~13 .extended_lut = "off";
defparam \screener|control|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \screener|control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N18
cyclonev_lcell_comb \screener|control|Add1~1 (
// Equation(s):
// \screener|control|Add1~1_sumout  = SUM(( \screener|control|vcount [6] ) + ( GND ) + ( \screener|control|Add1~14  ))
// \screener|control|Add1~2  = CARRY(( \screener|control|vcount [6] ) + ( GND ) + ( \screener|control|Add1~14  ))

	.dataa(gnd),
	.datab(!\screener|control|vcount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~1_sumout ),
	.cout(\screener|control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~1 .extended_lut = "off";
defparam \screener|control|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \screener|control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \screener|control|vcount[6]~feeder (
// Equation(s):
// \screener|control|vcount[6]~feeder_combout  = ( \screener|control|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screener|control|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vcount[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vcount[6]~feeder .extended_lut = "off";
defparam \screener|control|vcount[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \screener|control|vcount[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N9
cyclonev_lcell_comb \screener|control|vcount[1]~1 (
// Equation(s):
// \screener|control|vcount[1]~1_combout  = ( \screener|control|Equal0~0_combout  & ( \screener|control|Equal0~1_combout  & ( ((!\screener|control|hcount [1] & \screener|control|vga_clk~q )) # (\rst~input_o ) ) ) ) # ( !\screener|control|Equal0~0_combout  & 
// ( \screener|control|Equal0~1_combout  & ( \rst~input_o  ) ) ) # ( \screener|control|Equal0~0_combout  & ( !\screener|control|Equal0~1_combout  & ( \rst~input_o  ) ) ) # ( !\screener|control|Equal0~0_combout  & ( !\screener|control|Equal0~1_combout  & ( 
// \rst~input_o  ) ) )

	.dataa(!\screener|control|hcount [1]),
	.datab(!\screener|control|vga_clk~q ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(!\screener|control|Equal0~0_combout ),
	.dataf(!\screener|control|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vcount[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vcount[1]~1 .extended_lut = "off";
defparam \screener|control|vcount[1]~1 .lut_mask = 64'h0F0F0F0F0F0F2F2F;
defparam \screener|control|vcount[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N50
dffeas \screener|control|vcount[6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|vcount[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[6] .is_wysiwyg = "true";
defparam \screener|control|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N21
cyclonev_lcell_comb \screener|control|Add1~5 (
// Equation(s):
// \screener|control|Add1~5_sumout  = SUM(( \screener|control|vcount [7] ) + ( GND ) + ( \screener|control|Add1~2  ))
// \screener|control|Add1~6  = CARRY(( \screener|control|vcount [7] ) + ( GND ) + ( \screener|control|Add1~2  ))

	.dataa(!\screener|control|vcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~5_sumout ),
	.cout(\screener|control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~5 .extended_lut = "off";
defparam \screener|control|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \screener|control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N59
dffeas \screener|control|vcount[7] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\screener|control|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(vcc),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[7] .is_wysiwyg = "true";
defparam \screener|control|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N24
cyclonev_lcell_comb \screener|control|Add1~9 (
// Equation(s):
// \screener|control|Add1~9_sumout  = SUM(( \screener|control|vcount [8] ) + ( GND ) + ( \screener|control|Add1~6  ))
// \screener|control|Add1~10  = CARRY(( \screener|control|vcount [8] ) + ( GND ) + ( \screener|control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~9_sumout ),
	.cout(\screener|control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~9 .extended_lut = "off";
defparam \screener|control|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screener|control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N47
dffeas \screener|control|vcount[8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\screener|control|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(vcc),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[8] .is_wysiwyg = "true";
defparam \screener|control|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N57
cyclonev_lcell_comb \screener|control|Equal1~0 (
// Equation(s):
// \screener|control|Equal1~0_combout  = ( !\screener|control|vcount [7] & ( (!\screener|control|vcount [1] & (!\screener|control|vcount [6] & \screener|control|vcount [0])) ) )

	.dataa(!\screener|control|vcount [1]),
	.datab(gnd),
	.datac(!\screener|control|vcount [6]),
	.datad(!\screener|control|vcount [0]),
	.datae(!\screener|control|vcount [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|Equal1~0 .extended_lut = "off";
defparam \screener|control|Equal1~0 .lut_mask = 64'h00A0000000A00000;
defparam \screener|control|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N27
cyclonev_lcell_comb \screener|control|Add1~21 (
// Equation(s):
// \screener|control|Add1~21_sumout  = SUM(( \screener|control|vcount [9] ) + ( GND ) + ( \screener|control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~21 .extended_lut = "off";
defparam \screener|control|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screener|control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N38
dffeas \screener|control|vcount[9] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\screener|control|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(vcc),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[9] .is_wysiwyg = "true";
defparam \screener|control|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N42
cyclonev_lcell_comb \screener|control|Equal1~1 (
// Equation(s):
// \screener|control|Equal1~1_combout  = ( \screener|control|vcount [2] & ( (!\screener|control|vcount [5] & (\screener|control|vcount [3] & !\screener|control|vcount [4])) ) )

	.dataa(!\screener|control|vcount [5]),
	.datab(gnd),
	.datac(!\screener|control|vcount [3]),
	.datad(!\screener|control|vcount [4]),
	.datae(gnd),
	.dataf(!\screener|control|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|Equal1~1 .extended_lut = "off";
defparam \screener|control|Equal1~1 .lut_mask = 64'h000000000A000A00;
defparam \screener|control|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N30
cyclonev_lcell_comb \screener|control|vcount[1]~0 (
// Equation(s):
// \screener|control|vcount[1]~0_combout  = ( \screener|control|vcount [9] & ( \screener|control|Equal1~1_combout  & ( ((!\screener|control|vcount [8] & \screener|control|Equal1~0_combout )) # (\rst~input_o ) ) ) ) # ( !\screener|control|vcount [9] & ( 
// \screener|control|Equal1~1_combout  & ( \rst~input_o  ) ) ) # ( \screener|control|vcount [9] & ( !\screener|control|Equal1~1_combout  & ( \rst~input_o  ) ) ) # ( !\screener|control|vcount [9] & ( !\screener|control|Equal1~1_combout  & ( \rst~input_o  ) ) 
// )

	.dataa(!\screener|control|vcount [8]),
	.datab(!\screener|control|Equal1~0_combout ),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(!\screener|control|vcount [9]),
	.dataf(!\screener|control|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vcount[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vcount[1]~0 .extended_lut = "off";
defparam \screener|control|vcount[1]~0 .lut_mask = 64'h0F0F0F0F0F0F2F2F;
defparam \screener|control|vcount[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N2
dffeas \screener|control|vcount[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[0] .is_wysiwyg = "true";
defparam \screener|control|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N3
cyclonev_lcell_comb \screener|control|Add1~17 (
// Equation(s):
// \screener|control|Add1~17_sumout  = SUM(( \screener|control|vcount [1] ) + ( GND ) + ( \screener|control|Add1~38  ))
// \screener|control|Add1~18  = CARRY(( \screener|control|vcount [1] ) + ( GND ) + ( \screener|control|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~17_sumout ),
	.cout(\screener|control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~17 .extended_lut = "off";
defparam \screener|control|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \screener|control|vcount[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[1] .is_wysiwyg = "true";
defparam \screener|control|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N6
cyclonev_lcell_comb \screener|control|Add1~25 (
// Equation(s):
// \screener|control|Add1~25_sumout  = SUM(( \screener|control|vcount [2] ) + ( GND ) + ( \screener|control|Add1~18  ))
// \screener|control|Add1~26  = CARRY(( \screener|control|vcount [2] ) + ( GND ) + ( \screener|control|Add1~18  ))

	.dataa(gnd),
	.datab(!\screener|control|vcount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~25_sumout ),
	.cout(\screener|control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~25 .extended_lut = "off";
defparam \screener|control|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \screener|control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N59
dffeas \screener|control|vcount[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\screener|control|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(vcc),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[2] .is_wysiwyg = "true";
defparam \screener|control|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N9
cyclonev_lcell_comb \screener|control|Add1~33 (
// Equation(s):
// \screener|control|Add1~33_sumout  = SUM(( \screener|control|vcount [3] ) + ( GND ) + ( \screener|control|Add1~26  ))
// \screener|control|Add1~34  = CARRY(( \screener|control|vcount [3] ) + ( GND ) + ( \screener|control|Add1~26  ))

	.dataa(!\screener|control|vcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~33_sumout ),
	.cout(\screener|control|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~33 .extended_lut = "off";
defparam \screener|control|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \screener|control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N36
cyclonev_lcell_comb \screener|control|vcount[3]~feeder (
// Equation(s):
// \screener|control|vcount[3]~feeder_combout  = ( \screener|control|Add1~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screener|control|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vcount[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vcount[3]~feeder .extended_lut = "off";
defparam \screener|control|vcount[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \screener|control|vcount[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N38
dffeas \screener|control|vcount[3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\screener|control|vcount[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(gnd),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[3] .is_wysiwyg = "true";
defparam \screener|control|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N12
cyclonev_lcell_comb \screener|control|Add1~29 (
// Equation(s):
// \screener|control|Add1~29_sumout  = SUM(( \screener|control|vcount [4] ) + ( GND ) + ( \screener|control|Add1~34  ))
// \screener|control|Add1~30  = CARRY(( \screener|control|vcount [4] ) + ( GND ) + ( \screener|control|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|control|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|control|Add1~29_sumout ),
	.cout(\screener|control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \screener|control|Add1~29 .extended_lut = "off";
defparam \screener|control|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screener|control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N44
dffeas \screener|control|vcount[4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\screener|control|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(vcc),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[4] .is_wysiwyg = "true";
defparam \screener|control|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N53
dffeas \screener|control|vcount[5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\screener|control|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screener|control|vcount[1]~0_combout ),
	.sload(vcc),
	.ena(\screener|control|vcount[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screener|control|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \screener|control|vcount[5] .is_wysiwyg = "true";
defparam \screener|control|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \screener|control|vga_blank_n~1 (
// Equation(s):
// \screener|control|vga_blank_n~1_combout  = ( \screener|control|vcount [7] & ( \screener|control|vcount [6] & ( (!\screener|control|vga_blank_n~0_combout  & (!\screener|control|vcount [9] & ((!\screener|control|vcount [5]) # (!\screener|control|vcount 
// [8])))) ) ) ) # ( !\screener|control|vcount [7] & ( \screener|control|vcount [6] & ( (!\screener|control|vga_blank_n~0_combout  & !\screener|control|vcount [9]) ) ) ) # ( \screener|control|vcount [7] & ( !\screener|control|vcount [6] & ( 
// (!\screener|control|vga_blank_n~0_combout  & !\screener|control|vcount [9]) ) ) ) # ( !\screener|control|vcount [7] & ( !\screener|control|vcount [6] & ( (!\screener|control|vga_blank_n~0_combout  & !\screener|control|vcount [9]) ) ) )

	.dataa(!\screener|control|vga_blank_n~0_combout ),
	.datab(!\screener|control|vcount [5]),
	.datac(!\screener|control|vcount [9]),
	.datad(!\screener|control|vcount [8]),
	.datae(!\screener|control|vcount [7]),
	.dataf(!\screener|control|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vga_blank_n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vga_blank_n~1 .extended_lut = "off";
defparam \screener|control|vga_blank_n~1 .lut_mask = 64'hA0A0A0A0A0A0A080;
defparam \screener|control|vga_blank_n~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N0
cyclonev_lcell_comb \screener|addr_gen|Add0~1 (
// Equation(s):
// \screener|addr_gen|Add0~1_sumout  = SUM(( \screener|control|hcount [1] ) + ( VCC ) + ( !VCC ))
// \screener|addr_gen|Add0~2  = CARRY(( \screener|control|hcount [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|hcount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~1_sumout ),
	.cout(\screener|addr_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~1 .extended_lut = "off";
defparam \screener|addr_gen|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \screener|addr_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N3
cyclonev_lcell_comb \screener|addr_gen|Add0~5 (
// Equation(s):
// \screener|addr_gen|Add0~5_sumout  = SUM(( \screener|control|hcount [2] ) + ( GND ) + ( \screener|addr_gen|Add0~2  ))
// \screener|addr_gen|Add0~6  = CARRY(( \screener|control|hcount [2] ) + ( GND ) + ( \screener|addr_gen|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~5_sumout ),
	.cout(\screener|addr_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~5 .extended_lut = "off";
defparam \screener|addr_gen|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N6
cyclonev_lcell_comb \screener|addr_gen|Add0~9 (
// Equation(s):
// \screener|addr_gen|Add0~9_sumout  = SUM(( \screener|control|hcount [3] ) + ( GND ) + ( \screener|addr_gen|Add0~6  ))
// \screener|addr_gen|Add0~10  = CARRY(( \screener|control|hcount [3] ) + ( GND ) + ( \screener|addr_gen|Add0~6  ))

	.dataa(gnd),
	.datab(!\screener|control|hcount [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~9_sumout ),
	.cout(\screener|addr_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~9 .extended_lut = "off";
defparam \screener|addr_gen|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \screener|addr_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N9
cyclonev_lcell_comb \screener|addr_gen|Add0~13 (
// Equation(s):
// \screener|addr_gen|Add0~13_sumout  = SUM(( \screener|control|hcount [4] ) + ( GND ) + ( \screener|addr_gen|Add0~10  ))
// \screener|addr_gen|Add0~14  = CARRY(( \screener|control|hcount [4] ) + ( GND ) + ( \screener|addr_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|hcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~13_sumout ),
	.cout(\screener|addr_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~13 .extended_lut = "off";
defparam \screener|addr_gen|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screener|addr_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N12
cyclonev_lcell_comb \screener|addr_gen|Add0~17 (
// Equation(s):
// \screener|addr_gen|Add0~17_sumout  = SUM(( \screener|control|hcount [5] ) + ( VCC ) + ( \screener|addr_gen|Add0~14  ))
// \screener|addr_gen|Add0~18  = CARRY(( \screener|control|hcount [5] ) + ( VCC ) + ( \screener|addr_gen|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~17_sumout ),
	.cout(\screener|addr_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~17 .extended_lut = "off";
defparam \screener|addr_gen|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \screener|addr_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N15
cyclonev_lcell_comb \screener|addr_gen|Add0~21 (
// Equation(s):
// \screener|addr_gen|Add0~21_sumout  = SUM(( \screener|control|hcount [6] ) + ( VCC ) + ( \screener|addr_gen|Add0~18  ))
// \screener|addr_gen|Add0~22  = CARRY(( \screener|control|hcount [6] ) + ( VCC ) + ( \screener|addr_gen|Add0~18  ))

	.dataa(!\screener|control|hcount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~21_sumout ),
	.cout(\screener|addr_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~21 .extended_lut = "off";
defparam \screener|addr_gen|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \screener|addr_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N18
cyclonev_lcell_comb \screener|addr_gen|Add0~25 (
// Equation(s):
// \screener|addr_gen|Add0~25_sumout  = SUM(( \screener|control|hcount [7] ) + ( GND ) + ( \screener|addr_gen|Add0~22  ))
// \screener|addr_gen|Add0~26  = CARRY(( \screener|control|hcount [7] ) + ( GND ) + ( \screener|addr_gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~25_sumout ),
	.cout(\screener|addr_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~25 .extended_lut = "off";
defparam \screener|addr_gen|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screener|addr_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \screener|addr_gen|Add1~1 (
// Equation(s):
// \screener|addr_gen|Add1~1_sumout  = SUM(( !\screener|control|vcount [2] $ (!\screener|addr_gen|Add0~25_sumout ) ) + ( !VCC ) + ( !VCC ))
// \screener|addr_gen|Add1~2  = CARRY(( !\screener|control|vcount [2] $ (!\screener|addr_gen|Add0~25_sumout ) ) + ( !VCC ) + ( !VCC ))
// \screener|addr_gen|Add1~3  = SHARE((\screener|control|vcount [2] & \screener|addr_gen|Add0~25_sumout ))

	.dataa(gnd),
	.datab(!\screener|control|vcount [2]),
	.datac(!\screener|addr_gen|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add1~1_sumout ),
	.cout(\screener|addr_gen|Add1~2 ),
	.shareout(\screener|addr_gen|Add1~3 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~1 .extended_lut = "off";
defparam \screener|addr_gen|Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \screener|addr_gen|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N21
cyclonev_lcell_comb \screener|addr_gen|Add0~29 (
// Equation(s):
// \screener|addr_gen|Add0~29_sumout  = SUM(( \screener|control|hcount [8] ) + ( VCC ) + ( \screener|addr_gen|Add0~26  ))
// \screener|addr_gen|Add0~30  = CARRY(( \screener|control|hcount [8] ) + ( VCC ) + ( \screener|addr_gen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~29_sumout ),
	.cout(\screener|addr_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~29 .extended_lut = "off";
defparam \screener|addr_gen|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \screener|addr_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N3
cyclonev_lcell_comb \screener|addr_gen|Add1~5 (
// Equation(s):
// \screener|addr_gen|Add1~5_sumout  = SUM(( !\screener|control|vcount [3] $ (!\screener|addr_gen|Add0~29_sumout ) ) + ( \screener|addr_gen|Add1~3  ) + ( \screener|addr_gen|Add1~2  ))
// \screener|addr_gen|Add1~6  = CARRY(( !\screener|control|vcount [3] $ (!\screener|addr_gen|Add0~29_sumout ) ) + ( \screener|addr_gen|Add1~3  ) + ( \screener|addr_gen|Add1~2  ))
// \screener|addr_gen|Add1~7  = SHARE((\screener|control|vcount [3] & \screener|addr_gen|Add0~29_sumout ))

	.dataa(!\screener|control|vcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|addr_gen|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~2 ),
	.sharein(\screener|addr_gen|Add1~3 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~5_sumout ),
	.cout(\screener|addr_gen|Add1~6 ),
	.shareout(\screener|addr_gen|Add1~7 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~5 .extended_lut = "off";
defparam \screener|addr_gen|Add1~5 .lut_mask = 64'h00000055000055AA;
defparam \screener|addr_gen|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N24
cyclonev_lcell_comb \screener|addr_gen|Add0~33 (
// Equation(s):
// \screener|addr_gen|Add0~33_sumout  = SUM(( \screener|control|hcount [9] ) + ( VCC ) + ( \screener|addr_gen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|hcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add0~33 .extended_lut = "off";
defparam \screener|addr_gen|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \screener|addr_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \screener|addr_gen|Add1~9 (
// Equation(s):
// \screener|addr_gen|Add1~9_sumout  = SUM(( !\screener|control|vcount [2] $ (!\screener|addr_gen|Add0~33_sumout  $ (\screener|control|vcount [4])) ) + ( \screener|addr_gen|Add1~7  ) + ( \screener|addr_gen|Add1~6  ))
// \screener|addr_gen|Add1~10  = CARRY(( !\screener|control|vcount [2] $ (!\screener|addr_gen|Add0~33_sumout  $ (\screener|control|vcount [4])) ) + ( \screener|addr_gen|Add1~7  ) + ( \screener|addr_gen|Add1~6  ))
// \screener|addr_gen|Add1~11  = SHARE((!\screener|control|vcount [2] & (\screener|addr_gen|Add0~33_sumout  & \screener|control|vcount [4])) # (\screener|control|vcount [2] & ((\screener|control|vcount [4]) # (\screener|addr_gen|Add0~33_sumout ))))

	.dataa(gnd),
	.datab(!\screener|control|vcount [2]),
	.datac(!\screener|addr_gen|Add0~33_sumout ),
	.datad(!\screener|control|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~6 ),
	.sharein(\screener|addr_gen|Add1~7 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~9_sumout ),
	.cout(\screener|addr_gen|Add1~10 ),
	.shareout(\screener|addr_gen|Add1~11 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~9 .extended_lut = "off";
defparam \screener|addr_gen|Add1~9 .lut_mask = 64'h0000033F00003CC3;
defparam \screener|addr_gen|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N9
cyclonev_lcell_comb \screener|addr_gen|Add1~13 (
// Equation(s):
// \screener|addr_gen|Add1~13_sumout  = SUM(( !\screener|control|vcount [3] $ (!\screener|control|vcount [5]) ) + ( \screener|addr_gen|Add1~11  ) + ( \screener|addr_gen|Add1~10  ))
// \screener|addr_gen|Add1~14  = CARRY(( !\screener|control|vcount [3] $ (!\screener|control|vcount [5]) ) + ( \screener|addr_gen|Add1~11  ) + ( \screener|addr_gen|Add1~10  ))
// \screener|addr_gen|Add1~15  = SHARE((\screener|control|vcount [3] & \screener|control|vcount [5]))

	.dataa(!\screener|control|vcount [3]),
	.datab(gnd),
	.datac(!\screener|control|vcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~10 ),
	.sharein(\screener|addr_gen|Add1~11 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~13_sumout ),
	.cout(\screener|addr_gen|Add1~14 ),
	.shareout(\screener|addr_gen|Add1~15 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~13 .extended_lut = "off";
defparam \screener|addr_gen|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \screener|addr_gen|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \screener|addr_gen|Add1~17 (
// Equation(s):
// \screener|addr_gen|Add1~17_sumout  = SUM(( !\screener|control|vcount [6] $ (!\screener|control|vcount [4]) ) + ( \screener|addr_gen|Add1~15  ) + ( \screener|addr_gen|Add1~14  ))
// \screener|addr_gen|Add1~18  = CARRY(( !\screener|control|vcount [6] $ (!\screener|control|vcount [4]) ) + ( \screener|addr_gen|Add1~15  ) + ( \screener|addr_gen|Add1~14  ))
// \screener|addr_gen|Add1~19  = SHARE((\screener|control|vcount [6] & \screener|control|vcount [4]))

	.dataa(!\screener|control|vcount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~14 ),
	.sharein(\screener|addr_gen|Add1~15 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~17_sumout ),
	.cout(\screener|addr_gen|Add1~18 ),
	.shareout(\screener|addr_gen|Add1~19 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~17 .extended_lut = "off";
defparam \screener|addr_gen|Add1~17 .lut_mask = 64'h00000055000055AA;
defparam \screener|addr_gen|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \screener|addr_gen|Add1~21 (
// Equation(s):
// \screener|addr_gen|Add1~21_sumout  = SUM(( !\screener|control|vcount [5] $ (!\screener|control|vcount [7]) ) + ( \screener|addr_gen|Add1~19  ) + ( \screener|addr_gen|Add1~18  ))
// \screener|addr_gen|Add1~22  = CARRY(( !\screener|control|vcount [5] $ (!\screener|control|vcount [7]) ) + ( \screener|addr_gen|Add1~19  ) + ( \screener|addr_gen|Add1~18  ))
// \screener|addr_gen|Add1~23  = SHARE((\screener|control|vcount [5] & \screener|control|vcount [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vcount [5]),
	.datad(!\screener|control|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~18 ),
	.sharein(\screener|addr_gen|Add1~19 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~21_sumout ),
	.cout(\screener|addr_gen|Add1~22 ),
	.shareout(\screener|addr_gen|Add1~23 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~21 .extended_lut = "off";
defparam \screener|addr_gen|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \screener|addr_gen|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \screener|addr_gen|Add1~25 (
// Equation(s):
// \screener|addr_gen|Add1~25_sumout  = SUM(( !\screener|control|vcount [6] $ (!\screener|control|vcount [8]) ) + ( \screener|addr_gen|Add1~23  ) + ( \screener|addr_gen|Add1~22  ))
// \screener|addr_gen|Add1~26  = CARRY(( !\screener|control|vcount [6] $ (!\screener|control|vcount [8]) ) + ( \screener|addr_gen|Add1~23  ) + ( \screener|addr_gen|Add1~22  ))
// \screener|addr_gen|Add1~27  = SHARE((\screener|control|vcount [6] & \screener|control|vcount [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vcount [6]),
	.datad(!\screener|control|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~22 ),
	.sharein(\screener|addr_gen|Add1~23 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~25_sumout ),
	.cout(\screener|addr_gen|Add1~26 ),
	.shareout(\screener|addr_gen|Add1~27 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~25 .extended_lut = "off";
defparam \screener|addr_gen|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \screener|addr_gen|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N21
cyclonev_lcell_comb \screener|addr_gen|Add1~29 (
// Equation(s):
// \screener|addr_gen|Add1~29_sumout  = SUM(( !\screener|control|vcount [7] $ (!\screener|control|vcount [9]) ) + ( \screener|addr_gen|Add1~27  ) + ( \screener|addr_gen|Add1~26  ))
// \screener|addr_gen|Add1~30  = CARRY(( !\screener|control|vcount [7] $ (!\screener|control|vcount [9]) ) + ( \screener|addr_gen|Add1~27  ) + ( \screener|addr_gen|Add1~26  ))
// \screener|addr_gen|Add1~31  = SHARE((\screener|control|vcount [7] & \screener|control|vcount [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vcount [7]),
	.datad(!\screener|control|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~26 ),
	.sharein(\screener|addr_gen|Add1~27 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~29_sumout ),
	.cout(\screener|addr_gen|Add1~30 ),
	.shareout(\screener|addr_gen|Add1~31 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~29 .extended_lut = "off";
defparam \screener|addr_gen|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \screener|addr_gen|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \screener|addr_gen|Add3~1 (
// Equation(s):
// \screener|addr_gen|Add3~1_sumout  = SUM(( \screener|addr_gen|Add1~29_sumout  ) + ( VCC ) + ( !VCC ))
// \screener|addr_gen|Add3~2  = CARRY(( \screener|addr_gen|Add1~29_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|addr_gen|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add3~1_sumout ),
	.cout(\screener|addr_gen|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add3~1 .extended_lut = "off";
defparam \screener|addr_gen|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \screener|addr_gen|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \screener|addr_gen|Add1~33 (
// Equation(s):
// \screener|addr_gen|Add1~33_sumout  = SUM(( \screener|control|vcount [8] ) + ( \screener|addr_gen|Add1~31  ) + ( \screener|addr_gen|Add1~30  ))
// \screener|addr_gen|Add1~34  = CARRY(( \screener|control|vcount [8] ) + ( \screener|addr_gen|Add1~31  ) + ( \screener|addr_gen|Add1~30  ))
// \screener|addr_gen|Add1~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~30 ),
	.sharein(\screener|addr_gen|Add1~31 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~33_sumout ),
	.cout(\screener|addr_gen|Add1~34 ),
	.shareout(\screener|addr_gen|Add1~35 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~33 .extended_lut = "off";
defparam \screener|addr_gen|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \screener|addr_gen|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \screener|addr_gen|Add3~5 (
// Equation(s):
// \screener|addr_gen|Add3~5_sumout  = SUM(( \screener|addr_gen|Add1~33_sumout  ) + ( VCC ) + ( \screener|addr_gen|Add3~2  ))
// \screener|addr_gen|Add3~6  = CARRY(( \screener|addr_gen|Add1~33_sumout  ) + ( VCC ) + ( \screener|addr_gen|Add3~2  ))

	.dataa(!\screener|addr_gen|Add1~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add3~5_sumout ),
	.cout(\screener|addr_gen|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add3~5 .extended_lut = "off";
defparam \screener|addr_gen|Add3~5 .lut_mask = 64'h0000000000005555;
defparam \screener|addr_gen|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N27
cyclonev_lcell_comb \screener|addr_gen|Add1~37 (
// Equation(s):
// \screener|addr_gen|Add1~37_sumout  = SUM(( \screener|control|vcount [9] ) + ( \screener|addr_gen|Add1~35  ) + ( \screener|addr_gen|Add1~34  ))
// \screener|addr_gen|Add1~38  = CARRY(( \screener|control|vcount [9] ) + ( \screener|addr_gen|Add1~35  ) + ( \screener|addr_gen|Add1~34  ))
// \screener|addr_gen|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|control|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~34 ),
	.sharein(\screener|addr_gen|Add1~35 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~37_sumout ),
	.cout(\screener|addr_gen|Add1~38 ),
	.shareout(\screener|addr_gen|Add1~39 ));
// synopsys translate_off
defparam \screener|addr_gen|Add1~37 .extended_lut = "off";
defparam \screener|addr_gen|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \screener|addr_gen|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \screener|addr_gen|Add3~9 (
// Equation(s):
// \screener|addr_gen|Add3~9_sumout  = SUM(( \screener|addr_gen|Add1~37_sumout  ) + ( GND ) + ( \screener|addr_gen|Add3~6  ))
// \screener|addr_gen|Add3~10  = CARRY(( \screener|addr_gen|Add1~37_sumout  ) + ( GND ) + ( \screener|addr_gen|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|addr_gen|Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add3~9_sumout ),
	.cout(\screener|addr_gen|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add3~9 .extended_lut = "off";
defparam \screener|addr_gen|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \screener|addr_gen|Add1~41 (
// Equation(s):
// \screener|addr_gen|Add1~41_sumout  = SUM(( GND ) + ( \screener|addr_gen|Add1~39  ) + ( \screener|addr_gen|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add1~38 ),
	.sharein(\screener|addr_gen|Add1~39 ),
	.combout(),
	.sumout(\screener|addr_gen|Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add1~41 .extended_lut = "off";
defparam \screener|addr_gen|Add1~41 .lut_mask = 64'h0000000000000000;
defparam \screener|addr_gen|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \screener|addr_gen|Add3~13 (
// Equation(s):
// \screener|addr_gen|Add3~13_sumout  = SUM(( \screener|addr_gen|Add1~41_sumout  ) + ( VCC ) + ( \screener|addr_gen|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screener|addr_gen|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add3~13 .extended_lut = "off";
defparam \screener|addr_gen|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \screener|addr_gen|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y20_N0
cyclonev_mac \screener|addr_gen|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\screener|control|vga_blank_n~1_combout }),
	.ay({\screener|addr_gen|Add3~13_sumout ,\screener|addr_gen|Add3~9_sumout ,\screener|addr_gen|Add3~5_sumout ,\screener|addr_gen|Add3~1_sumout ,\screener|addr_gen|Add1~25_sumout ,\screener|addr_gen|Add1~21_sumout ,\screener|addr_gen|Add1~17_sumout ,
\screener|addr_gen|Add1~13_sumout ,\screener|addr_gen|Add1~9_sumout ,\screener|addr_gen|Add1~5_sumout ,\screener|addr_gen|Add1~1_sumout ,\screener|addr_gen|Add0~21_sumout ,\screener|addr_gen|Add0~17_sumout ,\screener|addr_gen|Add0~13_sumout ,
\screener|addr_gen|Add0~9_sumout ,\screener|addr_gen|Add0~5_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\screener|addr_gen|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \screener|addr_gen|Mult0~mac .accumulate_clock = "none";
defparam \screener|addr_gen|Mult0~mac .ax_clock = "none";
defparam \screener|addr_gen|Mult0~mac .ax_width = 1;
defparam \screener|addr_gen|Mult0~mac .ay_scan_in_clock = "none";
defparam \screener|addr_gen|Mult0~mac .ay_scan_in_width = 16;
defparam \screener|addr_gen|Mult0~mac .ay_use_scan_in = "false";
defparam \screener|addr_gen|Mult0~mac .az_clock = "none";
defparam \screener|addr_gen|Mult0~mac .bx_clock = "none";
defparam \screener|addr_gen|Mult0~mac .by_clock = "none";
defparam \screener|addr_gen|Mult0~mac .by_use_scan_in = "false";
defparam \screener|addr_gen|Mult0~mac .bz_clock = "none";
defparam \screener|addr_gen|Mult0~mac .coef_a_0 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_a_1 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_a_2 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_a_3 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_a_4 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_a_5 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_a_6 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_a_7 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_0 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_1 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_2 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_3 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_4 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_5 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_6 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_b_7 = 0;
defparam \screener|addr_gen|Mult0~mac .coef_sel_a_clock = "none";
defparam \screener|addr_gen|Mult0~mac .coef_sel_b_clock = "none";
defparam \screener|addr_gen|Mult0~mac .delay_scan_out_ay = "false";
defparam \screener|addr_gen|Mult0~mac .delay_scan_out_by = "false";
defparam \screener|addr_gen|Mult0~mac .enable_double_accum = "false";
defparam \screener|addr_gen|Mult0~mac .load_const_clock = "none";
defparam \screener|addr_gen|Mult0~mac .load_const_value = 0;
defparam \screener|addr_gen|Mult0~mac .mode_sub_location = 0;
defparam \screener|addr_gen|Mult0~mac .negate_clock = "none";
defparam \screener|addr_gen|Mult0~mac .operand_source_max = "input";
defparam \screener|addr_gen|Mult0~mac .operand_source_may = "input";
defparam \screener|addr_gen|Mult0~mac .operand_source_mbx = "input";
defparam \screener|addr_gen|Mult0~mac .operand_source_mby = "input";
defparam \screener|addr_gen|Mult0~mac .operation_mode = "m18x18_full";
defparam \screener|addr_gen|Mult0~mac .output_clock = "none";
defparam \screener|addr_gen|Mult0~mac .preadder_subtract_a = "false";
defparam \screener|addr_gen|Mult0~mac .preadder_subtract_b = "false";
defparam \screener|addr_gen|Mult0~mac .result_a_width = 64;
defparam \screener|addr_gen|Mult0~mac .signed_max = "false";
defparam \screener|addr_gen|Mult0~mac .signed_may = "false";
defparam \screener|addr_gen|Mult0~mac .signed_mbx = "false";
defparam \screener|addr_gen|Mult0~mac .signed_mby = "false";
defparam \screener|addr_gen|Mult0~mac .sub_clock = "none";
defparam \screener|addr_gen|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout  = ( !\LScntl|mux_out[15]~0_combout  & ( (\state_machine|state_counter.0011~q  & (!\LScntl|mux_out[13]~2_combout  & !\LScntl|mux_out[14]~1_combout )) ) )

	.dataa(!\state_machine|state_counter.0011~q ),
	.datab(gnd),
	.datac(!\LScntl|mux_out[13]~2_combout ),
	.datad(!\LScntl|mux_out[14]~1_combout ),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .lut_mask = 64'h5000500000000000;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001248000000000000000000000000000000000000000000000000000000000000010C0000000000000000000000000000000000000000000000000000000000084A4C000000000000000000000000000000000000000000000000000324B24B24B24C";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038D4E6331800000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000025353525253535252535352525353523E2F1A4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004708400000000000000000000000000000000000000000000000000000000000062A20000000000000000000000000000000000000000000000000000000000006150000000000000000000000000000000000000000000000000000000000152841F";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a34~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a34~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & (\memory|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a50~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a34~portadataout  & (\memory|ram_rtl_0|auto_generated|address_reg_a [1]))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002002806028005";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux13~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N51
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a66~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & (!\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # (\memory|ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a66~portadataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0] & \memory|ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a82~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a98~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a66~portadataout  & (!\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0] & \memory|ram_rtl_0|auto_generated|ram_block1a114~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l2_w2_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N54
cyclonev_lcell_comb \Instr_Reg|RdstOut[2]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[2]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[2]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RdstOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N56
dffeas \Instr_Reg|RdstOut[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[2]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[2] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N42
cyclonev_lcell_comb \muxDst|Mux14~0 (
// Equation(s):
// \muxDst|Mux14~0_combout  = ( \registers|r[12][1]~q  & ( \Instr_Reg|RdstOut [2] & ( (\Instr_Reg|RdstOut [3]) # (\registers|r[4][1]~q ) ) ) ) # ( !\registers|r[12][1]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[4][1]~q  & !\Instr_Reg|RdstOut [3]) ) ) ) 
// # ( \registers|r[12][1]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[0][1]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[8][1]~q ))) ) ) ) # ( !\registers|r[12][1]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut 
// [3] & (\registers|r[0][1]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[8][1]~q ))) ) ) )

	.dataa(!\registers|r[0][1]~q ),
	.datab(!\registers|r[8][1]~q ),
	.datac(!\registers|r[4][1]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[12][1]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~0 .extended_lut = "off";
defparam \muxDst|Mux14~0 .lut_mask = 64'h553355330F000FFF;
defparam \muxDst|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N20
dffeas \registers|r[11][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][1] .is_wysiwyg = "true";
defparam \registers|r[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N8
dffeas \registers|r[7][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][1] .is_wysiwyg = "true";
defparam \registers|r[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N36
cyclonev_lcell_comb \registers|r[3][1]~feeder (
// Equation(s):
// \registers|r[3][1]~feeder_combout  = ( \phoneCntl|mux_out[1]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[1]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][1]~feeder .extended_lut = "off";
defparam \registers|r[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N38
dffeas \registers|r[3][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][1] .is_wysiwyg = "true";
defparam \registers|r[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N14
dffeas \registers|r[15][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][1] .is_wysiwyg = "true";
defparam \registers|r[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N21
cyclonev_lcell_comb \muxDst|Mux14~3 (
// Equation(s):
// \muxDst|Mux14~3_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[15][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[11][1]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] 
// & ( \registers|r[7][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[3][1]~q  ) ) )

	.dataa(!\registers|r[11][1]~q ),
	.datab(!\registers|r[7][1]~q ),
	.datac(!\registers|r[3][1]~q ),
	.datad(!\registers|r[15][1]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~3 .extended_lut = "off";
defparam \muxDst|Mux14~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \muxDst|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y24_N56
dffeas \registers|r[5][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][1] .is_wysiwyg = "true";
defparam \registers|r[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N14
dffeas \registers|r[1][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][1] .is_wysiwyg = "true";
defparam \registers|r[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N23
dffeas \registers|r[13][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][1] .is_wysiwyg = "true";
defparam \registers|r[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N15
cyclonev_lcell_comb \muxDst|Mux14~1 (
// Equation(s):
// \muxDst|Mux14~1_combout  = ( \registers|r[9][1]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[5][1]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[13][1]~q ))) ) ) ) # ( !\registers|r[9][1]~q  & ( \Instr_Reg|RdstOut [2] & ( 
// (!\Instr_Reg|RdstOut [3] & (\registers|r[5][1]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[13][1]~q ))) ) ) ) # ( \registers|r[9][1]~q  & ( !\Instr_Reg|RdstOut [2] & ( (\Instr_Reg|RdstOut [3]) # (\registers|r[1][1]~q ) ) ) ) # ( !\registers|r[9][1]~q  
// & ( !\Instr_Reg|RdstOut [2] & ( (\registers|r[1][1]~q  & !\Instr_Reg|RdstOut [3]) ) ) )

	.dataa(!\registers|r[5][1]~q ),
	.datab(!\registers|r[1][1]~q ),
	.datac(!\registers|r[13][1]~q ),
	.datad(!\Instr_Reg|RdstOut [3]),
	.datae(!\registers|r[9][1]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~1 .extended_lut = "off";
defparam \muxDst|Mux14~1 .lut_mask = 64'h330033FF550F550F;
defparam \muxDst|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y20_N38
dffeas \registers|r[14][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][1] .is_wysiwyg = "true";
defparam \registers|r[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y20_N32
dffeas \registers|r[10][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][1] .is_wysiwyg = "true";
defparam \registers|r[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N12
cyclonev_lcell_comb \registers|r[6][1]~feeder (
// Equation(s):
// \registers|r[6][1]~feeder_combout  = ( \phoneCntl|mux_out[1]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[1]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[6][1]~feeder .extended_lut = "off";
defparam \registers|r[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N13
dffeas \registers|r[6][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][1] .is_wysiwyg = "true";
defparam \registers|r[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N30
cyclonev_lcell_comb \registers|r[2][1]~feeder (
// Equation(s):
// \registers|r[2][1]~feeder_combout  = ( \phoneCntl|mux_out[1]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[1]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[2][1]~feeder .extended_lut = "off";
defparam \registers|r[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y20_N31
dffeas \registers|r[2][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][1] .is_wysiwyg = "true";
defparam \registers|r[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N39
cyclonev_lcell_comb \muxDst|Mux14~2 (
// Equation(s):
// \muxDst|Mux14~2_combout  = ( \Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[14][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( \Instr_Reg|RdstOut [2] & ( \registers|r[6][1]~q  ) ) ) # ( \Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & 
// ( \registers|r[10][1]~q  ) ) ) # ( !\Instr_Reg|RdstOut [3] & ( !\Instr_Reg|RdstOut [2] & ( \registers|r[2][1]~q  ) ) )

	.dataa(!\registers|r[14][1]~q ),
	.datab(!\registers|r[10][1]~q ),
	.datac(!\registers|r[6][1]~q ),
	.datad(!\registers|r[2][1]~q ),
	.datae(!\Instr_Reg|RdstOut [3]),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~2 .extended_lut = "off";
defparam \muxDst|Mux14~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \muxDst|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N18
cyclonev_lcell_comb \muxDst|Mux14~4 (
// Equation(s):
// \muxDst|Mux14~4_combout  = ( \muxDst|Mux14~1_combout  & ( \muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])) # (\muxDst|Mux14~0_combout ))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0]) # (\muxDst|Mux14~3_combout 
// )))) ) ) ) # ( !\muxDst|Mux14~1_combout  & ( \muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux14~0_combout  & (!\Instr_Reg|RdstOut [0]))) # (\Instr_Reg|RdstOut [1] & (((!\Instr_Reg|RdstOut [0]) # (\muxDst|Mux14~3_combout )))) ) ) ) # ( 
// \muxDst|Mux14~1_combout  & ( !\muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0])) # (\muxDst|Mux14~0_combout ))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0] & \muxDst|Mux14~3_combout )))) ) ) ) # ( 
// !\muxDst|Mux14~1_combout  & ( !\muxDst|Mux14~2_combout  & ( (!\Instr_Reg|RdstOut [1] & (\muxDst|Mux14~0_combout  & (!\Instr_Reg|RdstOut [0]))) # (\Instr_Reg|RdstOut [1] & (((\Instr_Reg|RdstOut [0] & \muxDst|Mux14~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [1]),
	.datab(!\muxDst|Mux14~0_combout ),
	.datac(!\Instr_Reg|RdstOut [0]),
	.datad(!\muxDst|Mux14~3_combout ),
	.datae(!\muxDst|Mux14~1_combout ),
	.dataf(!\muxDst|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux14~4 .extended_lut = "off";
defparam \muxDst|Mux14~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \muxDst|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N57
cyclonev_lcell_comb \immMux|mux_out[1]~2 (
// Equation(s):
// \immMux|mux_out[1]~2_combout  = ( \state_machine|state_counter.0010~q  & ( (!\state_machine|always1~0_combout  & ((\muxDst|Mux14~4_combout ))) # (\state_machine|always1~0_combout  & (\Instr_Reg|ImmOut [1])) ) ) # ( !\state_machine|state_counter.0010~q  & 
// ( \muxDst|Mux14~4_combout  ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [1]),
	.datad(!\muxDst|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[1]~2 .extended_lut = "off";
defparam \immMux|mux_out[1]~2 .lut_mask = 64'h00FF00FF05AF05AF;
defparam \immMux|mux_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N54
cyclonev_lcell_comb \logicBox|Selector14~3 (
// Equation(s):
// \logicBox|Selector14~3_combout  = ( \logicBox|Add3~53_sumout  & ( \logicBox|Add6~53_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux14~4_combout  & \immMux|mux_out[1]~2_combout )) # (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & 
// (((!\Instr_Reg|Opcode [6]) # (\immMux|mux_out[1]~2_combout )))) ) ) ) # ( !\logicBox|Add3~53_sumout  & ( \logicBox|Add6~53_sumout  & ( (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux14~4_combout  & (\immMux|mux_out[1]~2_combout  & !\Instr_Reg|Opcode [6]))) # 
// (\Instr_Reg|Opcode [7] & (((!\Instr_Reg|Opcode [6]) # (\immMux|mux_out[1]~2_combout )))) ) ) ) # ( \logicBox|Add3~53_sumout  & ( !\logicBox|Add6~53_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux14~4_combout  & \immMux|mux_out[1]~2_combout )) # 
// (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & (((\immMux|mux_out[1]~2_combout  & \Instr_Reg|Opcode [6])))) ) ) ) # ( !\logicBox|Add3~53_sumout  & ( !\logicBox|Add6~53_sumout  & ( (\immMux|mux_out[1]~2_combout  & ((!\Instr_Reg|Opcode [7] & 
// (\muxSrc|Mux14~4_combout  & !\Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & ((\Instr_Reg|Opcode [6]))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\muxSrc|Mux14~4_combout ),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add3~53_sumout ),
	.dataf(!\logicBox|Add6~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~3 .extended_lut = "off";
defparam \logicBox|Selector14~3 .lut_mask = 64'h020502AF570557AF;
defparam \logicBox|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N54
cyclonev_lcell_comb \logicBox|Selector14~4 (
// Equation(s):
// \logicBox|Selector14~4_combout  = ( \logicBox|Add4~53_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[1]~2_combout  $ (!\muxSrc|Mux14~4_combout )) # (\Instr_Reg|Opcode [6]))) ) ) # ( !\logicBox|Add4~53_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// (!\Instr_Reg|Opcode [6] & (!\immMux|mux_out[1]~2_combout  $ (!\muxSrc|Mux14~4_combout )))) ) )

	.dataa(!\immMux|mux_out[1]~2_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~4 .extended_lut = "off";
defparam \logicBox|Selector14~4 .lut_mask = 64'h4800480048CC48CC;
defparam \logicBox|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N45
cyclonev_lcell_comb \logicBox|Selector14~2 (
// Equation(s):
// \logicBox|Selector14~2_combout  = ( \immMux|mux_out[1]~2_combout  & ( \logicBox|Add10~53_sumout  & ( (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & ((!\logicBox|Add0~53_sumout ))) # (\Instr_Reg|Opcode [7] & (!\muxSrc|Mux14~4_combout )))) ) ) ) # ( 
// !\immMux|mux_out[1]~2_combout  & ( \logicBox|Add10~53_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (!\muxSrc|Mux14~4_combout )) # (\Instr_Reg|Opcode [6] & ((!\logicBox|Add0~53_sumout ))))) # (\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode 
// [6] & (!\muxSrc|Mux14~4_combout ))) ) ) ) # ( \immMux|mux_out[1]~2_combout  & ( !\logicBox|Add10~53_sumout  & ( (!\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6] & ((!\logicBox|Add0~53_sumout )))) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # 
// ((!\muxSrc|Mux14~4_combout )))) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\logicBox|Add10~53_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6] & (!\muxSrc|Mux14~4_combout )) # (\Instr_Reg|Opcode [6] & ((!\logicBox|Add0~53_sumout ))))) # 
// (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # ((!\muxSrc|Mux14~4_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\logicBox|Add0~53_sumout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\logicBox|Add10~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~2 .extended_lut = "off";
defparam \logicBox|Selector14~2 .lut_mask = 64'hF6D47654B2903210;
defparam \logicBox|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N18
cyclonev_lcell_comb \logicBox|Selector6~2 (
// Equation(s):
// \logicBox|Selector6~2_combout  = ( \logicBox|ShiftRight1~0_combout  & ( (!\logicBox|Add11~57_sumout ) # ((\muxSrc|Mux0~4_combout  & ((!\immMux|mux_out[0]~1_combout ) # (\Instr_Reg|ImmOut [5])))) ) ) # ( !\logicBox|ShiftRight1~0_combout  & ( 
// (\muxSrc|Mux0~4_combout  & (\logicBox|Add11~57_sumout  & ((!\immMux|mux_out[0]~1_combout ) # (\Instr_Reg|ImmOut [5])))) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\logicBox|Add11~57_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~2 .extended_lut = "off";
defparam \logicBox|Selector6~2 .lut_mask = 64'h00310031FF31FF31;
defparam \logicBox|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N15
cyclonev_lcell_comb \logicBox|ShiftRight1~15 (
// Equation(s):
// \logicBox|ShiftRight1~15_combout  = ( \muxSrc|Mux13~4_combout  & ( \muxSrc|Mux14~4_combout  ) ) # ( !\muxSrc|Mux13~4_combout  & ( \muxSrc|Mux14~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((!\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (!\Instr_Reg|ImmOut [0])))) ) ) ) # ( \muxSrc|Mux13~4_combout  & ( !\muxSrc|Mux14~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux15~4_combout ))) # (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [0]),
	.datad(!\muxDst|Mux15~4_combout ),
	.datae(!\muxSrc|Mux13~4_combout ),
	.dataf(!\muxSrc|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~15 .extended_lut = "off";
defparam \logicBox|ShiftRight1~15 .lut_mask = 64'h000001EFFE10FFFF;
defparam \logicBox|ShiftRight1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N9
cyclonev_lcell_comb \logicBox|ShiftRight1~16 (
// Equation(s):
// \logicBox|ShiftRight1~16_combout  = ( \muxSrc|Mux11~4_combout  & ( \muxDst|Mux15~4_combout  & ( (!\state_machine|state_counter.0010~q ) # (((!\state_machine|always1~0_combout ) # (\Instr_Reg|ImmOut [0])) # (\muxSrc|Mux12~4_combout )) ) ) ) # ( 
// !\muxSrc|Mux11~4_combout  & ( \muxDst|Mux15~4_combout  & ( (\state_machine|state_counter.0010~q  & (\muxSrc|Mux12~4_combout  & (\state_machine|always1~0_combout  & !\Instr_Reg|ImmOut [0]))) ) ) ) # ( \muxSrc|Mux11~4_combout  & ( !\muxDst|Mux15~4_combout  
// & ( ((\state_machine|state_counter.0010~q  & (\state_machine|always1~0_combout  & \Instr_Reg|ImmOut [0]))) # (\muxSrc|Mux12~4_combout ) ) ) ) # ( !\muxSrc|Mux11~4_combout  & ( !\muxDst|Mux15~4_combout  & ( (\muxSrc|Mux12~4_combout  & 
// ((!\state_machine|state_counter.0010~q ) # ((!\state_machine|always1~0_combout ) # (!\Instr_Reg|ImmOut [0])))) ) ) )

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\state_machine|always1~0_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxSrc|Mux11~4_combout ),
	.dataf(!\muxDst|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~16 .extended_lut = "off";
defparam \logicBox|ShiftRight1~16 .lut_mask = 64'h333233370100FBFF;
defparam \logicBox|ShiftRight1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y25_N42
cyclonev_lcell_comb \logicBox|ShiftRight1~10 (
// Equation(s):
// \logicBox|ShiftRight1~10_combout  = ( \muxDst|Mux15~4_combout  & ( \muxSrc|Mux10~4_combout  & ( ((\state_machine|state_counter.0010~q  & (\state_machine|always1~0_combout  & !\Instr_Reg|ImmOut [0]))) # (\muxSrc|Mux9~4_combout ) ) ) ) # ( 
// !\muxDst|Mux15~4_combout  & ( \muxSrc|Mux10~4_combout  & ( (!\state_machine|state_counter.0010~q ) # ((!\state_machine|always1~0_combout ) # ((!\Instr_Reg|ImmOut [0]) # (\muxSrc|Mux9~4_combout ))) ) ) ) # ( \muxDst|Mux15~4_combout  & ( 
// !\muxSrc|Mux10~4_combout  & ( (\muxSrc|Mux9~4_combout  & ((!\state_machine|state_counter.0010~q ) # ((!\state_machine|always1~0_combout ) # (\Instr_Reg|ImmOut [0])))) ) ) ) # ( !\muxDst|Mux15~4_combout  & ( !\muxSrc|Mux10~4_combout  & ( 
// (\state_machine|state_counter.0010~q  & (\state_machine|always1~0_combout  & (\muxSrc|Mux9~4_combout  & \Instr_Reg|ImmOut [0]))) ) ) )

	.dataa(!\state_machine|state_counter.0010~q ),
	.datab(!\state_machine|always1~0_combout ),
	.datac(!\muxSrc|Mux9~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxDst|Mux15~4_combout ),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~10 .extended_lut = "off";
defparam \logicBox|ShiftRight1~10 .lut_mask = 64'h00010E0FFFEF1F0F;
defparam \logicBox|ShiftRight1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N30
cyclonev_lcell_comb \logicBox|ShiftRight0~11 (
// Equation(s):
// \logicBox|ShiftRight0~11_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~11_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~10_combout  ) ) ) # ( 
// \logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~16_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~15_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~15_combout ),
	.datab(!\logicBox|ShiftRight1~11_combout ),
	.datac(!\logicBox|ShiftRight1~16_combout ),
	.datad(!\logicBox|ShiftRight1~10_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~11 .extended_lut = "off";
defparam \logicBox|ShiftRight0~11 .lut_mask = 64'h55550F0F00FF3333;
defparam \logicBox|ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N54
cyclonev_lcell_comb \logicBox|Selector6~3 (
// Equation(s):
// \logicBox|Selector6~3_combout  = ( \logicBox|ShiftRight0~11_combout  & ( (!\logicBox|Add11~13_sumout ) # ((!\logicBox|Add11~1_sumout  & ((\phoneCntl|mux_out[5]~52_combout ))) # (\logicBox|Add11~1_sumout  & (\logicBox|Selector6~2_combout ))) ) ) # ( 
// !\logicBox|ShiftRight0~11_combout  & ( (\logicBox|Add11~13_sumout  & ((!\logicBox|Add11~1_sumout  & ((\phoneCntl|mux_out[5]~52_combout ))) # (\logicBox|Add11~1_sumout  & (\logicBox|Selector6~2_combout )))) ) )

	.dataa(!\logicBox|Selector6~2_combout ),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(!\phoneCntl|mux_out[5]~52_combout ),
	.datad(!\logicBox|Add11~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~3 .extended_lut = "off";
defparam \logicBox|Selector6~3 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \logicBox|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N42
cyclonev_lcell_comb \logicBox|Selector6~4 (
// Equation(s):
// \logicBox|Selector6~4_combout  = ( !\logicBox|Add11~29_sumout  & ( \logicBox|ShiftRight0~3_combout  & ( (\logicBox|Selector6~3_combout  & (!\logicBox|Add11~9_sumout  & (!\logicBox|Add11~5_sumout  & \logicBox|ShiftRight0~1_combout ))) ) ) )

	.dataa(!\logicBox|Selector6~3_combout ),
	.datab(!\logicBox|Add11~9_sumout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\logicBox|ShiftRight0~1_combout ),
	.datae(!\logicBox|Add11~29_sumout ),
	.dataf(!\logicBox|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~4 .extended_lut = "off";
defparam \logicBox|Selector6~4 .lut_mask = 64'h0000000000400000;
defparam \logicBox|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N3
cyclonev_lcell_comb \logicBox|Selector6~5 (
// Equation(s):
// \logicBox|Selector6~5_combout  = ( \logicBox|Add1~53_sumout  & ( \muxSrc|Mux14~4_combout  ) ) # ( !\logicBox|Add1~53_sumout  & ( \muxSrc|Mux14~4_combout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( \logicBox|Add1~53_sumout  & ( !\muxSrc|Mux14~4_combout  & ( 
// \Instr_Reg|ImmOut [5] ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\logicBox|Add1~53_sumout ),
	.dataf(!\muxSrc|Mux14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~5 .extended_lut = "off";
defparam \logicBox|Selector6~5 .lut_mask = 64'h00005555AAAAFFFF;
defparam \logicBox|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N24
cyclonev_lcell_comb \logicBox|Selector6~7 (
// Equation(s):
// \logicBox|Selector6~7_combout  = ( !\Instr_Reg|Opcode [7] & ( (((\logicBox|Selector6~5_combout ))) ) ) # ( \Instr_Reg|Opcode [7] & ( (!\immMux|mux_out[15]~5_combout  & (\logicBox|ShiftLeft0~11_combout  & (\logicBox|Selector7~13_combout ))) # 
// (\immMux|mux_out[15]~5_combout  & ((((\logicBox|ShiftLeft0~11_combout  & \logicBox|Selector7~13_combout )) # (\logicBox|Selector7~14_combout )) # (\logicBox|Selector6~4_combout ))) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|ShiftLeft0~11_combout ),
	.datac(!\logicBox|Selector7~13_combout ),
	.datad(!\logicBox|Selector6~4_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector7~14_combout ),
	.datag(!\logicBox|Selector6~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~7 .extended_lut = "on";
defparam \logicBox|Selector6~7 .lut_mask = 64'h0F0F03570F0F5757;
defparam \logicBox|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N24
cyclonev_lcell_comb \logicBox|Selector14~8 (
// Equation(s):
// \logicBox|Selector14~8_combout  = ( !\Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|ImmOut [4] & (\logicBox|Selector6~7_combout )) # (\Instr_Reg|ImmOut [4] & (((\muxSrc|Mux14~4_combout ))))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// (!\Instr_Reg|ImmOut [7] & (((!\logicBox|Selector3~6_combout  & (\immMux|mux_out[1]~2_combout )) # (\logicBox|Selector3~6_combout  & ((\muxSrc|Mux14~4_combout )))))) # (\Instr_Reg|ImmOut [7] & ((((\muxSrc|Mux14~4_combout ))))) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\logicBox|Selector3~6_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\muxSrc|Mux14~4_combout ),
	.datag(!\logicBox|Selector6~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~8 .extended_lut = "on";
defparam \logicBox|Selector14~8 .lut_mask = 64'h5D5D0A007F7F5FFF;
defparam \logicBox|Selector14~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N0
cyclonev_lcell_comb \logicBox|Selector14~7 (
// Equation(s):
// \logicBox|Selector14~7_combout  = ( \logicBox|Add2~53_sumout  & ( \logicBox|Selector14~8_combout  & ( ((!\Instr_Reg|ImmOut [4]) # ((\logicBox|Add1~53_sumout ) # (\Instr_Reg|Opcode [7]))) # (\Instr_Reg|ImmOut [5]) ) ) ) # ( !\logicBox|Add2~53_sumout  & ( 
// \logicBox|Selector14~8_combout  & ( (!\Instr_Reg|ImmOut [4]) # (((!\Instr_Reg|ImmOut [5] & \logicBox|Add1~53_sumout )) # (\Instr_Reg|Opcode [7])) ) ) ) # ( \logicBox|Add2~53_sumout  & ( !\logicBox|Selector14~8_combout  & ( (\Instr_Reg|ImmOut [4] & 
// (!\Instr_Reg|Opcode [7] & ((\logicBox|Add1~53_sumout ) # (\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\logicBox|Add2~53_sumout  & ( !\logicBox|Selector14~8_combout  & ( (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|Opcode [7] & 
// \logicBox|Add1~53_sumout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\logicBox|Add1~53_sumout ),
	.datae(!\logicBox|Add2~53_sumout ),
	.dataf(!\logicBox|Selector14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~7 .extended_lut = "off";
defparam \logicBox|Selector14~7 .lut_mask = 64'h00201030CFEFDFFF;
defparam \logicBox|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N48
cyclonev_lcell_comb \logicBox|Selector6~0 (
// Equation(s):
// \logicBox|Selector6~0_combout  = ( \immMux|mux_out[3]~3_combout  & ( \logicBox|ShiftRight1~1_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\phoneCntl|mux_out[5]~49_combout )) # (\immMux|mux_out[2]~4_combout  & (((!\Instr_Reg|ImmOut [5]) # 
// (\logicBox|ShiftRight3~1_combout )))) ) ) ) # ( \immMux|mux_out[3]~3_combout  & ( !\logicBox|ShiftRight1~1_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\phoneCntl|mux_out[5]~49_combout )) # (\immMux|mux_out[2]~4_combout  & (((\Instr_Reg|ImmOut [5] & 
// \logicBox|ShiftRight3~1_combout )))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~49_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\logicBox|ShiftRight3~1_combout ),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\logicBox|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~0 .extended_lut = "off";
defparam \logicBox|Selector6~0 .lut_mask = 64'h0000444700007477;
defparam \logicBox|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N33
cyclonev_lcell_comb \logicBox|ShiftRight1~17 (
// Equation(s):
// \logicBox|ShiftRight1~17_combout  = ( \immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~11_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~10_combout  ) 
// ) ) # ( \immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~16_combout  ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( \logicBox|ShiftRight1~15_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~15_combout ),
	.datab(!\logicBox|ShiftRight1~11_combout ),
	.datac(!\logicBox|ShiftRight1~10_combout ),
	.datad(!\logicBox|ShiftRight1~16_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~17 .extended_lut = "off";
defparam \logicBox|ShiftRight1~17 .lut_mask = 64'h555500FF0F0F3333;
defparam \logicBox|ShiftRight1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N6
cyclonev_lcell_comb \logicBox|Selector6~11 (
// Equation(s):
// \logicBox|Selector6~11_combout  = ( !\Instr_Reg|ImmOut [4] & ( (\Instr_Reg|Opcode [7] & (!\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~11_combout  & (!\immMux|mux_out[3]~3_combout )))) ) ) # ( \Instr_Reg|ImmOut [4] & ( (\Instr_Reg|Opcode [7] & 
// ((((!\immMux|mux_out[3]~3_combout  & \logicBox|ShiftRight1~17_combout )) # (\logicBox|Selector6~0_combout )))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|Selector6~0_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(!\Instr_Reg|ImmOut [4]),
	.dataf(!\logicBox|ShiftRight1~17_combout ),
	.datag(!\logicBox|ShiftLeft0~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~11 .extended_lut = "on";
defparam \logicBox|Selector6~11 .lut_mask = 64'h0400050504005505;
defparam \logicBox|Selector6~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N57
cyclonev_lcell_comb \logicBox|Selector6~6 (
// Equation(s):
// \logicBox|Selector6~6_combout  = ( !\logicBox|Selector6~11_combout  & ( ((!\immMux|mux_out[1]~2_combout  & ((!\muxSrc|Mux14~4_combout ) # (!\Instr_Reg|ImmOut [5]))) # (\immMux|mux_out[1]~2_combout  & (!\muxSrc|Mux14~4_combout  $ (\Instr_Reg|ImmOut [5])))) 
// # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\immMux|mux_out[1]~2_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Selector6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~6 .extended_lut = "off";
defparam \logicBox|Selector6~6 .lut_mask = 64'hFBB7FBB700000000;
defparam \logicBox|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N33
cyclonev_lcell_comb \logicBox|Selector6~1 (
// Equation(s):
// \logicBox|Selector6~1_combout  = ( \Instr_Reg|Opcode [7] & ( !\logicBox|Selector6~11_combout  ) ) # ( !\Instr_Reg|Opcode [7] & ( (!\muxSrc|Mux14~4_combout  & (!\logicBox|Selector6~11_combout  & ((!\immMux|mux_out[1]~2_combout ) # (!\Instr_Reg|ImmOut 
// [5])))) ) )

	.dataa(!\muxSrc|Mux14~4_combout ),
	.datab(!\logicBox|Selector6~11_combout ),
	.datac(!\immMux|mux_out[1]~2_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector6~1 .extended_lut = "off";
defparam \logicBox|Selector6~1 .lut_mask = 64'h88808880CCCCCCCC;
defparam \logicBox|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N6
cyclonev_lcell_comb \logicBox|Selector14~0 (
// Equation(s):
// \logicBox|Selector14~0_combout  = ( \flags|flags_out[0]~0_combout  & ( \logicBox|Add8~53_sumout  & ( (!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [5] & \logicBox|Add5~53_sumout )) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( \logicBox|Add8~53_sumout  
// & ( \muxSrc|Mux14~4_combout  ) ) ) # ( \flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~53_sumout  & ( (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & \logicBox|Add5~53_sumout )) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~53_sumout 
//  & ( \muxSrc|Mux14~4_combout  ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\muxSrc|Mux14~4_combout ),
	.datad(!\logicBox|Add5~53_sumout ),
	.datae(!\flags|flags_out[0]~0_combout ),
	.dataf(!\logicBox|Add8~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~0 .extended_lut = "off";
defparam \logicBox|Selector14~0 .lut_mask = 64'h0F0F00220F0FCCEE;
defparam \logicBox|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N48
cyclonev_lcell_comb \logicBox|Selector14~6 (
// Equation(s):
// \logicBox|Selector14~6_combout  = ( \logicBox|Selector6~1_combout  & ( \logicBox|Selector14~0_combout  & ( (!\Instr_Reg|Opcode [6] & (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector6~6_combout )))) ) ) ) # ( 
// !\logicBox|Selector6~1_combout  & ( \logicBox|Selector14~0_combout  & ( (!\Instr_Reg|Opcode [6] & (\logicBox|Selector6~6_combout  & (!\Instr_Reg|ImmOut [7] & \Instr_Reg|ImmOut [4]))) ) ) ) # ( \logicBox|Selector6~1_combout  & ( 
// !\logicBox|Selector14~0_combout  & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|ImmOut [4]) # (\Instr_Reg|ImmOut [7])) # (\logicBox|Selector6~6_combout ))) ) ) ) # ( !\logicBox|Selector6~1_combout  & ( !\logicBox|Selector14~0_combout  & ( 
// (!\Instr_Reg|Opcode [6] & (((\logicBox|Selector6~6_combout  & \Instr_Reg|ImmOut [4])) # (\Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\logicBox|Selector6~6_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\logicBox|Selector6~1_combout ),
	.dataf(!\logicBox|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~6 .extended_lut = "off";
defparam \logicBox|Selector14~6 .lut_mask = 64'h0A2AAA2A0020A020;
defparam \logicBox|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N18
cyclonev_lcell_comb \logicBox|Selector14~1 (
// Equation(s):
// \logicBox|Selector14~1_combout  = ( \logicBox|Selector14~7_combout  & ( \logicBox|Selector14~6_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & ((\Instr_Reg|ImmOut [6]))) # (\Instr_Reg|Opcode [6] & (\logicBox|Selector14~8_combout )))) ) ) 
// ) # ( !\logicBox|Selector14~7_combout  & ( \logicBox|Selector14~6_combout  & ( (\logicBox|Selector14~8_combout  & (!\Instr_Reg|ImmOut [7] & \Instr_Reg|Opcode [6])) ) ) ) # ( \logicBox|Selector14~7_combout  & ( !\logicBox|Selector14~6_combout  & ( 
// ((!\Instr_Reg|ImmOut [7] & !\Instr_Reg|Opcode [6])) # (\logicBox|Selector14~8_combout ) ) ) ) # ( !\logicBox|Selector14~7_combout  & ( !\logicBox|Selector14~6_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [6]))) # 
// (\Instr_Reg|Opcode [6] & (\logicBox|Selector14~8_combout )))) # (\Instr_Reg|ImmOut [7] & (\logicBox|Selector14~8_combout )) ) ) )

	.dataa(!\logicBox|Selector14~8_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Selector14~7_combout ),
	.dataf(!\logicBox|Selector14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~1 .extended_lut = "off";
defparam \logicBox|Selector14~1 .lut_mask = 64'hC555F55500503050;
defparam \logicBox|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N42
cyclonev_lcell_comb \logicBox|Selector14~5 (
// Equation(s):
// \logicBox|Selector14~5_combout  = ( \logicBox|Selector14~2_combout  & ( \logicBox|Selector14~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector14~3_combout )) # 
// (\Instr_Reg|Opcode [5] & ((\logicBox|Selector14~4_combout ))))) ) ) ) # ( !\logicBox|Selector14~2_combout  & ( \logicBox|Selector14~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector14~3_combout )) # 
// (\Instr_Reg|Opcode [5] & ((\logicBox|Selector14~4_combout )))) ) ) ) # ( \logicBox|Selector14~2_combout  & ( !\logicBox|Selector14~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector14~3_combout )) # (\Instr_Reg|Opcode 
// [5] & ((\logicBox|Selector14~4_combout ))))) ) ) ) # ( !\logicBox|Selector14~2_combout  & ( !\logicBox|Selector14~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector14~3_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|Selector14~4_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [4]),
	.datab(!\logicBox|Selector14~3_combout ),
	.datac(!\logicBox|Selector14~4_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector14~2_combout ),
	.dataf(!\logicBox|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector14~5 .extended_lut = "off";
defparam \logicBox|Selector14~5 .lut_mask = 64'h11AF1105BBAFBB05;
defparam \logicBox|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N15
cyclonev_lcell_comb \phoneCntl|mux_out[1]~135 (
// Equation(s):
// \phoneCntl|mux_out[1]~135_combout  = ( \state_machine|state_counter.1000~q  & ( \logicBox|Selector14~5_combout  & ( \in_6~input_o  ) ) ) # ( !\state_machine|state_counter.1000~q  & ( \logicBox|Selector14~5_combout  & ( 
// (!\state_machine|state_counter.0101~q ) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ) ) ) ) # ( \state_machine|state_counter.1000~q  & ( !\logicBox|Selector14~5_combout  & ( \in_6~input_o  ) ) ) # ( 
// !\state_machine|state_counter.1000~q  & ( !\logicBox|Selector14~5_combout  & ( (\state_machine|state_counter.0101~q  & \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(!\in_6~input_o ),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datae(!\state_machine|state_counter.1000~q ),
	.dataf(!\logicBox|Selector14~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[1]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[1]~135 .extended_lut = "off";
defparam \phoneCntl|mux_out[1]~135 .lut_mask = 64'h00553333AAFF3333;
defparam \phoneCntl|mux_out[1]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N38
dffeas \registers|r[9][1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[1]~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][1] .is_wysiwyg = "true";
defparam \registers|r[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N39
cyclonev_lcell_comb \muxSrc|Mux14~1 (
// Equation(s):
// \muxSrc|Mux14~1_combout  = ( \registers|r[1][1]~q  & ( \registers|r[13][1]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3])) # (\registers|r[9][1]~q ))) # (\Instr_Reg|RsrcOut [2] & (((\registers|r[5][1]~q ) # (\Instr_Reg|RsrcOut [3])))) ) ) ) 
// # ( !\registers|r[1][1]~q  & ( \registers|r[13][1]~q  & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[9][1]~q  & (\Instr_Reg|RsrcOut [3]))) # (\Instr_Reg|RsrcOut [2] & (((\registers|r[5][1]~q ) # (\Instr_Reg|RsrcOut [3])))) ) ) ) # ( \registers|r[1][1]~q  & 
// ( !\registers|r[13][1]~q  & ( (!\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3])) # (\registers|r[9][1]~q ))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3] & \registers|r[5][1]~q )))) ) ) ) # ( !\registers|r[1][1]~q  & ( 
// !\registers|r[13][1]~q  & ( (!\Instr_Reg|RsrcOut [2] & (\registers|r[9][1]~q  & (\Instr_Reg|RsrcOut [3]))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut [3] & \registers|r[5][1]~q )))) ) ) )

	.dataa(!\registers|r[9][1]~q ),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\registers|r[5][1]~q ),
	.datae(!\registers|r[1][1]~q ),
	.dataf(!\registers|r[13][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~1 .extended_lut = "off";
defparam \muxSrc|Mux14~1 .lut_mask = 64'h0434C4F40737C7F7;
defparam \muxSrc|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N9
cyclonev_lcell_comb \muxSrc|Mux14~3 (
// Equation(s):
// \muxSrc|Mux14~3_combout  = ( \Instr_Reg|RsrcOut [2] & ( \registers|r[7][1]~q  & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[15][1]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[7][1]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[3][1]~q ))) # 
// (\Instr_Reg|RsrcOut [3] & (\registers|r[11][1]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\registers|r[7][1]~q  & ( (\Instr_Reg|RsrcOut [3] & \registers|r[15][1]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\registers|r[7][1]~q  & ( (!\Instr_Reg|RsrcOut [3] 
// & ((\registers|r[3][1]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[11][1]~q )) ) ) )

	.dataa(!\registers|r[11][1]~q ),
	.datab(!\registers|r[3][1]~q ),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\registers|r[15][1]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\registers|r[7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~3 .extended_lut = "off";
defparam \muxSrc|Mux14~3 .lut_mask = 64'h3535000F3535F0FF;
defparam \muxSrc|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N3
cyclonev_lcell_comb \muxSrc|Mux14~0 (
// Equation(s):
// \muxSrc|Mux14~0_combout  = ( \registers|r[8][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[4][1]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[12][1]~q )) ) ) ) # ( !\registers|r[8][1]~q  & ( \Instr_Reg|RsrcOut [2] & ( 
// (!\Instr_Reg|RsrcOut [3] & ((\registers|r[4][1]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[12][1]~q )) ) ) ) # ( \registers|r[8][1]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3]) # (\registers|r[0][1]~q ) ) ) ) # ( !\registers|r[8][1]~q  
// & ( !\Instr_Reg|RsrcOut [2] & ( (\registers|r[0][1]~q  & !\Instr_Reg|RsrcOut [3]) ) ) )

	.dataa(!\registers|r[0][1]~q ),
	.datab(!\registers|r[12][1]~q ),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\registers|r[4][1]~q ),
	.datae(!\registers|r[8][1]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~0 .extended_lut = "off";
defparam \muxSrc|Mux14~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \muxSrc|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y20_N33
cyclonev_lcell_comb \muxSrc|Mux14~2 (
// Equation(s):
// \muxSrc|Mux14~2_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[14][1]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[10][1]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] 
// & ( \registers|r[6][1]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[2][1]~q  ) ) )

	.dataa(!\registers|r[14][1]~q ),
	.datab(!\registers|r[10][1]~q ),
	.datac(!\registers|r[6][1]~q ),
	.datad(!\registers|r[2][1]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~2 .extended_lut = "off";
defparam \muxSrc|Mux14~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \muxSrc|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N48
cyclonev_lcell_comb \muxSrc|Mux14~4 (
// Equation(s):
// \muxSrc|Mux14~4_combout  = ( \muxSrc|Mux14~0_combout  & ( \muxSrc|Mux14~2_combout  & ( (!\Instr_Reg|RsrcOut [0]) # ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux14~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux14~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux14~0_combout  & ( \muxSrc|Mux14~2_combout  & ( (!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux14~1_combout  & (\Instr_Reg|RsrcOut [0]))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0]) # (\muxSrc|Mux14~3_combout )))) ) ) ) # ( 
// \muxSrc|Mux14~0_combout  & ( !\muxSrc|Mux14~2_combout  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0])) # (\muxSrc|Mux14~1_combout ))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0] & \muxSrc|Mux14~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux14~0_combout  & ( !\muxSrc|Mux14~2_combout  & ( (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux14~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux14~3_combout ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\muxSrc|Mux14~1_combout ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\muxSrc|Mux14~3_combout ),
	.datae(!\muxSrc|Mux14~0_combout ),
	.dataf(!\muxSrc|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux14~4 .extended_lut = "off";
defparam \muxSrc|Mux14~4 .lut_mask = 64'h0207A2A75257F2F7;
defparam \muxSrc|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000364A000000000000000000000000000000000000000000000000000000000000015C00000000000000000000000000000000000000000000000000000000002BFDF80000000000000000000000000000000000000000000000000005FFDFFDFFDFF8";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003993CE5B1100000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000E5F5E5F5E5F5E5F5E5F5A5B5A5B5A5A376FDE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016AEF60000000000000000000000000000000000000000000000000000000000006AFA0000000000000000000000000000000000000000000000000000000000006D7000000000000000000000000000000000000000000000000000000000001094CC";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a49~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] 
// & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a33~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a49~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a33~portadataout  & \memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a49~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a33~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a49~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a33~portadataout  & \memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022284A22005";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux14~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a81~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a113~portadataout ))) ) ) 
// ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a81~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a81~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a65~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a97~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a81~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a113~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [2]) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l2_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N42
cyclonev_lcell_comb \Instr_Reg|RdstOut[1]~feeder (
// Equation(s):
// \Instr_Reg|RdstOut[1]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RdstOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RdstOut[1]~feeder .extended_lut = "off";
defparam \Instr_Reg|RdstOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RdstOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N44
dffeas \Instr_Reg|RdstOut[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RdstOut[1]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RdstOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RdstOut[1] .is_wysiwyg = "true";
defparam \Instr_Reg|RdstOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y20_N35
dffeas \registers|r[6][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[6][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[6][3] .is_wysiwyg = "true";
defparam \registers|r[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N32
dffeas \registers|r[2][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[2][12]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[2][3] .is_wysiwyg = "true";
defparam \registers|r[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y20_N8
dffeas \registers|r[14][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[14][9]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[14][3] .is_wysiwyg = "true";
defparam \registers|r[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N5
dffeas \registers|r[10][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][3] .is_wysiwyg = "true";
defparam \registers|r[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N9
cyclonev_lcell_comb \muxDst|Mux12~2 (
// Equation(s):
// \muxDst|Mux12~2_combout  = ( \registers|r[10][3]~q  & ( \Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2]) # (\registers|r[14][3]~q ) ) ) ) # ( !\registers|r[10][3]~q  & ( \Instr_Reg|RdstOut [3] & ( (\registers|r[14][3]~q  & \Instr_Reg|RdstOut [2]) ) ) 
// ) # ( \registers|r[10][3]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut [2] & ((\registers|r[2][3]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][3]~q )) ) ) ) # ( !\registers|r[10][3]~q  & ( !\Instr_Reg|RdstOut [3] & ( (!\Instr_Reg|RdstOut 
// [2] & ((\registers|r[2][3]~q ))) # (\Instr_Reg|RdstOut [2] & (\registers|r[6][3]~q )) ) ) )

	.dataa(!\registers|r[6][3]~q ),
	.datab(!\registers|r[2][3]~q ),
	.datac(!\registers|r[14][3]~q ),
	.datad(!\Instr_Reg|RdstOut [2]),
	.datae(!\registers|r[10][3]~q ),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~2 .extended_lut = "off";
defparam \muxDst|Mux12~2 .lut_mask = 64'h33553355000FFF0F;
defparam \muxDst|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y22_N23
dffeas \registers|r[12][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[12][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[12][3] .is_wysiwyg = "true";
defparam \registers|r[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N14
dffeas \registers|r[8][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][3] .is_wysiwyg = "true";
defparam \registers|r[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N26
dffeas \registers|r[4][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[4][9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[4][3] .is_wysiwyg = "true";
defparam \registers|r[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N24
cyclonev_lcell_comb \muxDst|Mux12~0 (
// Equation(s):
// \muxDst|Mux12~0_combout  = ( \registers|r[4][3]~q  & ( \Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3]) # (\registers|r[12][3]~q ) ) ) ) # ( !\registers|r[4][3]~q  & ( \Instr_Reg|RdstOut [2] & ( (\registers|r[12][3]~q  & \Instr_Reg|RdstOut [3]) ) ) ) 
// # ( \registers|r[4][3]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[0][3]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[8][3]~q ))) ) ) ) # ( !\registers|r[4][3]~q  & ( !\Instr_Reg|RdstOut [2] & ( (!\Instr_Reg|RdstOut [3] 
// & (\registers|r[0][3]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[8][3]~q ))) ) ) )

	.dataa(!\registers|r[12][3]~q ),
	.datab(!\registers|r[0][3]~q ),
	.datac(!\Instr_Reg|RdstOut [3]),
	.datad(!\registers|r[8][3]~q ),
	.datae(!\registers|r[4][3]~q ),
	.dataf(!\Instr_Reg|RdstOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~0 .extended_lut = "off";
defparam \muxDst|Mux12~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \muxDst|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N54
cyclonev_lcell_comb \registers|r[5][3]~feeder (
// Equation(s):
// \registers|r[5][3]~feeder_combout  = ( \phoneCntl|mux_out[3]~137_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[3]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[5][3]~feeder .extended_lut = "off";
defparam \registers|r[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y27_N56
dffeas \registers|r[5][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[5][9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[5][3] .is_wysiwyg = "true";
defparam \registers|r[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y25_N5
dffeas \registers|r[9][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[9][14]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[9][3] .is_wysiwyg = "true";
defparam \registers|r[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N44
dffeas \registers|r[1][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][3] .is_wysiwyg = "true";
defparam \registers|r[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N32
dffeas \registers|r[13][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][3] .is_wysiwyg = "true";
defparam \registers|r[13][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y27_N3
cyclonev_lcell_comb \muxDst|Mux12~1 (
// Equation(s):
// \muxDst|Mux12~1_combout  = ( \Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[13][3]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \Instr_Reg|RdstOut [3] & ( \registers|r[9][3]~q  ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & 
// ( \registers|r[5][3]~q  ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\Instr_Reg|RdstOut [3] & ( \registers|r[1][3]~q  ) ) )

	.dataa(!\registers|r[5][3]~q ),
	.datab(!\registers|r[9][3]~q ),
	.datac(!\registers|r[1][3]~q ),
	.datad(!\registers|r[13][3]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\Instr_Reg|RdstOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~1 .extended_lut = "off";
defparam \muxDst|Mux12~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxDst|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N51
cyclonev_lcell_comb \registers|r[3][3]~feeder (
// Equation(s):
// \registers|r[3][3]~feeder_combout  = ( \phoneCntl|mux_out[3]~137_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[3]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[3][3]~feeder .extended_lut = "off";
defparam \registers|r[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y21_N53
dffeas \registers|r[3][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[3][4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[3][3] .is_wysiwyg = "true";
defparam \registers|r[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y21_N44
dffeas \registers|r[11][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[11][10]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[11][3] .is_wysiwyg = "true";
defparam \registers|r[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y20_N8
dffeas \registers|r[7][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[7][9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[7][3] .is_wysiwyg = "true";
defparam \registers|r[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y20_N20
dffeas \registers|r[15][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[15][13]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[15][3] .is_wysiwyg = "true";
defparam \registers|r[15][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y21_N45
cyclonev_lcell_comb \muxDst|Mux12~3 (
// Equation(s):
// \muxDst|Mux12~3_combout  = ( \Instr_Reg|RdstOut [2] & ( \registers|r[15][3]~q  & ( (\registers|r[7][3]~q ) # (\Instr_Reg|RdstOut [3]) ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( \registers|r[15][3]~q  & ( (!\Instr_Reg|RdstOut [3] & (\registers|r[3][3]~q )) # 
// (\Instr_Reg|RdstOut [3] & ((\registers|r[11][3]~q ))) ) ) ) # ( \Instr_Reg|RdstOut [2] & ( !\registers|r[15][3]~q  & ( (!\Instr_Reg|RdstOut [3] & \registers|r[7][3]~q ) ) ) ) # ( !\Instr_Reg|RdstOut [2] & ( !\registers|r[15][3]~q  & ( (!\Instr_Reg|RdstOut 
// [3] & (\registers|r[3][3]~q )) # (\Instr_Reg|RdstOut [3] & ((\registers|r[11][3]~q ))) ) ) )

	.dataa(!\registers|r[3][3]~q ),
	.datab(!\Instr_Reg|RdstOut [3]),
	.datac(!\registers|r[11][3]~q ),
	.datad(!\registers|r[7][3]~q ),
	.datae(!\Instr_Reg|RdstOut [2]),
	.dataf(!\registers|r[15][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~3 .extended_lut = "off";
defparam \muxDst|Mux12~3 .lut_mask = 64'h474700CC474733FF;
defparam \muxDst|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y24_N24
cyclonev_lcell_comb \muxDst|Mux12~4 (
// Equation(s):
// \muxDst|Mux12~4_combout  = ( \muxDst|Mux12~1_combout  & ( \muxDst|Mux12~3_combout  & ( ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux12~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux12~2_combout ))) # (\Instr_Reg|RdstOut [0]) ) ) ) # ( 
// !\muxDst|Mux12~1_combout  & ( \muxDst|Mux12~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux12~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux12~2_combout )))) # (\Instr_Reg|RdstOut [0] & (\Instr_Reg|RdstOut [1])) 
// ) ) ) # ( \muxDst|Mux12~1_combout  & ( !\muxDst|Mux12~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux12~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux12~2_combout )))) # (\Instr_Reg|RdstOut [0] & 
// (!\Instr_Reg|RdstOut [1])) ) ) ) # ( !\muxDst|Mux12~1_combout  & ( !\muxDst|Mux12~3_combout  & ( (!\Instr_Reg|RdstOut [0] & ((!\Instr_Reg|RdstOut [1] & ((\muxDst|Mux12~0_combout ))) # (\Instr_Reg|RdstOut [1] & (\muxDst|Mux12~2_combout )))) ) ) )

	.dataa(!\Instr_Reg|RdstOut [0]),
	.datab(!\Instr_Reg|RdstOut [1]),
	.datac(!\muxDst|Mux12~2_combout ),
	.datad(!\muxDst|Mux12~0_combout ),
	.datae(!\muxDst|Mux12~1_combout ),
	.dataf(!\muxDst|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxDst|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxDst|Mux12~4 .extended_lut = "off";
defparam \muxDst|Mux12~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \muxDst|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N54
cyclonev_lcell_comb \logicBox|Selector12~4 (
// Equation(s):
// \logicBox|Selector12~4_combout  = ( \logicBox|Add4~61_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\immMux|mux_out[3]~3_combout  $ (!\muxSrc|Mux12~4_combout )) # (\Instr_Reg|Opcode [6]))) ) ) # ( !\logicBox|Add4~61_sumout  & ( (!\Instr_Reg|Opcode [6] & 
// (!\Instr_Reg|Opcode [7] & (!\immMux|mux_out[3]~3_combout  $ (!\muxSrc|Mux12~4_combout )))) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Add4~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~4 .extended_lut = "off";
defparam \logicBox|Selector12~4 .lut_mask = 64'h600060006F006F00;
defparam \logicBox|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N6
cyclonev_lcell_comb \logicBox|Selector12~3 (
// Equation(s):
// \logicBox|Selector12~3_combout  = ( \logicBox|Add6~61_sumout  & ( \logicBox|Add3~61_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux12~4_combout  & \immMux|mux_out[3]~3_combout )) # (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & 
// ((!\Instr_Reg|Opcode [6]) # ((\immMux|mux_out[3]~3_combout )))) ) ) ) # ( !\logicBox|Add6~61_sumout  & ( \logicBox|Add3~61_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux12~4_combout  & \immMux|mux_out[3]~3_combout )) # (\Instr_Reg|Opcode [6]))) # 
// (\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6] & ((\immMux|mux_out[3]~3_combout )))) ) ) ) # ( \logicBox|Add6~61_sumout  & ( !\logicBox|Add3~61_sumout  & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & (\muxSrc|Mux12~4_combout  & 
// \immMux|mux_out[3]~3_combout ))) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # ((\immMux|mux_out[3]~3_combout )))) ) ) ) # ( !\logicBox|Add6~61_sumout  & ( !\logicBox|Add3~61_sumout  & ( (\immMux|mux_out[3]~3_combout  & ((!\Instr_Reg|Opcode [7] & 
// (!\Instr_Reg|Opcode [6] & \muxSrc|Mux12~4_combout )) # (\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6])))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(!\logicBox|Add6~61_sumout ),
	.dataf(!\logicBox|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~3 .extended_lut = "off";
defparam \logicBox|Selector12~3 .lut_mask = 64'h0019445D223B667F;
defparam \logicBox|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N0
cyclonev_lcell_comb \logicBox|Selector12~2 (
// Equation(s):
// \logicBox|Selector12~2_combout  = ( \Instr_Reg|Opcode [7] & ( \logicBox|Add10~61_sumout  & ( (\Instr_Reg|Opcode [6] & !\muxSrc|Mux12~4_combout ) ) ) ) # ( !\Instr_Reg|Opcode [7] & ( \logicBox|Add10~61_sumout  & ( (!\Instr_Reg|Opcode [6] & 
// (((!\immMux|mux_out[3]~3_combout  & !\muxSrc|Mux12~4_combout )))) # (\Instr_Reg|Opcode [6] & (!\logicBox|Add0~61_sumout )) ) ) ) # ( \Instr_Reg|Opcode [7] & ( !\logicBox|Add10~61_sumout  & ( (!\Instr_Reg|Opcode [6]) # (!\muxSrc|Mux12~4_combout ) ) ) ) # ( 
// !\Instr_Reg|Opcode [7] & ( !\logicBox|Add10~61_sumout  & ( (!\Instr_Reg|Opcode [6] & (((!\immMux|mux_out[3]~3_combout  & !\muxSrc|Mux12~4_combout )))) # (\Instr_Reg|Opcode [6] & (!\logicBox|Add0~61_sumout )) ) ) )

	.dataa(!\logicBox|Add0~61_sumout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Add10~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~2 .extended_lut = "off";
defparam \logicBox|Selector12~2 .lut_mask = 64'hE222FFCCE2223300;
defparam \logicBox|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N39
cyclonev_lcell_comb \phoneCntl|mux_out[5]~90 (
// Equation(s):
// \phoneCntl|mux_out[5]~90_combout  = ( \logicBox|Add11~1_sumout  & ( \logicBox|Add11~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add11~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~90 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~90 .lut_mask = 64'h0000000000FF00FF;
defparam \phoneCntl|mux_out[5]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N30
cyclonev_lcell_comb \logicBox|Selector3~16 (
// Equation(s):
// \logicBox|Selector3~16_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \phoneCntl|mux_out[5]~90_combout  & ( \logicBox|Selector3~0_combout  ) ) ) # ( !\logicBox|ShiftRight0~1_combout  & ( \phoneCntl|mux_out[5]~90_combout  & ( 
// \logicBox|Selector3~0_combout  ) ) ) # ( \logicBox|ShiftRight0~1_combout  & ( !\phoneCntl|mux_out[5]~90_combout  & ( (\logicBox|Selector3~0_combout  & (((!\logicBox|ShiftRight0~0_combout ) # (\logicBox|Add11~9_sumout )) # (\logicBox|Add11~5_sumout ))) ) ) 
// ) # ( !\logicBox|ShiftRight0~1_combout  & ( !\phoneCntl|mux_out[5]~90_combout  & ( \logicBox|Selector3~0_combout  ) ) )

	.dataa(!\logicBox|Add11~5_sumout ),
	.datab(!\logicBox|Selector3~0_combout ),
	.datac(!\logicBox|ShiftRight0~0_combout ),
	.datad(!\logicBox|Add11~9_sumout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\phoneCntl|mux_out[5]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~16 .extended_lut = "off";
defparam \logicBox|Selector3~16 .lut_mask = 64'h3333313333333333;
defparam \logicBox|Selector3~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N18
cyclonev_lcell_comb \logicBox|ShiftRight0~13 (
// Equation(s):
// \logicBox|ShiftRight0~13_combout  = ( \logicBox|ShiftRight1~6_combout  & ( \logicBox|Add11~1_sumout  & ( (\logicBox|ShiftRight1~11_combout ) # (\logicBox|Add11~57_sumout ) ) ) ) # ( !\logicBox|ShiftRight1~6_combout  & ( \logicBox|Add11~1_sumout  & ( 
// (!\logicBox|Add11~57_sumout  & \logicBox|ShiftRight1~11_combout ) ) ) ) # ( \logicBox|ShiftRight1~6_combout  & ( !\logicBox|Add11~1_sumout  & ( (!\logicBox|Add11~57_sumout  & ((\logicBox|ShiftRight1~16_combout ))) # (\logicBox|Add11~57_sumout  & 
// (\logicBox|ShiftRight1~10_combout )) ) ) ) # ( !\logicBox|ShiftRight1~6_combout  & ( !\logicBox|Add11~1_sumout  & ( (!\logicBox|Add11~57_sumout  & ((\logicBox|ShiftRight1~16_combout ))) # (\logicBox|Add11~57_sumout  & (\logicBox|ShiftRight1~10_combout )) 
// ) ) )

	.dataa(!\logicBox|ShiftRight1~10_combout ),
	.datab(!\logicBox|Add11~57_sumout ),
	.datac(!\logicBox|ShiftRight1~11_combout ),
	.datad(!\logicBox|ShiftRight1~16_combout ),
	.datae(!\logicBox|ShiftRight1~6_combout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~13 .extended_lut = "off";
defparam \logicBox|ShiftRight0~13 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \logicBox|ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N9
cyclonev_lcell_comb \logicBox|Selector4~19 (
// Equation(s):
// \logicBox|Selector4~19_combout  = ( \logicBox|Selector4~4_combout  & ( (\logicBox|Add11~13_sumout ) # (\logicBox|ShiftRight0~13_combout ) ) ) # ( !\logicBox|Selector4~4_combout  & ( (\logicBox|ShiftRight0~13_combout  & !\logicBox|Add11~13_sumout ) ) )

	.dataa(!\logicBox|ShiftRight0~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add11~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~19 .extended_lut = "off";
defparam \logicBox|Selector4~19 .lut_mask = 64'h5500550055FF55FF;
defparam \logicBox|Selector4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N12
cyclonev_lcell_comb \logicBox|Selector4~20 (
// Equation(s):
// \logicBox|Selector4~20_combout  = ( \logicBox|ShiftRight0~3_combout  & ( !\logicBox|Add11~29_sumout  & ( (\logicBox|ShiftRight0~1_combout  & (\logicBox|Selector4~19_combout  & (!\logicBox|Add11~5_sumout  & !\logicBox|Add11~9_sumout ))) ) ) )

	.dataa(!\logicBox|ShiftRight0~1_combout ),
	.datab(!\logicBox|Selector4~19_combout ),
	.datac(!\logicBox|Add11~5_sumout ),
	.datad(!\logicBox|Add11~9_sumout ),
	.datae(!\logicBox|ShiftRight0~3_combout ),
	.dataf(!\logicBox|Add11~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~20 .extended_lut = "off";
defparam \logicBox|Selector4~20 .lut_mask = 64'h0000100000000000;
defparam \logicBox|Selector4~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N57
cyclonev_lcell_comb \logicBox|Selector4~21 (
// Equation(s):
// \logicBox|Selector4~21_combout  = ( \logicBox|Add1~61_sumout  & ( (\muxSrc|Mux12~4_combout ) # (\Instr_Reg|ImmOut [5]) ) ) # ( !\logicBox|Add1~61_sumout  & ( (!\Instr_Reg|ImmOut [5] & \muxSrc|Mux12~4_combout ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(gnd),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~21 .extended_lut = "off";
defparam \logicBox|Selector4~21 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \logicBox|Selector4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N0
cyclonev_lcell_comb \logicBox|Selector4~25 (
// Equation(s):
// \logicBox|Selector4~25_combout  = ( !\Instr_Reg|Opcode [7] & ( (((\logicBox|Selector4~21_combout ))) ) ) # ( \Instr_Reg|Opcode [7] & ( (!\immMux|mux_out[15]~5_combout  & (\logicBox|ShiftLeft0~20_combout  & (\logicBox|Selector7~13_combout ))) # 
// (\immMux|mux_out[15]~5_combout  & ((((\logicBox|ShiftLeft0~20_combout  & \logicBox|Selector7~13_combout )) # (\logicBox|Selector4~20_combout )) # (\logicBox|Selector3~16_combout ))) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\logicBox|ShiftLeft0~20_combout ),
	.datac(!\logicBox|Selector7~13_combout ),
	.datad(!\logicBox|Selector3~16_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector4~20_combout ),
	.datag(!\logicBox|Selector4~21_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~25 .extended_lut = "on";
defparam \logicBox|Selector4~25 .lut_mask = 64'h0F0F03570F0F5757;
defparam \logicBox|Selector4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N36
cyclonev_lcell_comb \logicBox|Selector12~8 (
// Equation(s):
// \logicBox|Selector12~8_combout  = ( !\Instr_Reg|Opcode [6] & ( (((!\Instr_Reg|ImmOut [4] & (\logicBox|Selector4~25_combout )) # (\Instr_Reg|ImmOut [4] & ((\muxSrc|Mux12~4_combout ))))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// (!\Instr_Reg|ImmOut [7] & ((!\logicBox|Selector3~6_combout  & (\immMux|mux_out[3]~3_combout )) # (\logicBox|Selector3~6_combout  & (((\muxSrc|Mux12~4_combout )))))) # (\Instr_Reg|ImmOut [7] & ((((\muxSrc|Mux12~4_combout ))))) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\logicBox|Selector3~6_combout ),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(!\logicBox|Selector4~25_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~8 .extended_lut = "on";
defparam \logicBox|Selector12~8 .lut_mask = 64'h5F5F087F55FF087F;
defparam \logicBox|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N30
cyclonev_lcell_comb \logicBox|Selector12~7 (
// Equation(s):
// \logicBox|Selector12~7_combout  = ( \logicBox|Selector12~8_combout  & ( \logicBox|Add2~61_sumout  & ( (((!\Instr_Reg|ImmOut [4]) # (\logicBox|Add1~61_sumout )) # (\Instr_Reg|Opcode [7])) # (\Instr_Reg|ImmOut [5]) ) ) ) # ( !\logicBox|Selector12~8_combout  
// & ( \logicBox|Add2~61_sumout  & ( (!\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [4] & ((\logicBox|Add1~61_sumout ) # (\Instr_Reg|ImmOut [5])))) ) ) ) # ( \logicBox|Selector12~8_combout  & ( !\logicBox|Add2~61_sumout  & ( ((!\Instr_Reg|ImmOut [4]) # 
// ((!\Instr_Reg|ImmOut [5] & \logicBox|Add1~61_sumout ))) # (\Instr_Reg|Opcode [7]) ) ) ) # ( !\logicBox|Selector12~8_combout  & ( !\logicBox|Add2~61_sumout  & ( (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [4] & 
// \logicBox|Add1~61_sumout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Add1~61_sumout ),
	.datae(!\logicBox|Selector12~8_combout ),
	.dataf(!\logicBox|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~7 .extended_lut = "off";
defparam \logicBox|Selector12~7 .lut_mask = 64'h0008F3FB040CF7FF;
defparam \logicBox|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N18
cyclonev_lcell_comb \logicBox|Selector4~15 (
// Equation(s):
// \logicBox|Selector4~15_combout  = ( \muxSrc|Mux0~4_combout  & ( (\immMux|mux_out[2]~4_combout  & (((!\immMux|mux_out[1]~2_combout  & !\immMux|mux_out[0]~1_combout )) # (\Instr_Reg|ImmOut [5]))) ) )

	.dataa(!\immMux|mux_out[1]~2_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~15 .extended_lut = "off";
defparam \logicBox|Selector4~15 .lut_mask = 64'h0000000023032303;
defparam \logicBox|Selector4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N0
cyclonev_lcell_comb \logicBox|ShiftRight1~19 (
// Equation(s):
// \logicBox|ShiftRight1~19_combout  = ( \immMux|mux_out[1]~2_combout  & ( \logicBox|ShiftRight1~10_combout  & ( (!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftRight1~6_combout ) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( 
// \logicBox|ShiftRight1~10_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftRight1~16_combout )) # (\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftRight1~11_combout ))) ) ) ) # ( \immMux|mux_out[1]~2_combout  & ( 
// !\logicBox|ShiftRight1~10_combout  & ( (\immMux|mux_out[2]~4_combout  & \logicBox|ShiftRight1~6_combout ) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\logicBox|ShiftRight1~10_combout  & ( (!\immMux|mux_out[2]~4_combout  & 
// (\logicBox|ShiftRight1~16_combout )) # (\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftRight1~11_combout ))) ) ) )

	.dataa(!\logicBox|ShiftRight1~16_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|ShiftRight1~11_combout ),
	.datad(!\logicBox|ShiftRight1~6_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\logicBox|ShiftRight1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~19 .extended_lut = "off";
defparam \logicBox|ShiftRight1~19 .lut_mask = 64'h474700334747CCFF;
defparam \logicBox|ShiftRight1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N24
cyclonev_lcell_comb \logicBox|Selector4~16 (
// Equation(s):
// \logicBox|Selector4~16_combout  = ( \logicBox|ShiftRight3~3_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((!\logicBox|ShiftRight1~19_combout )))) # (\immMux|mux_out[3]~3_combout  & (\immMux|mux_out[2]~4_combout  & (!\logicBox|Selector4~15_combout ))) ) 
// ) # ( !\logicBox|ShiftRight3~3_combout  & ( (!\immMux|mux_out[3]~3_combout  & ((!\logicBox|ShiftRight1~19_combout ))) # (\immMux|mux_out[3]~3_combout  & (!\logicBox|Selector4~15_combout )) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\logicBox|Selector4~15_combout ),
	.datad(!\logicBox|ShiftRight1~19_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~16 .extended_lut = "off";
defparam \logicBox|Selector4~16 .lut_mask = 64'hFA50FA50BA10BA10;
defparam \logicBox|Selector4~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N45
cyclonev_lcell_comb \logicBox|Selector4~17 (
// Equation(s):
// \logicBox|Selector4~17_combout  = ( \logicBox|ShiftLeft0~20_combout  & ( \logicBox|Selector4~16_combout  & ( (\Instr_Reg|Opcode [7] & (!\Instr_Reg|ImmOut [4] & \phoneCntl|mux_out[13]~0_combout )) ) ) ) # ( \logicBox|ShiftLeft0~20_combout  & ( 
// !\logicBox|Selector4~16_combout  & ( (\Instr_Reg|Opcode [7] & ((\phoneCntl|mux_out[13]~0_combout ) # (\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|ShiftLeft0~20_combout  & ( !\logicBox|Selector4~16_combout  & ( (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut 
// [4]) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(gnd),
	.datad(!\phoneCntl|mux_out[13]~0_combout ),
	.datae(!\logicBox|ShiftLeft0~20_combout ),
	.dataf(!\logicBox|Selector4~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~17 .extended_lut = "off";
defparam \logicBox|Selector4~17 .lut_mask = 64'h1111115500000044;
defparam \logicBox|Selector4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N54
cyclonev_lcell_comb \logicBox|Selector4~22 (
// Equation(s):
// \logicBox|Selector4~22_combout  = ( \muxSrc|Mux12~4_combout  & ( (!\logicBox|Selector4~17_combout  & ((!\immMux|mux_out[3]~3_combout  $ (\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7]))) ) ) # ( !\muxSrc|Mux12~4_combout  & ( 
// (!\logicBox|Selector4~17_combout  & ((!\immMux|mux_out[3]~3_combout ) # ((!\Instr_Reg|ImmOut [5]) # (\Instr_Reg|Opcode [7])))) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\logicBox|Selector4~17_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~22 .extended_lut = "off";
defparam \logicBox|Selector4~22 .lut_mask = 64'hEF00EF009F009F00;
defparam \logicBox|Selector4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N57
cyclonev_lcell_comb \logicBox|Selector4~18 (
// Equation(s):
// \logicBox|Selector4~18_combout  = ( !\logicBox|Selector4~17_combout  & ( ((!\muxSrc|Mux12~4_combout  & ((!\immMux|mux_out[3]~3_combout ) # (!\Instr_Reg|ImmOut [5])))) # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Selector4~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector4~18 .extended_lut = "off";
defparam \logicBox|Selector4~18 .lut_mask = 64'hCF8FCF8F00000000;
defparam \logicBox|Selector4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N24
cyclonev_lcell_comb \logicBox|Selector12~0 (
// Equation(s):
// \logicBox|Selector12~0_combout  = ( \logicBox|Add5~61_sumout  & ( \logicBox|Add8~61_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux12~4_combout )))) # (\flags|flags_out[0]~0_combout  & ((!\Instr_Reg|ImmOut [5]) # ((!\Instr_Reg|ImmOut [4])))) 
// ) ) ) # ( !\logicBox|Add5~61_sumout  & ( \logicBox|Add8~61_sumout  & ( (!\flags|flags_out[0]~0_combout  & (\muxSrc|Mux12~4_combout )) # (\flags|flags_out[0]~0_combout  & ((!\Instr_Reg|ImmOut [4]))) ) ) ) # ( \logicBox|Add5~61_sumout  & ( 
// !\logicBox|Add8~61_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux12~4_combout )))) # (\flags|flags_out[0]~0_combout  & (!\Instr_Reg|ImmOut [5] & ((\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|Add5~61_sumout  & ( !\logicBox|Add8~61_sumout  
// & ( (\muxSrc|Mux12~4_combout  & !\flags|flags_out[0]~0_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\muxSrc|Mux12~4_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\flags|flags_out[0]~0_combout ),
	.datae(!\logicBox|Add5~61_sumout ),
	.dataf(!\logicBox|Add8~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~0 .extended_lut = "off";
defparam \logicBox|Selector12~0 .lut_mask = 64'h3300330A33F033FA;
defparam \logicBox|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N42
cyclonev_lcell_comb \logicBox|Selector12~6 (
// Equation(s):
// \logicBox|Selector12~6_combout  = ( \logicBox|Selector4~18_combout  & ( \logicBox|Selector12~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector4~22_combout )))) ) ) ) # ( 
// !\logicBox|Selector4~18_combout  & ( \logicBox|Selector12~0_combout  & ( (\Instr_Reg|ImmOut [4] & (\logicBox|Selector4~22_combout  & (!\Instr_Reg|ImmOut [7] & !\Instr_Reg|Opcode [6]))) ) ) ) # ( \logicBox|Selector4~18_combout  & ( 
// !\logicBox|Selector12~0_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # ((\Instr_Reg|ImmOut [7]) # (\logicBox|Selector4~22_combout )))) ) ) ) # ( !\logicBox|Selector4~18_combout  & ( !\logicBox|Selector12~0_combout  & ( 
// (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|ImmOut [4] & \logicBox|Selector4~22_combout )) # (\Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\logicBox|Selector4~22_combout ),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Selector4~18_combout ),
	.dataf(!\logicBox|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~6 .extended_lut = "off";
defparam \logicBox|Selector12~6 .lut_mask = 64'h1F00BF001000B000;
defparam \logicBox|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N12
cyclonev_lcell_comb \logicBox|Selector12~1 (
// Equation(s):
// \logicBox|Selector12~1_combout  = ( \logicBox|Selector12~8_combout  & ( \logicBox|Selector12~6_combout  & ( (!\Instr_Reg|ImmOut [7] & (((\Instr_Reg|ImmOut [6] & \logicBox|Selector12~7_combout )) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( 
// !\logicBox|Selector12~8_combout  & ( \logicBox|Selector12~6_combout  & ( (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [6] & (!\Instr_Reg|Opcode [6] & \logicBox|Selector12~7_combout ))) ) ) ) # ( \logicBox|Selector12~8_combout  & ( 
// !\logicBox|Selector12~6_combout  & ( ((!\Instr_Reg|ImmOut [6]) # ((\logicBox|Selector12~7_combout ) # (\Instr_Reg|Opcode [6]))) # (\Instr_Reg|ImmOut [7]) ) ) ) # ( !\logicBox|Selector12~8_combout  & ( !\logicBox|Selector12~6_combout  & ( 
// (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [6]) # (\logicBox|Selector12~7_combout )))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\logicBox|Selector12~7_combout ),
	.datae(!\logicBox|Selector12~8_combout ),
	.dataf(!\logicBox|Selector12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~1 .extended_lut = "off";
defparam \logicBox|Selector12~1 .lut_mask = 64'h80A0DFFF00200A2A;
defparam \logicBox|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N48
cyclonev_lcell_comb \logicBox|Selector12~5 (
// Equation(s):
// \logicBox|Selector12~5_combout  = ( \logicBox|Selector12~2_combout  & ( \logicBox|Selector12~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((!\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector12~3_combout ))) 
// # (\Instr_Reg|Opcode [5] & (\logicBox|Selector12~4_combout )))) ) ) ) # ( !\logicBox|Selector12~2_combout  & ( \logicBox|Selector12~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector12~3_combout ))) # 
// (\Instr_Reg|Opcode [5] & (\logicBox|Selector12~4_combout ))) ) ) ) # ( \logicBox|Selector12~2_combout  & ( !\logicBox|Selector12~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector12~3_combout ))) # (\Instr_Reg|Opcode 
// [5] & (\logicBox|Selector12~4_combout )))) ) ) ) # ( !\logicBox|Selector12~2_combout  & ( !\logicBox|Selector12~1_combout  & ( (!\Instr_Reg|Opcode [4] & (((\Instr_Reg|Opcode [5])))) # (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector12~3_combout ))) # (\Instr_Reg|Opcode [5] & (\logicBox|Selector12~4_combout )))) ) ) )

	.dataa(!\logicBox|Selector12~4_combout ),
	.datab(!\logicBox|Selector12~3_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector12~2_combout ),
	.dataf(!\logicBox|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector12~5 .extended_lut = "off";
defparam \logicBox|Selector12~5 .lut_mask = 64'h03F50305F3F5F305;
defparam \logicBox|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N9
cyclonev_lcell_comb \phoneCntl|mux_out[3]~137 (
// Equation(s):
// \phoneCntl|mux_out[3]~137_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( \logicBox|Selector12~5_combout  & ( (!\state_machine|state_counter.1000~q ) # (\in_4~input_o ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( \logicBox|Selector12~5_combout  & ( (!\state_machine|state_counter.1000~q  & (!\state_machine|state_counter.0101~q )) # (\state_machine|state_counter.1000~q  & ((\in_4~input_o ))) 
// ) ) ) # ( \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( !\logicBox|Selector12~5_combout  & ( (!\state_machine|state_counter.1000~q  & (\state_machine|state_counter.0101~q )) # (\state_machine|state_counter.1000~q  & 
// ((\in_4~input_o ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & ( !\logicBox|Selector12~5_combout  & ( (\in_4~input_o  & \state_machine|state_counter.1000~q ) ) ) )

	.dataa(gnd),
	.datab(!\state_machine|state_counter.0101~q ),
	.datac(!\in_4~input_o ),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\logicBox|Selector12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[3]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[3]~137 .extended_lut = "off";
defparam \phoneCntl|mux_out[3]~137 .lut_mask = 64'h000F330FCC0FFF0F;
defparam \phoneCntl|mux_out[3]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y22_N8
dffeas \registers|r[0][3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[3]~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][3] .is_wysiwyg = "true";
defparam \registers|r[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N9
cyclonev_lcell_comb \muxSrc|Mux12~0 (
// Equation(s):
// \muxSrc|Mux12~0_combout  = ( \registers|r[12][3]~q  & ( \registers|r[4][3]~q  & ( ((!\Instr_Reg|RsrcOut [3] & (\registers|r[0][3]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[8][3]~q )))) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( !\registers|r[12][3]~q  & ( 
// \registers|r[4][3]~q  & ( (!\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2])) # (\registers|r[0][3]~q ))) # (\Instr_Reg|RsrcOut [3] & (((\registers|r[8][3]~q  & !\Instr_Reg|RsrcOut [2])))) ) ) ) # ( \registers|r[12][3]~q  & ( !\registers|r[4][3]~q  & ( 
// (!\Instr_Reg|RsrcOut [3] & (\registers|r[0][3]~q  & ((!\Instr_Reg|RsrcOut [2])))) # (\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2]) # (\registers|r[8][3]~q )))) ) ) ) # ( !\registers|r[12][3]~q  & ( !\registers|r[4][3]~q  & ( (!\Instr_Reg|RsrcOut [2] 
// & ((!\Instr_Reg|RsrcOut [3] & (\registers|r[0][3]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[8][3]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\registers|r[0][3]~q ),
	.datac(!\registers|r[8][3]~q ),
	.datad(!\Instr_Reg|RsrcOut [2]),
	.datae(!\registers|r[12][3]~q ),
	.dataf(!\registers|r[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~0 .extended_lut = "off";
defparam \muxSrc|Mux12~0 .lut_mask = 64'h2700275527AA27FF;
defparam \muxSrc|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N6
cyclonev_lcell_comb \muxSrc|Mux12~1 (
// Equation(s):
// \muxSrc|Mux12~1_combout  = ( \Instr_Reg|RsrcOut [3] & ( \registers|r[5][3]~q  & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[9][3]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[13][3]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[5][3]~q  & ( 
// (\registers|r[1][3]~q ) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\registers|r[5][3]~q  & ( (!\Instr_Reg|RsrcOut [2] & ((\registers|r[9][3]~q ))) # (\Instr_Reg|RsrcOut [2] & (\registers|r[13][3]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut 
// [3] & ( !\registers|r[5][3]~q  & ( (!\Instr_Reg|RsrcOut [2] & \registers|r[1][3]~q ) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\registers|r[13][3]~q ),
	.datac(!\registers|r[9][3]~q ),
	.datad(!\registers|r[1][3]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\registers|r[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~1 .extended_lut = "off";
defparam \muxSrc|Mux12~1 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \muxSrc|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N21
cyclonev_lcell_comb \muxSrc|Mux12~3 (
// Equation(s):
// \muxSrc|Mux12~3_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[15][3]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[7][3]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & 
// ( \registers|r[11][3]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[3][3]~q  ) ) )

	.dataa(!\registers|r[15][3]~q ),
	.datab(!\registers|r[7][3]~q ),
	.datac(!\registers|r[3][3]~q ),
	.datad(!\registers|r[11][3]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~3 .extended_lut = "off";
defparam \muxSrc|Mux12~3 .lut_mask = 64'h0F0F00FF33335555;
defparam \muxSrc|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N33
cyclonev_lcell_comb \muxSrc|Mux12~2 (
// Equation(s):
// \muxSrc|Mux12~2_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[14][3]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[6][3]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & 
// ( \registers|r[10][3]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[2][3]~q  ) ) )

	.dataa(!\registers|r[10][3]~q ),
	.datab(!\registers|r[6][3]~q ),
	.datac(!\registers|r[2][3]~q ),
	.datad(!\registers|r[14][3]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~2 .extended_lut = "off";
defparam \muxSrc|Mux12~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxSrc|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N54
cyclonev_lcell_comb \muxSrc|Mux12~4 (
// Equation(s):
// \muxSrc|Mux12~4_combout  = ( \muxSrc|Mux12~3_combout  & ( \muxSrc|Mux12~2_combout  & ( ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~0_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux12~1_combout )))) # (\Instr_Reg|RsrcOut [1]) ) ) ) # ( 
// !\muxSrc|Mux12~3_combout  & ( \muxSrc|Mux12~2_combout  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~0_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux12~1_combout ))))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut 
// [0])))) ) ) ) # ( \muxSrc|Mux12~3_combout  & ( !\muxSrc|Mux12~2_combout  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~0_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux12~1_combout ))))) # (\Instr_Reg|RsrcOut [1] & 
// (((\Instr_Reg|RsrcOut [0])))) ) ) ) # ( !\muxSrc|Mux12~3_combout  & ( !\muxSrc|Mux12~2_combout  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\muxSrc|Mux12~0_combout )) # (\Instr_Reg|RsrcOut [0] & ((\muxSrc|Mux12~1_combout ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\muxSrc|Mux12~0_combout ),
	.datac(!\muxSrc|Mux12~1_combout ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\muxSrc|Mux12~3_combout ),
	.dataf(!\muxSrc|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux12~4 .extended_lut = "off";
defparam \muxSrc|Mux12~4 .lut_mask = 64'h220A225F770A775F;
defparam \muxSrc|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2248A2005";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N9
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a67~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # (\memory|ram_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a67~portadataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a115~portadataout  & \memory|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a83~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a67~portadataout  & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a115~portadataout  & \memory|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h220522AF770577AF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004480000000000000000000000000000000000000000000000000000000000000148000000000000000000000000000000000000000000000000000000000009B7B40000000000000000000000000000000000000000000000000002DB6DB6DB6DB4";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000359A73978180000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000362426242634363436242624263436209068C400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001584D0000000000000000000000000000000000000000000000000000000000000423200000000000000000000000000000000000000000000000000000000000041180000000000000000000000000000000000000000000000000000000000529408";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux12~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N0
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a35~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a51~portadataout ))) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a35~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) ) # 
// ( \memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a35~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a35~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a51~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N3
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l2_w3_n1_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N26
dffeas \Instr_Reg|ImmOut[3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[3] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y21_N36
cyclonev_lcell_comb \immMux|mux_out[3]~3 (
// Equation(s):
// \immMux|mux_out[3]~3_combout  = ( \muxDst|Mux12~4_combout  & ( (!\state_machine|state_counter.0010~q ) # ((!\state_machine|always1~0_combout ) # (\Instr_Reg|ImmOut [3])) ) ) # ( !\muxDst|Mux12~4_combout  & ( (\state_machine|state_counter.0010~q  & 
// (\Instr_Reg|ImmOut [3] & \state_machine|always1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|ImmOut [3]),
	.datad(!\state_machine|always1~0_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[3]~3 .extended_lut = "off";
defparam \immMux|mux_out[3]~3 .lut_mask = 64'h00030003FFCFFFCF;
defparam \immMux|mux_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N9
cyclonev_lcell_comb \phoneCntl|mux_out[13]~0 (
// Equation(s):
// \phoneCntl|mux_out[13]~0_combout  = ( !\immMux|mux_out[2]~4_combout  & ( !\immMux|mux_out[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[13]~0 .extended_lut = "off";
defparam \phoneCntl|mux_out[13]~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \phoneCntl|mux_out[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N18
cyclonev_lcell_comb \phoneCntl|mux_out[5]~107 (
// Equation(s):
// \phoneCntl|mux_out[5]~107_combout  = ( \Instr_Reg|Opcode [7] & ( (!\Instr_Reg|ImmOut [6] & ((\phoneCntl|mux_out[13]~0_combout ))) # (\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [4])) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\phoneCntl|mux_out[13]~0_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~107 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~107 .lut_mask = 64'h0000000030FC30FC;
defparam \phoneCntl|mux_out[5]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N0
cyclonev_lcell_comb \phoneCntl|mux_out[5]~106 (
// Equation(s):
// \phoneCntl|mux_out[5]~106_combout  = ( !\logicBox|Add11~13_sumout  & ( \logicBox|ShiftRight0~6_combout  & ( (\immMux|mux_out[15]~5_combout  & (\Instr_Reg|ImmOut [6] & (\logicBox|ShiftRight0~4_combout  & !\logicBox|Add11~1_sumout ))) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\Instr_Reg|ImmOut [6]),
	.datac(!\logicBox|ShiftRight0~4_combout ),
	.datad(!\logicBox|Add11~1_sumout ),
	.datae(!\logicBox|Add11~13_sumout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~106 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~106 .lut_mask = 64'h0000000001000000;
defparam \phoneCntl|mux_out[5]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N42
cyclonev_lcell_comb \phoneCntl|mux_out[5]~118 (
// Equation(s):
// \phoneCntl|mux_out[5]~118_combout  = ( \phoneCntl|mux_out[5]~106_combout  & ( \phoneCntl|mux_out[5]~31_combout  & ( (!\phoneCntl|mux_out[5]~93_combout  & (((!\phoneCntl|mux_out[13]~117_combout ) # (\phoneCntl|mux_out[5]~107_combout )))) # 
// (\phoneCntl|mux_out[5]~93_combout  & (\Instr_Reg|ImmOut [4] & ((!\phoneCntl|mux_out[13]~117_combout ) # (\phoneCntl|mux_out[5]~107_combout )))) ) ) ) # ( !\phoneCntl|mux_out[5]~106_combout  & ( \phoneCntl|mux_out[5]~31_combout  & ( (!\Instr_Reg|ImmOut [4] 
// & (!\phoneCntl|mux_out[5]~93_combout  & (!\phoneCntl|mux_out[13]~117_combout ))) # (\Instr_Reg|ImmOut [4] & (((!\phoneCntl|mux_out[13]~117_combout ) # (\phoneCntl|mux_out[5]~107_combout )))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~93_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\phoneCntl|mux_out[13]~117_combout ),
	.datad(!\phoneCntl|mux_out[5]~107_combout ),
	.datae(!\phoneCntl|mux_out[5]~106_combout ),
	.dataf(!\phoneCntl|mux_out[5]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~118 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~118 .lut_mask = 64'h00000000B0B3B0BB;
defparam \phoneCntl|mux_out[5]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N12
cyclonev_lcell_comb \phoneCntl|mux_out[5]~119 (
// Equation(s):
// \phoneCntl|mux_out[5]~119_combout  = ( \phoneCntl|mux_out[5]~118_combout  & ( !\Instr_Reg|Opcode [4] & ( (!\state_machine|state_counter.0101~q  & (\Instr_Reg|Opcode [5] & (!\Instr_Reg|Opcode [6] $ (\Instr_Reg|Opcode [7])))) ) ) ) # ( 
// !\phoneCntl|mux_out[5]~118_combout  & ( !\Instr_Reg|Opcode [4] & ( (!\state_machine|state_counter.0101~q  & ((!\Instr_Reg|Opcode [5]) # (!\Instr_Reg|Opcode [6] $ (\Instr_Reg|Opcode [7])))) ) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\phoneCntl|mux_out[5]~118_combout ),
	.dataf(!\Instr_Reg|Opcode [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~119 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~119 .lut_mask = 64'hA8A2080200000000;
defparam \phoneCntl|mux_out[5]~119 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \in_2~input (
	.i(in_2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_2~input_o ));
// synopsys translate_off
defparam \in_2~input .bus_hold = "false";
defparam \in_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N0
cyclonev_lcell_comb \phoneCntl|mux_out[5]~122 (
// Equation(s):
// \phoneCntl|mux_out[5]~122_combout  = ( \phoneCntl|mux_out[5]~121_combout  & ( \phoneCntl|mux_out[5]~119_combout  & ( (!\state_machine|state_counter.1000~q  & ((\immMux|mux_out[5]~6_combout ) # (\muxSrc|Mux10~4_combout ))) ) ) ) # ( 
// !\phoneCntl|mux_out[5]~121_combout  & ( \phoneCntl|mux_out[5]~119_combout  & ( (!\state_machine|state_counter.1000~q  & \muxSrc|Mux10~4_combout ) ) ) ) # ( !\phoneCntl|mux_out[5]~121_combout  & ( !\phoneCntl|mux_out[5]~119_combout  & ( 
// (!\state_machine|state_counter.1000~q  & \memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\state_machine|state_counter.1000~q ),
	.datab(!\muxSrc|Mux10~4_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\immMux|mux_out[5]~6_combout ),
	.datae(!\phoneCntl|mux_out[5]~121_combout ),
	.dataf(!\phoneCntl|mux_out[5]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~122 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~122 .lut_mask = 64'h0A0A0000222222AA;
defparam \phoneCntl|mux_out[5]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \phoneCntl|mux_out[5]~92 (
// Equation(s):
// \phoneCntl|mux_out[5]~92_combout  = ( \Instr_Reg|Opcode [4] & ( !\Instr_Reg|Opcode [6] & ( !\Instr_Reg|Opcode [7] ) ) ) # ( !\Instr_Reg|Opcode [4] & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [6] & 
// !\Instr_Reg|Opcode [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\Instr_Reg|Opcode [4]),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~92 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~92 .lut_mask = 64'h8000FF0000000000;
defparam \phoneCntl|mux_out[5]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \phoneCntl|mux_out[5]~95 (
// Equation(s):
// \phoneCntl|mux_out[5]~95_combout  = ( \Instr_Reg|Opcode [7] & ( (!\Instr_Reg|Opcode [5] & !\phoneCntl|mux_out[5]~92_combout ) ) ) # ( !\Instr_Reg|Opcode [7] & ( (!\Instr_Reg|Opcode [5] & (!\phoneCntl|mux_out[5]~92_combout )) # (\Instr_Reg|Opcode [5] & 
// (((!\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [4])))) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\phoneCntl|mux_out[5]~92_combout ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~95 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~95 .lut_mask = 64'h88D888D888888888;
defparam \phoneCntl|mux_out[5]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \phoneCntl|mux_out[5]~94 (
// Equation(s):
// \phoneCntl|mux_out[5]~94_combout  = ( \phoneCntl|mux_out[5]~93_combout  & ( (!\Instr_Reg|Opcode [5] & ((\Instr_Reg|Opcode [4]) # (\phoneCntl|mux_out[5]~92_combout ))) ) ) # ( !\phoneCntl|mux_out[5]~93_combout  & ( !\Instr_Reg|Opcode [5] ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\phoneCntl|mux_out[5]~92_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[5]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~94 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~94 .lut_mask = 64'hAAAAAAAA2A2A2A2A;
defparam \phoneCntl|mux_out[5]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N54
cyclonev_lcell_comb \phoneCntl|mux_out[5]~96 (
// Equation(s):
// \phoneCntl|mux_out[5]~96_combout  = ( \logicBox|Add0~37_sumout  & ( \logicBox|Add10~37_sumout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6] & \logicBox|Add4~37_sumout ))) ) ) ) # ( !\logicBox|Add0~37_sumout  & ( 
// \logicBox|Add10~37_sumout  & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & (\logicBox|Add4~37_sumout  & \Instr_Reg|Opcode [4]))) ) ) ) # ( \logicBox|Add0~37_sumout  & ( 
// !\logicBox|Add10~37_sumout  & ( (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [7] & \logicBox|Add4~37_sumout )))) ) ) ) # ( !\logicBox|Add0~37_sumout  & ( !\logicBox|Add10~37_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// (\Instr_Reg|Opcode [6] & (\logicBox|Add4~37_sumout  & \Instr_Reg|Opcode [4]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\logicBox|Add4~37_sumout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Add0~37_sumout ),
	.dataf(!\logicBox|Add10~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~96 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~96 .lut_mask = 64'h00023302CC02FF02;
defparam \phoneCntl|mux_out[5]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N33
cyclonev_lcell_comb \phoneCntl|mux_out[5]~114 (
// Equation(s):
// \phoneCntl|mux_out[5]~114_combout  = ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & \Instr_Reg|Opcode [4]) ) ) # ( !\Instr_Reg|Opcode [6] & ( !\Instr_Reg|Opcode [4] ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~114 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~114 .lut_mask = 64'hFF00FF0000AA00AA;
defparam \phoneCntl|mux_out[5]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N24
cyclonev_lcell_comb \phoneCntl|mux_out[5]~142 (
// Equation(s):
// \phoneCntl|mux_out[5]~142_combout  = ( \logicBox|Add6~37_sumout  & ( \logicBox|Add3~37_sumout  & ( ((!\phoneCntl|mux_out[5]~114_combout  & ((\immMux|mux_out[5]~6_combout ))) # (\phoneCntl|mux_out[5]~114_combout  & (!\Instr_Reg|ImmOut [5]))) # 
// (\phoneCntl|mux_out[13]~27_combout ) ) ) ) # ( !\logicBox|Add6~37_sumout  & ( \logicBox|Add3~37_sumout  & ( (!\phoneCntl|mux_out[5]~114_combout  & (((\immMux|mux_out[5]~6_combout  & !\phoneCntl|mux_out[13]~27_combout )))) # 
// (\phoneCntl|mux_out[5]~114_combout  & ((!\Instr_Reg|ImmOut [5]) # ((\phoneCntl|mux_out[13]~27_combout )))) ) ) ) # ( \logicBox|Add6~37_sumout  & ( !\logicBox|Add3~37_sumout  & ( (!\phoneCntl|mux_out[5]~114_combout  & (((\phoneCntl|mux_out[13]~27_combout ) 
// # (\immMux|mux_out[5]~6_combout )))) # (\phoneCntl|mux_out[5]~114_combout  & (!\Instr_Reg|ImmOut [5] & ((!\phoneCntl|mux_out[13]~27_combout )))) ) ) ) # ( !\logicBox|Add6~37_sumout  & ( !\logicBox|Add3~37_sumout  & ( (!\phoneCntl|mux_out[13]~27_combout  & 
// ((!\phoneCntl|mux_out[5]~114_combout  & ((\immMux|mux_out[5]~6_combout ))) # (\phoneCntl|mux_out[5]~114_combout  & (!\Instr_Reg|ImmOut [5])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\phoneCntl|mux_out[5]~114_combout ),
	.datac(!\immMux|mux_out[5]~6_combout ),
	.datad(!\phoneCntl|mux_out[13]~27_combout ),
	.datae(!\logicBox|Add6~37_sumout ),
	.dataf(!\logicBox|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~142 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~142 .lut_mask = 64'h2E002ECC2E332EFF;
defparam \phoneCntl|mux_out[5]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N33
cyclonev_lcell_comb \phoneCntl|mux_out[5]~105 (
// Equation(s):
// \phoneCntl|mux_out[5]~105_combout  = ( \Instr_Reg|ImmOut [6] & ( \phoneCntl|mux_out[13]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\phoneCntl|mux_out[13]~12_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~105 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~105 .lut_mask = 64'h0000000000FF00FF;
defparam \phoneCntl|mux_out[5]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \phoneCntl|mux_out[5]~156 (
// Equation(s):
// \phoneCntl|mux_out[5]~156_combout  = ( !\Instr_Reg|ImmOut [6] & ( (!\immMux|mux_out[2]~4_combout  & (!\Instr_Reg|ImmOut [7] & (\immMux|mux_out[1]~2_combout ))) ) ) # ( \Instr_Reg|ImmOut [6] & ( ((!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [4] & 
// (!\logicBox|Add11~1_sumout  & \logicBox|Add11~57_sumout )))) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\logicBox|Add11~1_sumout ),
	.datae(!\Instr_Reg|ImmOut [6]),
	.dataf(!\logicBox|Add11~57_sumout ),
	.datag(!\immMux|mux_out[1]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~156 .extended_lut = "on";
defparam \phoneCntl|mux_out[5]~156 .lut_mask = 64'h080800000808C000;
defparam \phoneCntl|mux_out[5]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N33
cyclonev_lcell_comb \phoneCntl|mux_out[5]~109 (
// Equation(s):
// \phoneCntl|mux_out[5]~109_combout  = ( \immMux|mux_out[3]~3_combout  & ( \Instr_Reg|ImmOut [6] & ( (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [5]) ) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( \Instr_Reg|ImmOut [6] & ( (\Instr_Reg|Opcode [7] & 
// \Instr_Reg|ImmOut [5]) ) ) ) # ( \immMux|mux_out[3]~3_combout  & ( !\Instr_Reg|ImmOut [6] & ( (\immMux|mux_out[2]~4_combout  & (\Instr_Reg|Opcode [7] & \Instr_Reg|ImmOut [5])) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(gnd),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\Instr_Reg|ImmOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~109 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~109 .lut_mask = 64'h0000001100330033;
defparam \phoneCntl|mux_out[5]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N39
cyclonev_lcell_comb \phoneCntl|mux_out[5]~108 (
// Equation(s):
// \phoneCntl|mux_out[5]~108_combout  = ( \immMux|mux_out[15]~5_combout  & ( !\Instr_Reg|ImmOut [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\immMux|mux_out[15]~5_combout ),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~108 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~108 .lut_mask = 64'h0000FFFF00000000;
defparam \phoneCntl|mux_out[5]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N48
cyclonev_lcell_comb \phoneCntl|mux_out[5]~110 (
// Equation(s):
// \phoneCntl|mux_out[5]~110_combout  = ( \logicBox|ShiftRight0~4_combout  & ( \logicBox|ShiftRight0~6_combout  & ( (\phoneCntl|mux_out[5]~109_combout  & ((!\Instr_Reg|ImmOut [6]) # ((\phoneCntl|mux_out[5]~108_combout  & \phoneCntl|mux_out[5]~90_combout )))) 
// ) ) ) # ( !\logicBox|ShiftRight0~4_combout  & ( \logicBox|ShiftRight0~6_combout  & ( (\phoneCntl|mux_out[5]~109_combout  & ((!\Instr_Reg|ImmOut [6]) # (\phoneCntl|mux_out[5]~108_combout ))) ) ) ) # ( \logicBox|ShiftRight0~4_combout  & ( 
// !\logicBox|ShiftRight0~6_combout  & ( (\phoneCntl|mux_out[5]~109_combout  & ((!\Instr_Reg|ImmOut [6]) # (\phoneCntl|mux_out[5]~108_combout ))) ) ) ) # ( !\logicBox|ShiftRight0~4_combout  & ( !\logicBox|ShiftRight0~6_combout  & ( 
// (\phoneCntl|mux_out[5]~109_combout  & ((!\Instr_Reg|ImmOut [6]) # (\phoneCntl|mux_out[5]~108_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~109_combout ),
	.datab(!\phoneCntl|mux_out[5]~108_combout ),
	.datac(!\phoneCntl|mux_out[5]~90_combout ),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(!\logicBox|ShiftRight0~4_combout ),
	.dataf(!\logicBox|ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~110 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~110 .lut_mask = 64'h5511551155115501;
defparam \phoneCntl|mux_out[5]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N57
cyclonev_lcell_comb \phoneCntl|mux_out[5]~111 (
// Equation(s):
// \phoneCntl|mux_out[5]~111_combout  = ( \phoneCntl|mux_out[5]~106_combout  & ( \phoneCntl|mux_out[5]~110_combout  & ( (\phoneCntl|mux_out[5]~156_combout  & \phoneCntl|mux_out[5]~107_combout ) ) ) ) # ( !\phoneCntl|mux_out[5]~106_combout  & ( 
// \phoneCntl|mux_out[5]~110_combout  & ( (\Instr_Reg|ImmOut [4] & (\phoneCntl|mux_out[5]~156_combout  & \phoneCntl|mux_out[5]~107_combout )) ) ) ) # ( \phoneCntl|mux_out[5]~106_combout  & ( !\phoneCntl|mux_out[5]~110_combout  & ( 
// (!\phoneCntl|mux_out[5]~107_combout  & (!\phoneCntl|mux_out[13]~21_combout )) # (\phoneCntl|mux_out[5]~107_combout  & ((\phoneCntl|mux_out[5]~156_combout ))) ) ) ) # ( !\phoneCntl|mux_out[5]~106_combout  & ( !\phoneCntl|mux_out[5]~110_combout  & ( 
// (!\Instr_Reg|ImmOut [4] & (!\phoneCntl|mux_out[13]~21_combout )) # (\Instr_Reg|ImmOut [4] & ((!\phoneCntl|mux_out[5]~107_combout  & (!\phoneCntl|mux_out[13]~21_combout )) # (\phoneCntl|mux_out[5]~107_combout  & ((\phoneCntl|mux_out[5]~156_combout ))))) ) 
// ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\phoneCntl|mux_out[13]~21_combout ),
	.datac(!\phoneCntl|mux_out[5]~156_combout ),
	.datad(!\phoneCntl|mux_out[5]~107_combout ),
	.datae(!\phoneCntl|mux_out[5]~106_combout ),
	.dataf(!\phoneCntl|mux_out[5]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~111 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~111 .lut_mask = 64'hCC8DCC0F0005000F;
defparam \phoneCntl|mux_out[5]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N54
cyclonev_lcell_comb \phoneCntl|mux_out[5]~104 (
// Equation(s):
// \phoneCntl|mux_out[5]~104_combout  = ( !\phoneCntl|mux_out[13]~7_combout  & ( \Instr_Reg|ImmOut [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~104 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~104 .lut_mask = 64'h0F0F0F0F00000000;
defparam \phoneCntl|mux_out[5]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N30
cyclonev_lcell_comb \phoneCntl|mux_out[5]~112 (
// Equation(s):
// \phoneCntl|mux_out[5]~112_combout  = ( \logicBox|Selector3~11_combout  & ( \logicBox|Add11~1_sumout  & ( (\Instr_Reg|ImmOut [4] & \phoneCntl|mux_out[5]~107_combout ) ) ) ) # ( !\logicBox|Selector3~11_combout  & ( \logicBox|Add11~1_sumout  & ( 
// (\Instr_Reg|ImmOut [4] & \phoneCntl|mux_out[5]~107_combout ) ) ) ) # ( \logicBox|Selector3~11_combout  & ( !\logicBox|Add11~1_sumout  & ( (\phoneCntl|mux_out[5]~107_combout  & (((\immMux|mux_out[15]~5_combout  & \Instr_Reg|ImmOut [6])) # 
// (\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|Selector3~11_combout  & ( !\logicBox|Add11~1_sumout  & ( (\Instr_Reg|ImmOut [4] & \phoneCntl|mux_out[5]~107_combout ) ) ) )

	.dataa(!\immMux|mux_out[15]~5_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\phoneCntl|mux_out[5]~107_combout ),
	.datae(!\logicBox|Selector3~11_combout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~112 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~112 .lut_mask = 64'h0033003700330033;
defparam \phoneCntl|mux_out[5]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N15
cyclonev_lcell_comb \phoneCntl|mux_out[5]~99 (
// Equation(s):
// \phoneCntl|mux_out[5]~99_combout  = ( \Instr_Reg|ImmOut [5] & ( \logicBox|Add11~13_sumout  ) )

	.dataa(!\logicBox|Add11~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~99 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~99 .lut_mask = 64'h0000000055555555;
defparam \phoneCntl|mux_out[5]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \phoneCntl|mux_out[5]~100 (
// Equation(s):
// \phoneCntl|mux_out[5]~100_combout  = ( \state_machine|state_counter.0010~q  & ( (!\Instr_Reg|ImmOut [4] & ((!\state_machine|always1~0_combout  & (!\muxDst|Mux0~4_combout )) # (\state_machine|always1~0_combout  & ((!\Instr_Reg|ImmOut [7]))))) ) ) # ( 
// !\state_machine|state_counter.0010~q  & ( (!\muxDst|Mux0~4_combout  & !\Instr_Reg|ImmOut [4]) ) )

	.dataa(!\muxDst|Mux0~4_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\state_machine|always1~0_combout ),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~100 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~100 .lut_mask = 64'hA0A0A0A0A0C0A0C0;
defparam \phoneCntl|mux_out[5]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N36
cyclonev_lcell_comb \phoneCntl|mux_out[5]~101 (
// Equation(s):
// \phoneCntl|mux_out[5]~101_combout  = ( \logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~4_combout  & ( (!\phoneCntl|mux_out[5]~100_combout  & ((!\phoneCntl|mux_out[5]~1_combout ) # ((!\phoneCntl|mux_out[5]~90_combout  & !\logicBox|Add11~9_sumout 
// )))) ) ) ) # ( !\logicBox|ShiftRight0~1_combout  & ( \logicBox|ShiftRight0~4_combout  & ( (!\phoneCntl|mux_out[5]~100_combout  & !\phoneCntl|mux_out[5]~1_combout ) ) ) ) # ( \logicBox|ShiftRight0~1_combout  & ( !\logicBox|ShiftRight0~4_combout  & ( 
// (!\phoneCntl|mux_out[5]~100_combout  & !\phoneCntl|mux_out[5]~1_combout ) ) ) ) # ( !\logicBox|ShiftRight0~1_combout  & ( !\logicBox|ShiftRight0~4_combout  & ( (!\phoneCntl|mux_out[5]~100_combout  & !\phoneCntl|mux_out[5]~1_combout ) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~100_combout ),
	.datab(!\phoneCntl|mux_out[5]~1_combout ),
	.datac(!\phoneCntl|mux_out[5]~90_combout ),
	.datad(!\logicBox|Add11~9_sumout ),
	.datae(!\logicBox|ShiftRight0~1_combout ),
	.dataf(!\logicBox|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~101 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~101 .lut_mask = 64'h888888888888A888;
defparam \phoneCntl|mux_out[5]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N42
cyclonev_lcell_comb \phoneCntl|mux_out[5]~102 (
// Equation(s):
// \phoneCntl|mux_out[5]~102_combout  = ( \logicBox|Add11~9_sumout  & ( \logicBox|Add11~5_sumout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( !\logicBox|Add11~9_sumout  & ( \logicBox|Add11~5_sumout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( \logicBox|Add11~9_sumout  & ( 
// !\logicBox|Add11~5_sumout  & ( !\Instr_Reg|ImmOut [5] ) ) ) # ( !\logicBox|Add11~9_sumout  & ( !\logicBox|Add11~5_sumout  & ( (!\Instr_Reg|ImmOut [5] & (((!\logicBox|ShiftRight0~1_combout ) # (!\logicBox|ShiftRight0~0_combout )) # 
// (\logicBox|Add11~13_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~13_sumout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\logicBox|ShiftRight0~1_combout ),
	.datad(!\logicBox|ShiftRight0~0_combout ),
	.datae(!\logicBox|Add11~9_sumout ),
	.dataf(!\logicBox|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~102 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~102 .lut_mask = 64'hCCC4CCCCCCCCCCCC;
defparam \phoneCntl|mux_out[5]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N6
cyclonev_lcell_comb \phoneCntl|mux_out[5]~103 (
// Equation(s):
// \phoneCntl|mux_out[5]~103_combout  = ( \phoneCntl|mux_out[5]~101_combout  & ( \phoneCntl|mux_out[5]~102_combout  & ( (!\phoneCntl|mux_out[5]~99_combout  & \logicBox|ShiftRight0~2_combout ) ) ) ) # ( \phoneCntl|mux_out[5]~101_combout  & ( 
// !\phoneCntl|mux_out[5]~102_combout  & ( (!\phoneCntl|mux_out[5]~99_combout  & ((\phoneCntl|mux_out[5]~52_combout ))) # (\phoneCntl|mux_out[5]~99_combout  & (\logicBox|ShiftRight2~1_combout )) ) ) )

	.dataa(!\logicBox|ShiftRight2~1_combout ),
	.datab(!\phoneCntl|mux_out[5]~52_combout ),
	.datac(!\phoneCntl|mux_out[5]~99_combout ),
	.datad(!\logicBox|ShiftRight0~2_combout ),
	.datae(!\phoneCntl|mux_out[5]~101_combout ),
	.dataf(!\phoneCntl|mux_out[5]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~103 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~103 .lut_mask = 64'h00003535000000F0;
defparam \phoneCntl|mux_out[5]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y21_N12
cyclonev_lcell_comb \phoneCntl|mux_out[5]~98 (
// Equation(s):
// \phoneCntl|mux_out[5]~98_combout  = ( \logicBox|ShiftRight3~1_combout  & ( \logicBox|ShiftRight1~1_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\phoneCntl|mux_out[5]~49_combout )) # (\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout ) # 
// (\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\logicBox|ShiftRight3~1_combout  & ( \logicBox|ShiftRight1~1_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\phoneCntl|mux_out[5]~49_combout )) # (\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout  & 
// !\Instr_Reg|ImmOut [5])))) ) ) ) # ( \logicBox|ShiftRight3~1_combout  & ( !\logicBox|ShiftRight1~1_combout  & ( (!\immMux|mux_out[3]~3_combout  & (\phoneCntl|mux_out[5]~49_combout )) # (\immMux|mux_out[3]~3_combout  & ((\Instr_Reg|ImmOut [5]))) ) ) ) # ( 
// !\logicBox|ShiftRight3~1_combout  & ( !\logicBox|ShiftRight1~1_combout  & ( (\phoneCntl|mux_out[5]~49_combout  & !\immMux|mux_out[3]~3_combout ) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~49_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(!\logicBox|ShiftRight3~1_combout ),
	.dataf(!\logicBox|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~98 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~98 .lut_mask = 64'h5500550F55C055CF;
defparam \phoneCntl|mux_out[5]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N54
cyclonev_lcell_comb \phoneCntl|mux_out[5]~147 (
// Equation(s):
// \phoneCntl|mux_out[5]~147_combout  = ( \phoneCntl|mux_out[5]~98_combout  & ( \phoneCntl|mux_out[5]~112_combout  & ( !\logicBox|ShiftRight1~11_combout  ) ) ) # ( !\phoneCntl|mux_out[5]~98_combout  & ( \phoneCntl|mux_out[5]~112_combout  & ( 
// !\logicBox|ShiftRight1~11_combout  ) ) ) # ( \phoneCntl|mux_out[5]~98_combout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( (!\phoneCntl|mux_out[5]~104_combout  & (\phoneCntl|mux_out[5]~105_combout  & !\phoneCntl|mux_out[5]~103_combout )) ) ) ) # ( 
// !\phoneCntl|mux_out[5]~98_combout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( (!\phoneCntl|mux_out[5]~104_combout  & ((!\phoneCntl|mux_out[5]~105_combout ) # (!\phoneCntl|mux_out[5]~103_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~104_combout ),
	.datab(!\phoneCntl|mux_out[5]~105_combout ),
	.datac(!\logicBox|ShiftRight1~11_combout ),
	.datad(!\phoneCntl|mux_out[5]~103_combout ),
	.datae(!\phoneCntl|mux_out[5]~98_combout ),
	.dataf(!\phoneCntl|mux_out[5]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~147 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~147 .lut_mask = 64'hAA882200F0F0F0F0;
defparam \phoneCntl|mux_out[5]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N48
cyclonev_lcell_comb \phoneCntl|mux_out[5]~97 (
// Equation(s):
// \phoneCntl|mux_out[5]~97_combout  = ( !\phoneCntl|mux_out[13]~21_combout  & ( \immMux|mux_out[3]~3_combout  & ( \muxSrc|Mux0~4_combout  ) ) ) # ( \phoneCntl|mux_out[13]~21_combout  & ( !\immMux|mux_out[3]~3_combout  & ( (!\immMux|mux_out[2]~4_combout  & 
// (\logicBox|ShiftLeft0~10_combout )) # (\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~11_combout ))) ) ) ) # ( !\phoneCntl|mux_out[13]~21_combout  & ( !\immMux|mux_out[3]~3_combout  & ( \muxSrc|Mux0~4_combout  ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\logicBox|ShiftLeft0~10_combout ),
	.datac(!\logicBox|ShiftLeft0~11_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(!\phoneCntl|mux_out[13]~21_combout ),
	.dataf(!\immMux|mux_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~97 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~97 .lut_mask = 64'h5555330F55550000;
defparam \phoneCntl|mux_out[5]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N12
cyclonev_lcell_comb \phoneCntl|mux_out[5]~146 (
// Equation(s):
// \phoneCntl|mux_out[5]~146_combout  = ( \logicBox|Add1~37_sumout  & ( \phoneCntl|mux_out[5]~112_combout  & ( (!\logicBox|ShiftRight1~10_combout  & !\phoneCntl|mux_out[5]~111_combout ) ) ) ) # ( !\logicBox|Add1~37_sumout  & ( 
// \phoneCntl|mux_out[5]~112_combout  & ( (!\logicBox|ShiftRight1~10_combout  & !\phoneCntl|mux_out[5]~111_combout ) ) ) ) # ( \logicBox|Add1~37_sumout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( (!\phoneCntl|mux_out[5]~97_combout  & 
// !\phoneCntl|mux_out[5]~111_combout ) ) ) ) # ( !\logicBox|Add1~37_sumout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( (!\phoneCntl|mux_out[5]~111_combout  & ((!\phoneCntl|mux_out[5]~97_combout ))) # (\phoneCntl|mux_out[5]~111_combout  & 
// (\phoneCntl|mux_out[5]~104_combout )) ) ) )

	.dataa(!\logicBox|ShiftRight1~10_combout ),
	.datab(!\phoneCntl|mux_out[5]~104_combout ),
	.datac(!\phoneCntl|mux_out[5]~97_combout ),
	.datad(!\phoneCntl|mux_out[5]~111_combout ),
	.datae(!\logicBox|Add1~37_sumout ),
	.dataf(!\phoneCntl|mux_out[5]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~146 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~146 .lut_mask = 64'hF033F000AA00AA00;
defparam \phoneCntl|mux_out[5]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N36
cyclonev_lcell_comb \phoneCntl|mux_out[5]~148 (
// Equation(s):
// \phoneCntl|mux_out[5]~148_combout  = ( \phoneCntl|mux_out[5]~146_combout  & ( (\phoneCntl|mux_out[5]~105_combout  & (!\phoneCntl|mux_out[5]~147_combout  & \phoneCntl|mux_out[5]~111_combout )) ) ) # ( !\phoneCntl|mux_out[5]~146_combout  & ( 
// (!\phoneCntl|mux_out[5]~147_combout ) # (!\phoneCntl|mux_out[5]~111_combout ) ) )

	.dataa(gnd),
	.datab(!\phoneCntl|mux_out[5]~105_combout ),
	.datac(!\phoneCntl|mux_out[5]~147_combout ),
	.datad(!\phoneCntl|mux_out[5]~111_combout ),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[5]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~148 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~148 .lut_mask = 64'hFFF0FFF000300030;
defparam \phoneCntl|mux_out[5]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y25_N24
cyclonev_lcell_comb \phoneCntl|mux_out[5]~113 (
// Equation(s):
// \phoneCntl|mux_out[5]~113_combout  = ( \phoneCntl|mux_out[5]~148_combout  & ( \logicBox|Add2~37_sumout  ) ) # ( \phoneCntl|mux_out[5]~148_combout  & ( !\logicBox|Add2~37_sumout  & ( (!\phoneCntl|mux_out[5]~105_combout ) # 
// ((!\phoneCntl|mux_out[5]~111_combout ) # ((!\phoneCntl|mux_out[5]~104_combout ) # (\phoneCntl|mux_out[5]~112_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~105_combout ),
	.datab(!\phoneCntl|mux_out[5]~111_combout ),
	.datac(!\phoneCntl|mux_out[5]~104_combout ),
	.datad(!\phoneCntl|mux_out[5]~112_combout ),
	.datae(!\phoneCntl|mux_out[5]~148_combout ),
	.dataf(!\logicBox|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~113 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~113 .lut_mask = 64'h0000FEFF0000FFFF;
defparam \phoneCntl|mux_out[5]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N30
cyclonev_lcell_comb \phoneCntl|mux_out[5]~143 (
// Equation(s):
// \phoneCntl|mux_out[5]~143_combout  = ( \logicBox|Add8~37_sumout  & ( (!\Instr_Reg|ImmOut [4]) # ((\phoneCntl|mux_out[5]~142_combout  & \logicBox|Add5~37_sumout )) ) ) # ( !\logicBox|Add8~37_sumout  & ( (\Instr_Reg|ImmOut [4] & 
// (\phoneCntl|mux_out[5]~142_combout  & \logicBox|Add5~37_sumout )) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\phoneCntl|mux_out[5]~142_combout ),
	.datad(!\logicBox|Add5~37_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add8~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~143 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~143 .lut_mask = 64'h00030003CCCFCCCF;
defparam \phoneCntl|mux_out[5]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N24
cyclonev_lcell_comb \phoneCntl|mux_out[5]~115 (
// Equation(s):
// \phoneCntl|mux_out[5]~115_combout  = ( \Instr_Reg|ImmOut [7] & ( \phoneCntl|mux_out[5]~143_combout  & ( ((\phoneCntl|mux_out[5]~114_combout  & !\phoneCntl|mux_out[13]~27_combout )) # (\phoneCntl|mux_out[5]~142_combout ) ) ) ) # ( !\Instr_Reg|ImmOut [7] & 
// ( \phoneCntl|mux_out[5]~143_combout  & ( (!\phoneCntl|mux_out[5]~114_combout  & (((\phoneCntl|mux_out[5]~142_combout )))) # (\phoneCntl|mux_out[5]~114_combout  & ((!\phoneCntl|mux_out[13]~27_combout  & ((\phoneCntl|mux_out[5]~113_combout ))) # 
// (\phoneCntl|mux_out[13]~27_combout  & (\phoneCntl|mux_out[5]~142_combout )))) ) ) ) # ( \Instr_Reg|ImmOut [7] & ( !\phoneCntl|mux_out[5]~143_combout  & ( (\phoneCntl|mux_out[5]~142_combout  & ((!\phoneCntl|mux_out[5]~114_combout ) # 
// (\phoneCntl|mux_out[13]~27_combout ))) ) ) ) # ( !\Instr_Reg|ImmOut [7] & ( !\phoneCntl|mux_out[5]~143_combout  & ( (!\phoneCntl|mux_out[5]~114_combout  & (((\phoneCntl|mux_out[5]~142_combout )))) # (\phoneCntl|mux_out[5]~114_combout  & 
// ((!\phoneCntl|mux_out[13]~27_combout  & ((\phoneCntl|mux_out[5]~113_combout ))) # (\phoneCntl|mux_out[13]~27_combout  & (\phoneCntl|mux_out[5]~142_combout )))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~114_combout ),
	.datab(!\phoneCntl|mux_out[13]~27_combout ),
	.datac(!\phoneCntl|mux_out[5]~142_combout ),
	.datad(!\phoneCntl|mux_out[5]~113_combout ),
	.datae(!\Instr_Reg|ImmOut [7]),
	.dataf(!\phoneCntl|mux_out[5]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~115 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~115 .lut_mask = 64'h0B4F0B0B0B4F4F4F;
defparam \phoneCntl|mux_out[5]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N18
cyclonev_lcell_comb \phoneCntl|mux_out[5]~116 (
// Equation(s):
// \phoneCntl|mux_out[5]~116_combout  = ( \phoneCntl|mux_out[5]~96_combout  & ( \phoneCntl|mux_out[5]~115_combout  & ( (!\phoneCntl|mux_out[5]~95_combout  & ((!\phoneCntl|mux_out[5]~94_combout ) # ((\muxSrc|Mux10~4_combout  & \immMux|mux_out[5]~6_combout 
// )))) # (\phoneCntl|mux_out[5]~95_combout  & ((!\muxSrc|Mux10~4_combout  $ (!\immMux|mux_out[5]~6_combout )) # (\phoneCntl|mux_out[5]~94_combout ))) ) ) ) # ( !\phoneCntl|mux_out[5]~96_combout  & ( \phoneCntl|mux_out[5]~115_combout  & ( 
// (!\muxSrc|Mux10~4_combout  & (\phoneCntl|mux_out[5]~95_combout  & ((\immMux|mux_out[5]~6_combout ) # (\phoneCntl|mux_out[5]~94_combout )))) # (\muxSrc|Mux10~4_combout  & ((!\immMux|mux_out[5]~6_combout  & (\phoneCntl|mux_out[5]~95_combout )) # 
// (\immMux|mux_out[5]~6_combout  & ((\phoneCntl|mux_out[5]~94_combout ))))) ) ) ) # ( \phoneCntl|mux_out[5]~96_combout  & ( !\phoneCntl|mux_out[5]~115_combout  & ( (!\muxSrc|Mux10~4_combout  & (!\phoneCntl|mux_out[5]~94_combout  & 
// ((!\phoneCntl|mux_out[5]~95_combout ) # (\immMux|mux_out[5]~6_combout )))) # (\muxSrc|Mux10~4_combout  & ((!\immMux|mux_out[5]~6_combout  & ((!\phoneCntl|mux_out[5]~94_combout ))) # (\immMux|mux_out[5]~6_combout  & (!\phoneCntl|mux_out[5]~95_combout )))) 
// ) ) ) # ( !\phoneCntl|mux_out[5]~96_combout  & ( !\phoneCntl|mux_out[5]~115_combout  & ( (!\phoneCntl|mux_out[5]~95_combout  & (\muxSrc|Mux10~4_combout  & (\phoneCntl|mux_out[5]~94_combout  & \immMux|mux_out[5]~6_combout ))) # 
// (\phoneCntl|mux_out[5]~95_combout  & (!\phoneCntl|mux_out[5]~94_combout  & (!\muxSrc|Mux10~4_combout  $ (!\immMux|mux_out[5]~6_combout )))) ) ) )

	.dataa(!\muxSrc|Mux10~4_combout ),
	.datab(!\phoneCntl|mux_out[5]~95_combout ),
	.datac(!\phoneCntl|mux_out[5]~94_combout ),
	.datad(!\immMux|mux_out[5]~6_combout ),
	.datae(!\phoneCntl|mux_out[5]~96_combout ),
	.dataf(!\phoneCntl|mux_out[5]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~116 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~116 .lut_mask = 64'h1024D0E41327D3E7;
defparam \phoneCntl|mux_out[5]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N39
cyclonev_lcell_comb \phoneCntl|mux_out[5]~123 (
// Equation(s):
// \phoneCntl|mux_out[5]~123_combout  = ( \phoneCntl|mux_out[5]~122_combout  & ( \phoneCntl|mux_out[5]~116_combout  ) ) # ( !\phoneCntl|mux_out[5]~122_combout  & ( \phoneCntl|mux_out[5]~116_combout  & ( (!\state_machine|state_counter.1000~q  & 
// (!\phoneCntl|mux_out[5]~119_combout  & ((\phoneCntl|mux_out[5]~121_combout )))) # (\state_machine|state_counter.1000~q  & (((\in_2~input_o )))) ) ) ) # ( \phoneCntl|mux_out[5]~122_combout  & ( !\phoneCntl|mux_out[5]~116_combout  ) ) # ( 
// !\phoneCntl|mux_out[5]~122_combout  & ( !\phoneCntl|mux_out[5]~116_combout  & ( (\state_machine|state_counter.1000~q  & \in_2~input_o ) ) ) )

	.dataa(!\state_machine|state_counter.1000~q ),
	.datab(!\phoneCntl|mux_out[5]~119_combout ),
	.datac(!\in_2~input_o ),
	.datad(!\phoneCntl|mux_out[5]~121_combout ),
	.datae(!\phoneCntl|mux_out[5]~122_combout ),
	.dataf(!\phoneCntl|mux_out[5]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~123 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~123 .lut_mask = 64'h0505FFFF058DFFFF;
defparam \phoneCntl|mux_out[5]~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N50
dffeas \registers|r[1][5] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[5]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][5] .is_wysiwyg = "true";
defparam \registers|r[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N33
cyclonev_lcell_comb \muxSrc|Mux10~1 (
// Equation(s):
// \muxSrc|Mux10~1_combout  = ( \registers|r[13][5]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\Instr_Reg|RsrcOut [3]) # (\registers|r[5][5]~q ) ) ) ) # ( !\registers|r[13][5]~q  & ( \Instr_Reg|RsrcOut [2] & ( (\registers|r[5][5]~q  & !\Instr_Reg|RsrcOut [3]) ) ) ) 
// # ( \registers|r[13][5]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut [3] & (\registers|r[1][5]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[9][5]~q ))) ) ) ) # ( !\registers|r[13][5]~q  & ( !\Instr_Reg|RsrcOut [2] & ( (!\Instr_Reg|RsrcOut 
// [3] & (\registers|r[1][5]~q )) # (\Instr_Reg|RsrcOut [3] & ((\registers|r[9][5]~q ))) ) ) )

	.dataa(!\registers|r[1][5]~q ),
	.datab(!\registers|r[5][5]~q ),
	.datac(!\registers|r[9][5]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\registers|r[13][5]~q ),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~1 .extended_lut = "off";
defparam \muxSrc|Mux10~1 .lut_mask = 64'h550F550F330033FF;
defparam \muxSrc|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N51
cyclonev_lcell_comb \muxSrc|Mux10~3 (
// Equation(s):
// \muxSrc|Mux10~3_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[15][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[7][5]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & 
// ( \registers|r[11][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[3][5]~q  ) ) )

	.dataa(!\registers|r[7][5]~q ),
	.datab(!\registers|r[11][5]~q ),
	.datac(!\registers|r[3][5]~q ),
	.datad(!\registers|r[15][5]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~3 .extended_lut = "off";
defparam \muxSrc|Mux10~3 .lut_mask = 64'h0F0F3333555500FF;
defparam \muxSrc|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N30
cyclonev_lcell_comb \muxSrc|Mux10~0 (
// Equation(s):
// \muxSrc|Mux10~0_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[12][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[4][5]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & 
// ( \registers|r[8][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[0][5]~q  ) ) )

	.dataa(!\registers|r[8][5]~q ),
	.datab(!\registers|r[0][5]~q ),
	.datac(!\registers|r[4][5]~q ),
	.datad(!\registers|r[12][5]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~0 .extended_lut = "off";
defparam \muxSrc|Mux10~0 .lut_mask = 64'h333355550F0F00FF;
defparam \muxSrc|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N15
cyclonev_lcell_comb \muxSrc|Mux10~2 (
// Equation(s):
// \muxSrc|Mux10~2_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[14][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[10][5]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] 
// & ( \registers|r[6][5]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[2][5]~q  ) ) )

	.dataa(!\registers|r[2][5]~q ),
	.datab(!\registers|r[10][5]~q ),
	.datac(!\registers|r[14][5]~q ),
	.datad(!\registers|r[6][5]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~2 .extended_lut = "off";
defparam \muxSrc|Mux10~2 .lut_mask = 64'h555500FF33330F0F;
defparam \muxSrc|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \muxSrc|Mux10~4 (
// Equation(s):
// \muxSrc|Mux10~4_combout  = ( \muxSrc|Mux10~0_combout  & ( \muxSrc|Mux10~2_combout  & ( (!\Instr_Reg|RsrcOut [0]) # ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux10~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux10~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux10~0_combout  & ( \muxSrc|Mux10~2_combout  & ( (!\Instr_Reg|RsrcOut [0] & (\Instr_Reg|RsrcOut [1])) # (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux10~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux10~3_combout ))))) 
// ) ) ) # ( \muxSrc|Mux10~0_combout  & ( !\muxSrc|Mux10~2_combout  & ( (!\Instr_Reg|RsrcOut [0] & (!\Instr_Reg|RsrcOut [1])) # (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux10~1_combout )) # (\Instr_Reg|RsrcOut [1] & 
// ((\muxSrc|Mux10~3_combout ))))) ) ) ) # ( !\muxSrc|Mux10~0_combout  & ( !\muxSrc|Mux10~2_combout  & ( (\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux10~1_combout )) # (\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux10~3_combout ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\muxSrc|Mux10~1_combout ),
	.datad(!\muxSrc|Mux10~3_combout ),
	.datae(!\muxSrc|Mux10~0_combout ),
	.dataf(!\muxSrc|Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux10~4 .extended_lut = "off";
defparam \muxSrc|Mux10~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \muxSrc|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "0C0300C0300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0300C0300000000000000000000000000000300C0300C0300000000000000000000000000000300C0300C0300000000000000000000000000000300C0300C030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A8260A8000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000030000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000300000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0300C0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "300000000000000000000000000000300C0300C0300000000000000000000000000000300C0300C0300000000000000000000000000000300C0300C0300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C0300C0300000000000000000000000000000300C0300C0300000000000000000000000000000300C0300C030000000000000000000000000000030";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a69~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a85~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # 
// ( !\memory|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a69~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a85~portadataout  & !\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a69~portadataout  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a85~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a117~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a101~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a69~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a85~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h4700473347CC47FF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000481F000000000000000000000000000000000000000000000000000000000000022800000000000000000000000000000000000000000000000000000000005E00000000000000000000000000000000000000000000000000000008000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402800005480000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000002181818181A0A0A0A080808080A0A0A580A00080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280141000000000000000000000000000000000000000000000000000000000000800100000000000000000000000000000000000000000000000000000000000080010000000000000000000000000000000000000000000000000000000004A52A00";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux10~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a37~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # 
// ( !\memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a37~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a37~portadataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a53~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a37~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0C443F440C773F77;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  ) ) # ( 
// \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l2_w5_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N33
cyclonev_lcell_comb \state_machine|Equal1~0 (
// Equation(s):
// \state_machine|Equal1~0_combout  = ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( 
// (!\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & !\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Equal1~0 .extended_lut = "off";
defparam \state_machine|Equal1~0 .lut_mask = 64'hAA00000000000000;
defparam \state_machine|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \state_machine|always0~0 (
// Equation(s):
// \state_machine|always0~0_combout  = ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( !\state_machine|Equal1~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & 
// (!\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & !\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.dataf(!\state_machine|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|always0~0 .extended_lut = "off";
defparam \state_machine|always0~0 .lut_mask = 64'hC000000000000000;
defparam \state_machine|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N6
cyclonev_lcell_comb \state_machine|Equal6~0 (
// Equation(s):
// \state_machine|Equal6~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( 
// (\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  & \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Equal6~0 .extended_lut = "off";
defparam \state_machine|Equal6~0 .lut_mask = 64'h0000000000000303;
defparam \state_machine|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N30
cyclonev_lcell_comb \state_machine|Equal6~1 (
// Equation(s):
// \state_machine|Equal6~1_combout  = ( \state_machine|Equal6~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & 
// (\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datae(!\state_machine|Equal6~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Equal6~1 .extended_lut = "off";
defparam \state_machine|Equal6~1 .lut_mask = 64'h0000000000000003;
defparam \state_machine|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N9
cyclonev_lcell_comb \state_machine|state_counter~17 (
// Equation(s):
// \state_machine|state_counter~17_combout  = ( !\rst~input_o  & ( (\state_machine|state_counter.0001~q  & (((!\state_machine|Equal6~1_combout  & !\state_machine|state_counter~14_combout )) # (\state_machine|always0~0_combout ))) ) )

	.dataa(!\state_machine|always0~0_combout ),
	.datab(!\state_machine|Equal6~1_combout ),
	.datac(!\state_machine|state_counter.0001~q ),
	.datad(!\state_machine|state_counter~14_combout ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~17 .extended_lut = "off";
defparam \state_machine|state_counter~17 .lut_mask = 64'h0D050D0500000000;
defparam \state_machine|state_counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N11
dffeas \state_machine|state_counter.0010 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\state_machine|state_counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0010 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N27
cyclonev_lcell_comb \immMux|mux_out[4]~7 (
// Equation(s):
// \immMux|mux_out[4]~7_combout  = ( \muxDst|Mux11~4_combout  & ( ((!\state_machine|state_counter.0010~q ) # (!\state_machine|always1~0_combout )) # (\Instr_Reg|ImmOut [4]) ) ) # ( !\muxDst|Mux11~4_combout  & ( (\Instr_Reg|ImmOut [4] & 
// (\state_machine|state_counter.0010~q  & \state_machine|always1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\state_machine|always1~0_combout ),
	.datae(gnd),
	.dataf(!\muxDst|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immMux|mux_out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immMux|mux_out[4]~7 .extended_lut = "off";
defparam \immMux|mux_out[4]~7 .lut_mask = 64'h00030003FFF3FFF3;
defparam \immMux|mux_out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N36
cyclonev_lcell_comb \logicBox|Selector11~3 (
// Equation(s):
// \logicBox|Selector11~3_combout  = ( \logicBox|Add3~33_sumout  & ( \muxSrc|Mux11~4_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & (\immMux|mux_out[4]~7_combout )) # (\Instr_Reg|Opcode [7] & ((\logicBox|Add6~33_sumout ))))) # 
// (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7]) # ((\immMux|mux_out[4]~7_combout )))) ) ) ) # ( !\logicBox|Add3~33_sumout  & ( \muxSrc|Mux11~4_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & (\immMux|mux_out[4]~7_combout )) # 
// (\Instr_Reg|Opcode [7] & ((\logicBox|Add6~33_sumout ))))) # (\Instr_Reg|Opcode [6] & (\Instr_Reg|Opcode [7] & (\immMux|mux_out[4]~7_combout ))) ) ) ) # ( \logicBox|Add3~33_sumout  & ( !\muxSrc|Mux11~4_combout  & ( (!\Instr_Reg|Opcode [6] & 
// (\Instr_Reg|Opcode [7] & ((\logicBox|Add6~33_sumout )))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7]) # ((\immMux|mux_out[4]~7_combout )))) ) ) ) # ( !\logicBox|Add3~33_sumout  & ( !\muxSrc|Mux11~4_combout  & ( (\Instr_Reg|Opcode [7] & 
// ((!\Instr_Reg|Opcode [6] & ((\logicBox|Add6~33_sumout ))) # (\Instr_Reg|Opcode [6] & (\immMux|mux_out[4]~7_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[4]~7_combout ),
	.datad(!\logicBox|Add6~33_sumout ),
	.datae(!\logicBox|Add3~33_sumout ),
	.dataf(!\muxSrc|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~3 .extended_lut = "off";
defparam \logicBox|Selector11~3 .lut_mask = 64'h01234567092B4D6F;
defparam \logicBox|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N21
cyclonev_lcell_comb \logicBox|Selector11~4 (
// Equation(s):
// \logicBox|Selector11~4_combout  = ( \immMux|mux_out[4]~7_combout  & ( \logicBox|Add4~33_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\muxSrc|Mux11~4_combout ) # (\Instr_Reg|Opcode [6]))) ) ) ) # ( !\immMux|mux_out[4]~7_combout  & ( \logicBox|Add4~33_sumout  & 
// ( (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|Opcode [6]) # (\muxSrc|Mux11~4_combout ))) ) ) ) # ( \immMux|mux_out[4]~7_combout  & ( !\logicBox|Add4~33_sumout  & ( (!\muxSrc|Mux11~4_combout  & (!\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [6])) ) ) ) # ( 
// !\immMux|mux_out[4]~7_combout  & ( !\logicBox|Add4~33_sumout  & ( (\muxSrc|Mux11~4_combout  & (!\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [6])) ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux11~4_combout ),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\immMux|mux_out[4]~7_combout ),
	.dataf(!\logicBox|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~4 .extended_lut = "off";
defparam \logicBox|Selector11~4 .lut_mask = 64'h3000C00030F0C0F0;
defparam \logicBox|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N33
cyclonev_lcell_comb \logicBox|Selector11~2 (
// Equation(s):
// \logicBox|Selector11~2_combout  = ( \logicBox|Add0~33_sumout  & ( \logicBox|Add10~33_sumout  & ( (!\muxSrc|Mux11~4_combout  & ((!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6] & !\immMux|mux_out[4]~7_combout )) # (\Instr_Reg|Opcode [7] & 
// (\Instr_Reg|Opcode [6])))) ) ) ) # ( !\logicBox|Add0~33_sumout  & ( \logicBox|Add10~33_sumout  & ( (!\muxSrc|Mux11~4_combout  & (((!\Instr_Reg|Opcode [7] & !\immMux|mux_out[4]~7_combout )) # (\Instr_Reg|Opcode [6]))) # (\muxSrc|Mux11~4_combout  & 
// (!\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6]))) ) ) ) # ( \logicBox|Add0~33_sumout  & ( !\logicBox|Add10~33_sumout  & ( (!\muxSrc|Mux11~4_combout  & (((!\Instr_Reg|Opcode [6] & !\immMux|mux_out[4]~7_combout )) # (\Instr_Reg|Opcode [7]))) # 
// (\muxSrc|Mux11~4_combout  & (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add0~33_sumout  & ( !\logicBox|Add10~33_sumout  & ( (!\muxSrc|Mux11~4_combout  & (((!\immMux|mux_out[4]~7_combout ) # (\Instr_Reg|Opcode [6])) # 
// (\Instr_Reg|Opcode [7]))) # (\muxSrc|Mux11~4_combout  & (!\Instr_Reg|Opcode [7] $ ((!\Instr_Reg|Opcode [6])))) ) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\immMux|mux_out[4]~7_combout ),
	.datae(!\logicBox|Add0~33_sumout ),
	.dataf(!\logicBox|Add10~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~2 .extended_lut = "off";
defparam \logicBox|Selector11~2 .lut_mask = 64'hBE3EB2328E0E8202;
defparam \logicBox|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N45
cyclonev_lcell_comb \logicBox|Selector3~15 (
// Equation(s):
// \logicBox|Selector3~15_combout  = ( \logicBox|Add1~33_sumout  & ( (\Instr_Reg|ImmOut [5]) # (\muxSrc|Mux11~4_combout ) ) ) # ( !\logicBox|Add1~33_sumout  & ( (\muxSrc|Mux11~4_combout  & !\Instr_Reg|ImmOut [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux11~4_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~15 .extended_lut = "off";
defparam \logicBox|Selector3~15 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \logicBox|Selector3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N30
cyclonev_lcell_comb \logicBox|ShiftLeft0~24 (
// Equation(s):
// \logicBox|ShiftLeft0~24_combout  = ( \immMux|mux_out[2]~4_combout  & ( (\logicBox|ShiftLeft0~3_combout  & !\immMux|mux_out[3]~3_combout ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( (\logicBox|ShiftLeft0~1_combout  & !\immMux|mux_out[3]~3_combout ) ) )

	.dataa(!\logicBox|ShiftLeft0~1_combout ),
	.datab(gnd),
	.datac(!\logicBox|ShiftLeft0~3_combout ),
	.datad(!\immMux|mux_out[3]~3_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~24 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~24 .lut_mask = 64'h550055000F000F00;
defparam \logicBox|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N48
cyclonev_lcell_comb \logicBox|ShiftRight0~9 (
// Equation(s):
// \logicBox|ShiftRight0~9_combout  = ( \logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~2_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~3_combout  ) ) ) # ( 
// \logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~8_combout  ) ) ) # ( !\logicBox|Add11~57_sumout  & ( !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~7_combout  ) ) )

	.dataa(!\logicBox|ShiftRight1~8_combout ),
	.datab(!\logicBox|ShiftRight1~7_combout ),
	.datac(!\logicBox|ShiftRight1~3_combout ),
	.datad(!\logicBox|ShiftRight1~2_combout ),
	.datae(!\logicBox|Add11~57_sumout ),
	.dataf(!\logicBox|Add11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~9 .extended_lut = "off";
defparam \logicBox|ShiftRight0~9 .lut_mask = 64'h333355550F0F00FF;
defparam \logicBox|ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N33
cyclonev_lcell_comb \logicBox|Selector3~17 (
// Equation(s):
// \logicBox|Selector3~17_combout  = ( \logicBox|ShiftRight0~9_combout  & ( (!\logicBox|Add11~13_sumout ) # ((\logicBox|ShiftRight2~0_combout  & !\logicBox|Add11~1_sumout )) ) ) # ( !\logicBox|ShiftRight0~9_combout  & ( (\logicBox|ShiftRight2~0_combout  & 
// (!\logicBox|Add11~1_sumout  & \logicBox|Add11~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\logicBox|ShiftRight2~0_combout ),
	.datac(!\logicBox|Add11~1_sumout ),
	.datad(!\logicBox|Add11~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~17 .extended_lut = "off";
defparam \logicBox|Selector3~17 .lut_mask = 64'h00300030FF30FF30;
defparam \logicBox|Selector3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N18
cyclonev_lcell_comb \logicBox|Selector3~18 (
// Equation(s):
// \logicBox|Selector3~18_combout  = ( \logicBox|ShiftRight0~3_combout  & ( !\logicBox|Add11~5_sumout  & ( (!\logicBox|Add11~29_sumout  & (\logicBox|ShiftRight0~1_combout  & (\logicBox|Selector3~17_combout  & !\logicBox|Add11~9_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~29_sumout ),
	.datab(!\logicBox|ShiftRight0~1_combout ),
	.datac(!\logicBox|Selector3~17_combout ),
	.datad(!\logicBox|Add11~9_sumout ),
	.datae(!\logicBox|ShiftRight0~3_combout ),
	.dataf(!\logicBox|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~18 .extended_lut = "off";
defparam \logicBox|Selector3~18 .lut_mask = 64'h0000020000000000;
defparam \logicBox|Selector3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N0
cyclonev_lcell_comb \logicBox|Selector3~24 (
// Equation(s):
// \logicBox|Selector3~24_combout  = ( !\immMux|mux_out[15]~5_combout  & ( (!\Instr_Reg|Opcode [7] & (\logicBox|Selector3~15_combout )) # (\Instr_Reg|Opcode [7] & (((\logicBox|ShiftLeft0~24_combout  & (\logicBox|ShiftLeft0~13_combout ))))) ) ) # ( 
// \immMux|mux_out[15]~5_combout  & ( ((!\Instr_Reg|Opcode [7] & (\logicBox|Selector3~15_combout )) # (\Instr_Reg|Opcode [7] & (((\logicBox|Selector3~18_combout ) # (\logicBox|Selector3~16_combout ))))) ) )

	.dataa(!\logicBox|Selector3~15_combout ),
	.datab(!\logicBox|ShiftLeft0~24_combout ),
	.datac(!\logicBox|Selector3~16_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\immMux|mux_out[15]~5_combout ),
	.dataf(!\logicBox|Selector3~18_combout ),
	.datag(!\logicBox|ShiftLeft0~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~24 .extended_lut = "on";
defparam \logicBox|Selector3~24 .lut_mask = 64'h5503550F550355FF;
defparam \logicBox|Selector3~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y26_N18
cyclonev_lcell_comb \logicBox|Selector11~8 (
// Equation(s):
// \logicBox|Selector11~8_combout  = ( !\Instr_Reg|Opcode [6] & ( (((!\Instr_Reg|ImmOut [4] & (\logicBox|Selector3~24_combout )) # (\Instr_Reg|ImmOut [4] & ((\muxSrc|Mux11~4_combout ))))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// (!\Instr_Reg|ImmOut [7] & ((!\logicBox|Selector3~6_combout  & (\immMux|mux_out[4]~7_combout )) # (\logicBox|Selector3~6_combout  & (((\muxSrc|Mux11~4_combout )))))) # (\Instr_Reg|ImmOut [7] & ((((\muxSrc|Mux11~4_combout ))))) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\logicBox|Selector3~6_combout ),
	.datac(!\immMux|mux_out[4]~7_combout ),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\Instr_Reg|ImmOut [4]),
	.datag(!\logicBox|Selector3~24_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~8 .extended_lut = "on";
defparam \logicBox|Selector11~8 .lut_mask = 64'h5F5F087F55FF087F;
defparam \logicBox|Selector11~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N36
cyclonev_lcell_comb \logicBox|Selector11~7 (
// Equation(s):
// \logicBox|Selector11~7_combout  = ( \logicBox|Add2~33_sumout  & ( \logicBox|Selector11~8_combout  & ( (((!\Instr_Reg|ImmOut [4]) # (\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7])) # (\logicBox|Add1~33_sumout ) ) ) ) # ( !\logicBox|Add2~33_sumout  & ( 
// \logicBox|Selector11~8_combout  & ( ((!\Instr_Reg|ImmOut [4]) # ((\logicBox|Add1~33_sumout  & !\Instr_Reg|ImmOut [5]))) # (\Instr_Reg|Opcode [7]) ) ) ) # ( \logicBox|Add2~33_sumout  & ( !\logicBox|Selector11~8_combout  & ( (!\Instr_Reg|Opcode [7] & 
// (\Instr_Reg|ImmOut [4] & ((\Instr_Reg|ImmOut [5]) # (\logicBox|Add1~33_sumout )))) ) ) ) # ( !\logicBox|Add2~33_sumout  & ( !\logicBox|Selector11~8_combout  & ( (\logicBox|Add1~33_sumout  & (!\Instr_Reg|Opcode [7] & (\Instr_Reg|ImmOut [4] & 
// !\Instr_Reg|ImmOut [5]))) ) ) )

	.dataa(!\logicBox|Add1~33_sumout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Add2~33_sumout ),
	.dataf(!\logicBox|Selector11~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~7 .extended_lut = "off";
defparam \logicBox|Selector11~7 .lut_mask = 64'h0400040CF7F3F7FF;
defparam \logicBox|Selector11~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N9
cyclonev_lcell_comb \logicBox|ShiftRight1~9 (
// Equation(s):
// \logicBox|ShiftRight1~9_combout  = ( \logicBox|ShiftRight1~8_combout  & ( \logicBox|ShiftRight1~3_combout  & ( (!\immMux|mux_out[1]~2_combout  & (((\immMux|mux_out[2]~4_combout )) # (\logicBox|ShiftRight1~7_combout ))) # (\immMux|mux_out[1]~2_combout  & 
// (((!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftRight1~2_combout )))) ) ) ) # ( !\logicBox|ShiftRight1~8_combout  & ( \logicBox|ShiftRight1~3_combout  & ( (!\immMux|mux_out[1]~2_combout  & (((\immMux|mux_out[2]~4_combout )) # 
// (\logicBox|ShiftRight1~7_combout ))) # (\immMux|mux_out[1]~2_combout  & (((\logicBox|ShiftRight1~2_combout  & \immMux|mux_out[2]~4_combout )))) ) ) ) # ( \logicBox|ShiftRight1~8_combout  & ( !\logicBox|ShiftRight1~3_combout  & ( 
// (!\immMux|mux_out[1]~2_combout  & (\logicBox|ShiftRight1~7_combout  & ((!\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[1]~2_combout  & (((!\immMux|mux_out[2]~4_combout ) # (\logicBox|ShiftRight1~2_combout )))) ) ) ) # ( 
// !\logicBox|ShiftRight1~8_combout  & ( !\logicBox|ShiftRight1~3_combout  & ( (!\immMux|mux_out[1]~2_combout  & (\logicBox|ShiftRight1~7_combout  & ((!\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[1]~2_combout  & (((\logicBox|ShiftRight1~2_combout  & 
// \immMux|mux_out[2]~4_combout )))) ) ) )

	.dataa(!\logicBox|ShiftRight1~7_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\logicBox|ShiftRight1~2_combout ),
	.datad(!\immMux|mux_out[2]~4_combout ),
	.datae(!\logicBox|ShiftRight1~8_combout ),
	.dataf(!\logicBox|ShiftRight1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~9 .extended_lut = "off";
defparam \logicBox|ShiftRight1~9 .lut_mask = 64'h4403770344CF77CF;
defparam \logicBox|ShiftRight1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N15
cyclonev_lcell_comb \logicBox|Selector3~12 (
// Equation(s):
// \logicBox|Selector3~12_combout  = ( \immMux|mux_out[3]~3_combout  & ( \logicBox|ShiftRight1~9_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftRight3~0_combout )) # (\immMux|mux_out[2]~4_combout  & ((\logicBox|Selector3~0_combout ))) ) ) ) # 
// ( !\immMux|mux_out[3]~3_combout  & ( \logicBox|ShiftRight1~9_combout  ) ) # ( \immMux|mux_out[3]~3_combout  & ( !\logicBox|ShiftRight1~9_combout  & ( (!\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftRight3~0_combout )) # (\immMux|mux_out[2]~4_combout  & 
// ((\logicBox|Selector3~0_combout ))) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(gnd),
	.datac(!\logicBox|ShiftRight3~0_combout ),
	.datad(!\logicBox|Selector3~0_combout ),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\logicBox|ShiftRight1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~12 .extended_lut = "off";
defparam \logicBox|Selector3~12 .lut_mask = 64'h00000A5FFFFF0A5F;
defparam \logicBox|Selector3~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N18
cyclonev_lcell_comb \logicBox|Selector3~13 (
// Equation(s):
// \logicBox|Selector3~13_combout  = ( \logicBox|Selector3~12_combout  & ( (\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [4]) # (\logicBox|ShiftLeft0~24_combout ))) ) ) # ( !\logicBox|Selector3~12_combout  & ( (\logicBox|ShiftLeft0~24_combout  & 
// (!\Instr_Reg|ImmOut [4] & \Instr_Reg|Opcode [7])) ) )

	.dataa(!\logicBox|ShiftLeft0~24_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(gnd),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Selector3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~13 .extended_lut = "off";
defparam \logicBox|Selector3~13 .lut_mask = 64'h0044004400770077;
defparam \logicBox|Selector3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N54
cyclonev_lcell_comb \logicBox|Selector3~19 (
// Equation(s):
// \logicBox|Selector3~19_combout  = ( \immMux|mux_out[4]~7_combout  & ( !\logicBox|Selector3~13_combout  & ( (!\muxSrc|Mux11~4_combout  $ (\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7]) ) ) ) # ( !\immMux|mux_out[4]~7_combout  & ( 
// !\logicBox|Selector3~13_combout  & ( (!\muxSrc|Mux11~4_combout ) # ((!\Instr_Reg|ImmOut [5]) # (\Instr_Reg|Opcode [7])) ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux11~4_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\immMux|mux_out[4]~7_combout ),
	.dataf(!\logicBox|Selector3~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~19 .extended_lut = "off";
defparam \logicBox|Selector3~19 .lut_mask = 64'hFCFFC3FF00000000;
defparam \logicBox|Selector3~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N21
cyclonev_lcell_comb \logicBox|Selector3~14 (
// Equation(s):
// \logicBox|Selector3~14_combout  = ( \muxSrc|Mux11~4_combout  & ( !\logicBox|Selector3~13_combout  & ( \Instr_Reg|Opcode [7] ) ) ) # ( !\muxSrc|Mux11~4_combout  & ( !\logicBox|Selector3~13_combout  & ( ((!\Instr_Reg|ImmOut [5]) # 
// (!\immMux|mux_out[4]~7_combout )) # (\Instr_Reg|Opcode [7]) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(gnd),
	.datad(!\immMux|mux_out[4]~7_combout ),
	.datae(!\muxSrc|Mux11~4_combout ),
	.dataf(!\logicBox|Selector3~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~14 .extended_lut = "off";
defparam \logicBox|Selector3~14 .lut_mask = 64'hFFDD555500000000;
defparam \logicBox|Selector3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N30
cyclonev_lcell_comb \logicBox|Selector11~0 (
// Equation(s):
// \logicBox|Selector11~0_combout  = ( \logicBox|Add5~33_sumout  & ( \logicBox|Add8~33_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux11~4_combout )))) # (\flags|flags_out[0]~0_combout  & ((!\Instr_Reg|ImmOut [5]) # ((!\Instr_Reg|ImmOut [4])))) 
// ) ) ) # ( !\logicBox|Add5~33_sumout  & ( \logicBox|Add8~33_sumout  & ( (!\flags|flags_out[0]~0_combout  & ((\muxSrc|Mux11~4_combout ))) # (\flags|flags_out[0]~0_combout  & (!\Instr_Reg|ImmOut [4])) ) ) ) # ( \logicBox|Add5~33_sumout  & ( 
// !\logicBox|Add8~33_sumout  & ( (!\flags|flags_out[0]~0_combout  & (((\muxSrc|Mux11~4_combout )))) # (\flags|flags_out[0]~0_combout  & (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|Add5~33_sumout  & ( !\logicBox|Add8~33_sumout  & 
// ( (!\flags|flags_out[0]~0_combout  & \muxSrc|Mux11~4_combout ) ) ) )

	.dataa(!\flags|flags_out[0]~0_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxSrc|Mux11~4_combout ),
	.datae(!\logicBox|Add5~33_sumout ),
	.dataf(!\logicBox|Add8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~0 .extended_lut = "off";
defparam \logicBox|Selector11~0 .lut_mask = 64'h00AA04AE50FA54FE;
defparam \logicBox|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N42
cyclonev_lcell_comb \logicBox|Selector11~6 (
// Equation(s):
// \logicBox|Selector11~6_combout  = ( \logicBox|Selector3~14_combout  & ( \logicBox|Selector11~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [4]) # (\logicBox|Selector3~19_combout )))) ) ) ) # ( 
// !\logicBox|Selector3~14_combout  & ( \logicBox|Selector11~0_combout  & ( (\logicBox|Selector3~19_combout  & (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [4] & !\Instr_Reg|Opcode [6]))) ) ) ) # ( \logicBox|Selector3~14_combout  & ( 
// !\logicBox|Selector11~0_combout  & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|ImmOut [4]) # (\Instr_Reg|ImmOut [7])) # (\logicBox|Selector3~19_combout ))) ) ) ) # ( !\logicBox|Selector3~14_combout  & ( !\logicBox|Selector11~0_combout  & ( 
// (!\Instr_Reg|Opcode [6] & (((\logicBox|Selector3~19_combout  & \Instr_Reg|ImmOut [4])) # (\Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\logicBox|Selector3~19_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Selector3~14_combout ),
	.dataf(!\logicBox|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~6 .extended_lut = "off";
defparam \logicBox|Selector11~6 .lut_mask = 64'h3700F7000400C400;
defparam \logicBox|Selector11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N24
cyclonev_lcell_comb \logicBox|Selector11~1 (
// Equation(s):
// \logicBox|Selector11~1_combout  = ( \logicBox|Selector11~7_combout  & ( \logicBox|Selector11~6_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & (\Instr_Reg|ImmOut [6])) # (\Instr_Reg|Opcode [6] & ((\logicBox|Selector11~8_combout ))))) ) ) 
// ) # ( !\logicBox|Selector11~7_combout  & ( \logicBox|Selector11~6_combout  & ( (\Instr_Reg|Opcode [6] & (!\Instr_Reg|ImmOut [7] & \logicBox|Selector11~8_combout )) ) ) ) # ( \logicBox|Selector11~7_combout  & ( !\logicBox|Selector11~6_combout  & ( 
// ((!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7])) # (\logicBox|Selector11~8_combout ) ) ) ) # ( !\logicBox|Selector11~7_combout  & ( !\logicBox|Selector11~6_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [6])) # 
// (\Instr_Reg|ImmOut [7] & ((\logicBox|Selector11~8_combout ))))) # (\Instr_Reg|Opcode [6] & (((\logicBox|Selector11~8_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\logicBox|Selector11~8_combout ),
	.datae(!\logicBox|Selector11~7_combout ),
	.dataf(!\logicBox|Selector11~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~1 .extended_lut = "off";
defparam \logicBox|Selector11~1 .lut_mask = 64'h80F788FF0044084C;
defparam \logicBox|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N48
cyclonev_lcell_comb \logicBox|Selector11~5 (
// Equation(s):
// \logicBox|Selector11~5_combout  = ( \logicBox|Selector11~2_combout  & ( \logicBox|Selector11~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4])) # (\logicBox|Selector11~3_combout ))) # (\Instr_Reg|Opcode [5] & (((\Instr_Reg|Opcode [4] & 
// \logicBox|Selector11~4_combout )))) ) ) ) # ( !\logicBox|Selector11~2_combout  & ( \logicBox|Selector11~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector11~3_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector11~4_combout )))) ) ) ) # ( \logicBox|Selector11~2_combout  & ( !\logicBox|Selector11~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector11~3_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector11~4_combout ))))) ) ) ) # ( !\logicBox|Selector11~2_combout  & ( !\logicBox|Selector11~1_combout  & ( (!\Instr_Reg|Opcode [5] & (\logicBox|Selector11~3_combout  & (\Instr_Reg|Opcode [4]))) # (\Instr_Reg|Opcode [5] & 
// (((!\Instr_Reg|Opcode [4]) # (\logicBox|Selector11~4_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\logicBox|Selector11~3_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\logicBox|Selector11~4_combout ),
	.datae(!\logicBox|Selector11~2_combout ),
	.dataf(!\logicBox|Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector11~5 .extended_lut = "off";
defparam \logicBox|Selector11~5 .lut_mask = 64'h52570207F2F7A2A7;
defparam \logicBox|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N6
cyclonev_lcell_comb \phoneCntl|mux_out[4]~91 (
// Equation(s):
// \phoneCntl|mux_out[4]~91_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \logicBox|Selector11~5_combout  & ( (!\state_machine|state_counter.1000~q ) # (\in_3~input_o ) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \logicBox|Selector11~5_combout  & ( (!\state_machine|state_counter.1000~q  & (!\state_machine|state_counter.0101~q )) # (\state_machine|state_counter.1000~q  & ((\in_3~input_o ))) 
// ) ) ) # ( \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( !\logicBox|Selector11~5_combout  & ( (!\state_machine|state_counter.1000~q  & (\state_machine|state_counter.0101~q )) # (\state_machine|state_counter.1000~q  & 
// ((\in_3~input_o ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( !\logicBox|Selector11~5_combout  & ( (\state_machine|state_counter.1000~q  & \in_3~input_o ) ) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(!\state_machine|state_counter.1000~q ),
	.datac(gnd),
	.datad(!\in_3~input_o ),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.dataf(!\logicBox|Selector11~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[4]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[4]~91 .extended_lut = "off";
defparam \phoneCntl|mux_out[4]~91 .lut_mask = 64'h0033447788BBCCFF;
defparam \phoneCntl|mux_out[4]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y25_N38
dffeas \registers|r[0][4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[4]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[0][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[0][4] .is_wysiwyg = "true";
defparam \registers|r[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N39
cyclonev_lcell_comb \muxSrc|Mux11~0 (
// Equation(s):
// \muxSrc|Mux11~0_combout  = ( \registers|r[1][4]~q  & ( \Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1]) # (\registers|r[3][4]~q ) ) ) ) # ( !\registers|r[1][4]~q  & ( \Instr_Reg|RsrcOut [0] & ( (\Instr_Reg|RsrcOut [1] & \registers|r[3][4]~q ) ) ) ) # 
// ( \registers|r[1][4]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[0][4]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[2][4]~q ))) ) ) ) # ( !\registers|r[1][4]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1] & 
// (\registers|r[0][4]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[2][4]~q ))) ) ) )

	.dataa(!\registers|r[0][4]~q ),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\registers|r[3][4]~q ),
	.datad(!\registers|r[2][4]~q ),
	.datae(!\registers|r[1][4]~q ),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~0 .extended_lut = "off";
defparam \muxSrc|Mux11~0 .lut_mask = 64'h447744770303CFCF;
defparam \muxSrc|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y26_N15
cyclonev_lcell_comb \muxSrc|Mux11~2 (
// Equation(s):
// \muxSrc|Mux11~2_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[9][4]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[10][4]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[11][4]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[9][4]~q  & ( 
// (\Instr_Reg|RsrcOut [0]) # (\registers|r[8][4]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[9][4]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[10][4]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[11][4]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut 
// [1] & ( !\registers|r[9][4]~q  & ( (\registers|r[8][4]~q  & !\Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[8][4]~q ),
	.datab(!\registers|r[10][4]~q ),
	.datac(!\registers|r[11][4]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~2 .extended_lut = "off";
defparam \muxSrc|Mux11~2 .lut_mask = 64'h5500330F55FF330F;
defparam \muxSrc|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N51
cyclonev_lcell_comb \muxSrc|Mux11~3 (
// Equation(s):
// \muxSrc|Mux11~3_combout  = ( \Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[15][4]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[14][4]~q  ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] 
// & ( \registers|r[13][4]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[12][4]~q  ) ) )

	.dataa(!\registers|r[13][4]~q ),
	.datab(!\registers|r[14][4]~q ),
	.datac(!\registers|r[15][4]~q ),
	.datad(!\registers|r[12][4]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~3 .extended_lut = "off";
defparam \muxSrc|Mux11~3 .lut_mask = 64'h00FF555533330F0F;
defparam \muxSrc|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N3
cyclonev_lcell_comb \muxSrc|Mux11~1 (
// Equation(s):
// \muxSrc|Mux11~1_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[6][4]~q  & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[7][4]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[6][4]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[4][4]~q ))) # 
// (\Instr_Reg|RsrcOut [0] & (\registers|r[5][4]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[6][4]~q  & ( (\registers|r[7][4]~q  & \Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\registers|r[6][4]~q  & ( (!\Instr_Reg|RsrcOut [0] & 
// ((\registers|r[4][4]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[5][4]~q )) ) ) )

	.dataa(!\registers|r[5][4]~q ),
	.datab(!\registers|r[4][4]~q ),
	.datac(!\registers|r[7][4]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~1 .extended_lut = "off";
defparam \muxSrc|Mux11~1 .lut_mask = 64'h3355000F3355FF0F;
defparam \muxSrc|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N21
cyclonev_lcell_comb \muxSrc|Mux11~4 (
// Equation(s):
// \muxSrc|Mux11~4_combout  = ( \muxSrc|Mux11~3_combout  & ( \muxSrc|Mux11~1_combout  & ( ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux11~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux11~2_combout )))) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( 
// !\muxSrc|Mux11~3_combout  & ( \muxSrc|Mux11~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux11~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux11~2_combout ))))) # (\Instr_Reg|RsrcOut [2] & (((!\Instr_Reg|RsrcOut 
// [3])))) ) ) ) # ( \muxSrc|Mux11~3_combout  & ( !\muxSrc|Mux11~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux11~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux11~2_combout ))))) # (\Instr_Reg|RsrcOut [2] & 
// (((\Instr_Reg|RsrcOut [3])))) ) ) ) # ( !\muxSrc|Mux11~3_combout  & ( !\muxSrc|Mux11~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux11~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux11~2_combout ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\muxSrc|Mux11~0_combout ),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\muxSrc|Mux11~2_combout ),
	.datae(!\muxSrc|Mux11~3_combout ),
	.dataf(!\muxSrc|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux11~4 .extended_lut = "off";
defparam \muxSrc|Mux11~4 .lut_mask = 64'h202A252F707A757F;
defparam \muxSrc|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "0A0280A0280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280A0280A0280000000000000000000000000000280A0280A0280000000000000000000000000000280A0280A0280000000000000000000000000000280A0280A028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008220882000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280000000000000000000000000000000000000028000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000280000000000000000000000000000000000000028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280A0280A0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "280000000000000000000000000000280A0280A0280000000000000000000000000000280A0280A0280000000000000000000000000000280A0280A0280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280A0280A0280000000000000000000000000000280A0280A0280000000000000000000000000000280A0280A028000000000000000000000000000028";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a84~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a116~portadataout )))) ) ) 
// ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a84~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a116~portadataout ))))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a84~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a116~portadataout ))))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a68~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a84~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a116~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C4A00000000000000000000000000000000000000000000000000000000000000C800000000000000000000000000000000000000000000000000000000000BB7B60000000000000000000000000000000000000000000000000002DB6DB6DB6DB6";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000118E631A1C10000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "000000000000000000000000002626242426363434363634343626249ED26896000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001245000000000000000000000000000000000000000000000000000000000000009600000000000000000000000000000000000000000000000000000000000000CB0000000000000000000000000000000000000000000000000000000000031CE00";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux11~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a52~portadataout )))) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a52~portadataout ))))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a52~portadataout ))))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a52~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  & ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  ) ) # ( 
// \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l2_w4_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N24
cyclonev_lcell_comb \Instr_Reg|ImmOut[4]~feeder (
// Equation(s):
// \Instr_Reg|ImmOut[4]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|ImmOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|ImmOut[4]~feeder .extended_lut = "off";
defparam \Instr_Reg|ImmOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|ImmOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y25_N26
dffeas \Instr_Reg|ImmOut[4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|ImmOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|ImmOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|ImmOut[4] .is_wysiwyg = "true";
defparam \Instr_Reg|ImmOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N57
cyclonev_lcell_comb \phoneCntl|mux_out[5]~1 (
// Equation(s):
// \phoneCntl|mux_out[5]~1_combout  = ( !\Instr_Reg|ImmOut [5] & ( !\Instr_Reg|ImmOut [4] ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~1 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \phoneCntl|mux_out[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N0
cyclonev_lcell_comb \logicBox|Selector3~6 (
// Equation(s):
// \logicBox|Selector3~6_combout  = ( \phoneCntl|mux_out[5]~1_combout  & ( (\Instr_Reg|Opcode [7]) # (\Instr_Reg|ImmOut [6]) ) ) # ( !\phoneCntl|mux_out[5]~1_combout  )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~6 .extended_lut = "off";
defparam \logicBox|Selector3~6 .lut_mask = 64'hFFFFFFFF77777777;
defparam \logicBox|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N45
cyclonev_lcell_comb \phoneCntl|mux_out[5]~31 (
// Equation(s):
// \phoneCntl|mux_out[5]~31_combout  = ( \logicBox|Selector3~6_combout  & ( \flags|flags_out[0]~0_combout  & ( !\Instr_Reg|Opcode [6] ) ) ) # ( !\logicBox|Selector3~6_combout  & ( \flags|flags_out[0]~0_combout  & ( (!\Instr_Reg|Opcode [6]) # 
// (!\Instr_Reg|ImmOut [7]) ) ) ) # ( \logicBox|Selector3~6_combout  & ( !\flags|flags_out[0]~0_combout  & ( (!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7]) ) ) ) # ( !\logicBox|Selector3~6_combout  & ( !\flags|flags_out[0]~0_combout  & ( 
// !\Instr_Reg|ImmOut [7] ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [7]),
	.datad(gnd),
	.datae(!\logicBox|Selector3~6_combout ),
	.dataf(!\flags|flags_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~31 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~31 .lut_mask = 64'hF0F0A0A0FAFAAAAA;
defparam \phoneCntl|mux_out[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y25_N0
cyclonev_lcell_comb \phoneCntl|mux_out[5]~121 (
// Equation(s):
// \phoneCntl|mux_out[5]~121_combout  = ( \phoneCntl|mux_out[13]~117_combout  & ( \phoneCntl|mux_out[5]~112_combout  & ( (\phoneCntl|mux_out[5]~120_combout  & (((\phoneCntl|mux_out[5]~31_combout ) # (\Instr_Reg|Opcode [4])) # (\Instr_Reg|Opcode [5]))) ) ) ) 
// # ( !\phoneCntl|mux_out[13]~117_combout  & ( \phoneCntl|mux_out[5]~112_combout  & ( (\phoneCntl|mux_out[5]~120_combout  & (((\phoneCntl|mux_out[5]~31_combout ) # (\Instr_Reg|Opcode [4])) # (\Instr_Reg|Opcode [5]))) ) ) ) # ( 
// \phoneCntl|mux_out[13]~117_combout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( (\phoneCntl|mux_out[5]~120_combout  & ((\Instr_Reg|Opcode [4]) # (\Instr_Reg|Opcode [5]))) ) ) ) # ( !\phoneCntl|mux_out[13]~117_combout  & ( 
// !\phoneCntl|mux_out[5]~112_combout  & ( (\phoneCntl|mux_out[5]~120_combout  & (((\phoneCntl|mux_out[5]~31_combout ) # (\Instr_Reg|Opcode [4])) # (\Instr_Reg|Opcode [5]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\phoneCntl|mux_out[5]~120_combout ),
	.datac(!\Instr_Reg|Opcode [4]),
	.datad(!\phoneCntl|mux_out[5]~31_combout ),
	.datae(!\phoneCntl|mux_out[13]~117_combout ),
	.dataf(!\phoneCntl|mux_out[5]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[5]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[5]~121 .extended_lut = "off";
defparam \phoneCntl|mux_out[5]~121 .lut_mask = 64'h1333131313331333;
defparam \phoneCntl|mux_out[5]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y21_N42
cyclonev_lcell_comb \phoneCntl|mux_out[6]~131 (
// Equation(s):
// \phoneCntl|mux_out[6]~131_combout  = ( \phoneCntl|mux_out[5]~121_combout  & ( \phoneCntl|mux_out[5]~119_combout  & ( (!\state_machine|state_counter.1000~q  & ((\muxSrc|Mux9~4_combout ) # (\immMux|mux_out[6]~9_combout ))) ) ) ) # ( 
// !\phoneCntl|mux_out[5]~121_combout  & ( \phoneCntl|mux_out[5]~119_combout  & ( (\muxSrc|Mux9~4_combout  & !\state_machine|state_counter.1000~q ) ) ) ) # ( !\phoneCntl|mux_out[5]~121_combout  & ( !\phoneCntl|mux_out[5]~119_combout  & ( 
// (!\state_machine|state_counter.1000~q  & \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\immMux|mux_out[6]~9_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\state_machine|state_counter.1000~q ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datae(!\phoneCntl|mux_out[5]~121_combout ),
	.dataf(!\phoneCntl|mux_out[5]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~131 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~131 .lut_mask = 64'h00F0000030307070;
defparam \phoneCntl|mux_out[6]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N30
cyclonev_lcell_comb \phoneCntl|mux_out[6]~124 (
// Equation(s):
// \phoneCntl|mux_out[6]~124_combout  = ( \logicBox|Add0~41_sumout  & ( \logicBox|Add10~41_sumout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [7] & (\logicBox|Add4~41_sumout  & \Instr_Reg|Opcode [6]))) ) ) ) # ( !\logicBox|Add0~41_sumout  & ( 
// \logicBox|Add10~41_sumout  & ( (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [6] & (!\Instr_Reg|Opcode [7] & (\logicBox|Add4~41_sumout  & \Instr_Reg|Opcode [4]))) ) ) ) # ( \logicBox|Add0~41_sumout  & ( 
// !\logicBox|Add10~41_sumout  & ( (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [7] & \logicBox|Add4~41_sumout )))) ) ) ) # ( !\logicBox|Add0~41_sumout  & ( !\logicBox|Add10~41_sumout  & ( (!\Instr_Reg|Opcode [7] & 
// (\logicBox|Add4~41_sumout  & (\Instr_Reg|Opcode [6] & \Instr_Reg|Opcode [4]))) ) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\logicBox|Add4~41_sumout ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Add0~41_sumout ),
	.dataf(!\logicBox|Add10~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~124 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~124 .lut_mask = 64'h00020F02F002FF02;
defparam \phoneCntl|mux_out[6]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N18
cyclonev_lcell_comb \phoneCntl|mux_out[6]~144 (
// Equation(s):
// \phoneCntl|mux_out[6]~144_combout  = ( \logicBox|Add6~41_sumout  & ( \logicBox|Add3~41_sumout  & ( ((!\phoneCntl|mux_out[5]~114_combout  & (\immMux|mux_out[6]~9_combout )) # (\phoneCntl|mux_out[5]~114_combout  & ((!\Instr_Reg|ImmOut [5])))) # 
// (\phoneCntl|mux_out[13]~27_combout ) ) ) ) # ( !\logicBox|Add6~41_sumout  & ( \logicBox|Add3~41_sumout  & ( (!\phoneCntl|mux_out[13]~27_combout  & ((!\phoneCntl|mux_out[5]~114_combout  & (\immMux|mux_out[6]~9_combout )) # 
// (\phoneCntl|mux_out[5]~114_combout  & ((!\Instr_Reg|ImmOut [5]))))) # (\phoneCntl|mux_out[13]~27_combout  & (((\phoneCntl|mux_out[5]~114_combout )))) ) ) ) # ( \logicBox|Add6~41_sumout  & ( !\logicBox|Add3~41_sumout  & ( 
// (!\phoneCntl|mux_out[13]~27_combout  & ((!\phoneCntl|mux_out[5]~114_combout  & (\immMux|mux_out[6]~9_combout )) # (\phoneCntl|mux_out[5]~114_combout  & ((!\Instr_Reg|ImmOut [5]))))) # (\phoneCntl|mux_out[13]~27_combout  & 
// (((!\phoneCntl|mux_out[5]~114_combout )))) ) ) ) # ( !\logicBox|Add6~41_sumout  & ( !\logicBox|Add3~41_sumout  & ( (!\phoneCntl|mux_out[13]~27_combout  & ((!\phoneCntl|mux_out[5]~114_combout  & (\immMux|mux_out[6]~9_combout )) # 
// (\phoneCntl|mux_out[5]~114_combout  & ((!\Instr_Reg|ImmOut [5]))))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~27_combout ),
	.datab(!\immMux|mux_out[6]~9_combout ),
	.datac(!\phoneCntl|mux_out[5]~114_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Add6~41_sumout ),
	.dataf(!\logicBox|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~144 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~144 .lut_mask = 64'h2A207A702F257F75;
defparam \phoneCntl|mux_out[6]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N36
cyclonev_lcell_comb \phoneCntl|mux_out[6]~125 (
// Equation(s):
// \phoneCntl|mux_out[6]~125_combout  = ( \muxSrc|Mux0~4_combout  & ( \logicBox|ShiftLeft0~16_combout  & ( (!\phoneCntl|mux_out[13]~21_combout ) # ((!\immMux|mux_out[3]~3_combout  & ((\logicBox|ShiftLeft0~15_combout ) # (\immMux|mux_out[2]~4_combout )))) ) ) 
// ) # ( !\muxSrc|Mux0~4_combout  & ( \logicBox|ShiftLeft0~16_combout  & ( (\phoneCntl|mux_out[13]~21_combout  & (!\immMux|mux_out[3]~3_combout  & ((\logicBox|ShiftLeft0~15_combout ) # (\immMux|mux_out[2]~4_combout )))) ) ) ) # ( \muxSrc|Mux0~4_combout  & ( 
// !\logicBox|ShiftLeft0~16_combout  & ( (!\phoneCntl|mux_out[13]~21_combout ) # ((!\immMux|mux_out[2]~4_combout  & (!\immMux|mux_out[3]~3_combout  & \logicBox|ShiftLeft0~15_combout ))) ) ) ) # ( !\muxSrc|Mux0~4_combout  & ( !\logicBox|ShiftLeft0~16_combout  
// & ( (\phoneCntl|mux_out[13]~21_combout  & (!\immMux|mux_out[2]~4_combout  & (!\immMux|mux_out[3]~3_combout  & \logicBox|ShiftLeft0~15_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[13]~21_combout ),
	.datab(!\immMux|mux_out[2]~4_combout ),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\logicBox|ShiftLeft0~15_combout ),
	.datae(!\muxSrc|Mux0~4_combout ),
	.dataf(!\logicBox|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~125 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~125 .lut_mask = 64'h0040AAEA1050BAFA;
defparam \phoneCntl|mux_out[6]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N54
cyclonev_lcell_comb \phoneCntl|mux_out[6]~149 (
// Equation(s):
// \phoneCntl|mux_out[6]~149_combout  = ( !\phoneCntl|mux_out[5]~111_combout  & ( \phoneCntl|mux_out[5]~112_combout  & ( !\logicBox|ShiftRight1~8_combout  ) ) ) # ( \phoneCntl|mux_out[5]~111_combout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( 
// (!\logicBox|Add1~41_sumout  & \phoneCntl|mux_out[5]~104_combout ) ) ) ) # ( !\phoneCntl|mux_out[5]~111_combout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( !\phoneCntl|mux_out[6]~125_combout  ) ) )

	.dataa(!\logicBox|Add1~41_sumout ),
	.datab(!\phoneCntl|mux_out[5]~104_combout ),
	.datac(!\phoneCntl|mux_out[6]~125_combout ),
	.datad(!\logicBox|ShiftRight1~8_combout ),
	.datae(!\phoneCntl|mux_out[5]~111_combout ),
	.dataf(!\phoneCntl|mux_out[5]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~149 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~149 .lut_mask = 64'hF0F02222FF000000;
defparam \phoneCntl|mux_out[6]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N24
cyclonev_lcell_comb \phoneCntl|mux_out[6]~127 (
// Equation(s):
// \phoneCntl|mux_out[6]~127_combout  = ( \phoneCntl|mux_out[5]~101_combout  & ( \phoneCntl|mux_out[6]~36_combout  & ( (!\phoneCntl|mux_out[5]~102_combout  & ((!\phoneCntl|mux_out[5]~99_combout  & ((\phoneCntl|mux_out[6]~78_combout ))) # 
// (\phoneCntl|mux_out[5]~99_combout  & (\logicBox|ShiftRight2~2_combout )))) # (\phoneCntl|mux_out[5]~102_combout  & (((!\phoneCntl|mux_out[5]~99_combout )))) ) ) ) # ( \phoneCntl|mux_out[5]~101_combout  & ( !\phoneCntl|mux_out[6]~36_combout  & ( 
// (!\phoneCntl|mux_out[5]~102_combout  & ((!\phoneCntl|mux_out[5]~99_combout  & ((\phoneCntl|mux_out[6]~78_combout ))) # (\phoneCntl|mux_out[5]~99_combout  & (\logicBox|ShiftRight2~2_combout )))) ) ) )

	.dataa(!\logicBox|ShiftRight2~2_combout ),
	.datab(!\phoneCntl|mux_out[5]~102_combout ),
	.datac(!\phoneCntl|mux_out[5]~99_combout ),
	.datad(!\phoneCntl|mux_out[6]~78_combout ),
	.datae(!\phoneCntl|mux_out[5]~101_combout ),
	.dataf(!\phoneCntl|mux_out[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~127 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~127 .lut_mask = 64'h000004C4000034F4;
defparam \phoneCntl|mux_out[6]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N42
cyclonev_lcell_comb \phoneCntl|mux_out[6]~126 (
// Equation(s):
// \phoneCntl|mux_out[6]~126_combout  = ( \logicBox|ShiftRight3~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\immMux|mux_out[3]~3_combout  & ((\phoneCntl|mux_out[6]~74_combout ))) # (\immMux|mux_out[3]~3_combout  & (\Instr_Reg|ImmOut [5])) ) ) ) # ( 
// !\logicBox|ShiftRight3~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\immMux|mux_out[3]~3_combout  & \phoneCntl|mux_out[6]~74_combout ) ) ) ) # ( \logicBox|ShiftRight3~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( (!\immMux|mux_out[3]~3_combout  
// & (((\phoneCntl|mux_out[6]~74_combout )))) # (\immMux|mux_out[3]~3_combout  & (((\phoneCntl|mux_out[14]~33_combout )) # (\Instr_Reg|ImmOut [5]))) ) ) ) # ( !\logicBox|ShiftRight3~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( 
// (!\immMux|mux_out[3]~3_combout  & (((\phoneCntl|mux_out[6]~74_combout )))) # (\immMux|mux_out[3]~3_combout  & (!\Instr_Reg|ImmOut [5] & ((\phoneCntl|mux_out[14]~33_combout )))) ) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\phoneCntl|mux_out[6]~74_combout ),
	.datad(!\phoneCntl|mux_out[14]~33_combout ),
	.datae(!\logicBox|ShiftRight3~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~126 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~126 .lut_mask = 64'h0A4E1B5F0A0A1B1B;
defparam \phoneCntl|mux_out[6]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N54
cyclonev_lcell_comb \phoneCntl|mux_out[6]~150 (
// Equation(s):
// \phoneCntl|mux_out[6]~150_combout  = ( !\logicBox|ShiftRight1~3_combout  & ( \phoneCntl|mux_out[5]~112_combout  ) ) # ( \logicBox|ShiftRight1~3_combout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( (!\phoneCntl|mux_out[5]~104_combout  & 
// ((!\phoneCntl|mux_out[5]~105_combout  & ((!\phoneCntl|mux_out[6]~126_combout ))) # (\phoneCntl|mux_out[5]~105_combout  & (!\phoneCntl|mux_out[6]~127_combout )))) ) ) ) # ( !\logicBox|ShiftRight1~3_combout  & ( !\phoneCntl|mux_out[5]~112_combout  & ( 
// (!\phoneCntl|mux_out[5]~104_combout  & ((!\phoneCntl|mux_out[5]~105_combout  & ((!\phoneCntl|mux_out[6]~126_combout ))) # (\phoneCntl|mux_out[5]~105_combout  & (!\phoneCntl|mux_out[6]~127_combout )))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~104_combout ),
	.datab(!\phoneCntl|mux_out[5]~105_combout ),
	.datac(!\phoneCntl|mux_out[6]~127_combout ),
	.datad(!\phoneCntl|mux_out[6]~126_combout ),
	.datae(!\logicBox|ShiftRight1~3_combout ),
	.dataf(!\phoneCntl|mux_out[5]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~150 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~150 .lut_mask = 64'hA820A820FFFF0000;
defparam \phoneCntl|mux_out[6]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N15
cyclonev_lcell_comb \phoneCntl|mux_out[6]~151 (
// Equation(s):
// \phoneCntl|mux_out[6]~151_combout  = ( !\phoneCntl|mux_out[6]~149_combout  & ( \phoneCntl|mux_out[6]~150_combout  & ( !\phoneCntl|mux_out[5]~111_combout  ) ) ) # ( \phoneCntl|mux_out[6]~149_combout  & ( !\phoneCntl|mux_out[6]~150_combout  & ( 
// (\phoneCntl|mux_out[5]~105_combout  & \phoneCntl|mux_out[5]~111_combout ) ) ) ) # ( !\phoneCntl|mux_out[6]~149_combout  & ( !\phoneCntl|mux_out[6]~150_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[5]~105_combout ),
	.datad(!\phoneCntl|mux_out[5]~111_combout ),
	.datae(!\phoneCntl|mux_out[6]~149_combout ),
	.dataf(!\phoneCntl|mux_out[6]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~151 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~151 .lut_mask = 64'hFFFF000FFF000000;
defparam \phoneCntl|mux_out[6]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N36
cyclonev_lcell_comb \phoneCntl|mux_out[6]~128 (
// Equation(s):
// \phoneCntl|mux_out[6]~128_combout  = ( \logicBox|Add2~41_sumout  & ( \phoneCntl|mux_out[6]~151_combout  ) ) # ( !\logicBox|Add2~41_sumout  & ( \phoneCntl|mux_out[6]~151_combout  & ( (!\phoneCntl|mux_out[5]~111_combout ) # 
// ((!\phoneCntl|mux_out[5]~105_combout ) # ((!\phoneCntl|mux_out[5]~104_combout ) # (\phoneCntl|mux_out[5]~112_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~111_combout ),
	.datab(!\phoneCntl|mux_out[5]~105_combout ),
	.datac(!\phoneCntl|mux_out[5]~112_combout ),
	.datad(!\phoneCntl|mux_out[5]~104_combout ),
	.datae(!\logicBox|Add2~41_sumout ),
	.dataf(!\phoneCntl|mux_out[6]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~128 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~128 .lut_mask = 64'h00000000FFEFFFFF;
defparam \phoneCntl|mux_out[6]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N48
cyclonev_lcell_comb \phoneCntl|mux_out[6]~145 (
// Equation(s):
// \phoneCntl|mux_out[6]~145_combout  = ( \logicBox|Add5~41_sumout  & ( \logicBox|Add8~41_sumout  & ( (!\Instr_Reg|ImmOut [4]) # (\phoneCntl|mux_out[6]~144_combout ) ) ) ) # ( !\logicBox|Add5~41_sumout  & ( \logicBox|Add8~41_sumout  & ( !\Instr_Reg|ImmOut 
// [4] ) ) ) # ( \logicBox|Add5~41_sumout  & ( !\logicBox|Add8~41_sumout  & ( (\Instr_Reg|ImmOut [4] & \phoneCntl|mux_out[6]~144_combout ) ) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(gnd),
	.datac(!\phoneCntl|mux_out[6]~144_combout ),
	.datad(gnd),
	.datae(!\logicBox|Add5~41_sumout ),
	.dataf(!\logicBox|Add8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~145 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~145 .lut_mask = 64'h00000505AAAAAFAF;
defparam \phoneCntl|mux_out[6]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N24
cyclonev_lcell_comb \phoneCntl|mux_out[6]~129 (
// Equation(s):
// \phoneCntl|mux_out[6]~129_combout  = ( \phoneCntl|mux_out[6]~128_combout  & ( \phoneCntl|mux_out[6]~145_combout  & ( ((\phoneCntl|mux_out[5]~114_combout  & !\phoneCntl|mux_out[13]~27_combout )) # (\phoneCntl|mux_out[6]~144_combout ) ) ) ) # ( 
// !\phoneCntl|mux_out[6]~128_combout  & ( \phoneCntl|mux_out[6]~145_combout  & ( (!\phoneCntl|mux_out[5]~114_combout  & (((\phoneCntl|mux_out[6]~144_combout )))) # (\phoneCntl|mux_out[5]~114_combout  & ((!\phoneCntl|mux_out[13]~27_combout  & 
// (\Instr_Reg|ImmOut [7])) # (\phoneCntl|mux_out[13]~27_combout  & ((\phoneCntl|mux_out[6]~144_combout ))))) ) ) ) # ( \phoneCntl|mux_out[6]~128_combout  & ( !\phoneCntl|mux_out[6]~145_combout  & ( (!\phoneCntl|mux_out[5]~114_combout  & 
// (((\phoneCntl|mux_out[6]~144_combout )))) # (\phoneCntl|mux_out[5]~114_combout  & ((!\phoneCntl|mux_out[13]~27_combout  & (!\Instr_Reg|ImmOut [7])) # (\phoneCntl|mux_out[13]~27_combout  & ((\phoneCntl|mux_out[6]~144_combout ))))) ) ) ) # ( 
// !\phoneCntl|mux_out[6]~128_combout  & ( !\phoneCntl|mux_out[6]~145_combout  & ( (\phoneCntl|mux_out[6]~144_combout  & ((!\phoneCntl|mux_out[5]~114_combout ) # (\phoneCntl|mux_out[13]~27_combout ))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~114_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\phoneCntl|mux_out[6]~144_combout ),
	.datad(!\phoneCntl|mux_out[13]~27_combout ),
	.datae(!\phoneCntl|mux_out[6]~128_combout ),
	.dataf(!\phoneCntl|mux_out[6]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~129 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~129 .lut_mask = 64'h0A0F4E0F1B0F5F0F;
defparam \phoneCntl|mux_out[6]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N6
cyclonev_lcell_comb \phoneCntl|mux_out[6]~130 (
// Equation(s):
// \phoneCntl|mux_out[6]~130_combout  = ( \phoneCntl|mux_out[6]~124_combout  & ( \phoneCntl|mux_out[6]~129_combout  & ( (!\phoneCntl|mux_out[5]~95_combout  & ((!\phoneCntl|mux_out[5]~94_combout ) # ((\muxSrc|Mux9~4_combout  & \immMux|mux_out[6]~9_combout 
// )))) # (\phoneCntl|mux_out[5]~95_combout  & ((!\muxSrc|Mux9~4_combout  $ (!\immMux|mux_out[6]~9_combout )) # (\phoneCntl|mux_out[5]~94_combout ))) ) ) ) # ( !\phoneCntl|mux_out[6]~124_combout  & ( \phoneCntl|mux_out[6]~129_combout  & ( 
// (!\phoneCntl|mux_out[5]~95_combout  & (\muxSrc|Mux9~4_combout  & (\phoneCntl|mux_out[5]~94_combout  & \immMux|mux_out[6]~9_combout ))) # (\phoneCntl|mux_out[5]~95_combout  & ((!\muxSrc|Mux9~4_combout  $ (!\immMux|mux_out[6]~9_combout )) # 
// (\phoneCntl|mux_out[5]~94_combout ))) ) ) ) # ( \phoneCntl|mux_out[6]~124_combout  & ( !\phoneCntl|mux_out[6]~129_combout  & ( (!\phoneCntl|mux_out[5]~95_combout  & ((!\phoneCntl|mux_out[5]~94_combout ) # ((\muxSrc|Mux9~4_combout  & 
// \immMux|mux_out[6]~9_combout )))) # (\phoneCntl|mux_out[5]~95_combout  & (!\phoneCntl|mux_out[5]~94_combout  & (!\muxSrc|Mux9~4_combout  $ (!\immMux|mux_out[6]~9_combout )))) ) ) ) # ( !\phoneCntl|mux_out[6]~124_combout  & ( 
// !\phoneCntl|mux_out[6]~129_combout  & ( (!\phoneCntl|mux_out[5]~95_combout  & (\muxSrc|Mux9~4_combout  & (\phoneCntl|mux_out[5]~94_combout  & \immMux|mux_out[6]~9_combout ))) # (\phoneCntl|mux_out[5]~95_combout  & (!\phoneCntl|mux_out[5]~94_combout  & 
// (!\muxSrc|Mux9~4_combout  $ (!\immMux|mux_out[6]~9_combout )))) ) ) )

	.dataa(!\phoneCntl|mux_out[5]~95_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\phoneCntl|mux_out[5]~94_combout ),
	.datad(!\immMux|mux_out[6]~9_combout ),
	.datae(!\phoneCntl|mux_out[6]~124_combout ),
	.dataf(!\phoneCntl|mux_out[6]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~130 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~130 .lut_mask = 64'h1042B0E21547B5E7;
defparam \phoneCntl|mux_out[6]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N3
cyclonev_lcell_comb \phoneCntl|mux_out[6]~132 (
// Equation(s):
// \phoneCntl|mux_out[6]~132_combout  = ( \phoneCntl|mux_out[6]~131_combout  & ( \phoneCntl|mux_out[6]~130_combout  ) ) # ( !\phoneCntl|mux_out[6]~131_combout  & ( \phoneCntl|mux_out[6]~130_combout  & ( (!\state_machine|state_counter.1000~q  & 
// (((\phoneCntl|mux_out[5]~121_combout  & !\phoneCntl|mux_out[5]~119_combout )))) # (\state_machine|state_counter.1000~q  & (\in_1~input_o )) ) ) ) # ( \phoneCntl|mux_out[6]~131_combout  & ( !\phoneCntl|mux_out[6]~130_combout  ) ) # ( 
// !\phoneCntl|mux_out[6]~131_combout  & ( !\phoneCntl|mux_out[6]~130_combout  & ( (\in_1~input_o  & \state_machine|state_counter.1000~q ) ) ) )

	.dataa(!\in_1~input_o ),
	.datab(!\state_machine|state_counter.1000~q ),
	.datac(!\phoneCntl|mux_out[5]~121_combout ),
	.datad(!\phoneCntl|mux_out[5]~119_combout ),
	.datae(!\phoneCntl|mux_out[6]~131_combout ),
	.dataf(!\phoneCntl|mux_out[6]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[6]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[6]~132 .extended_lut = "off";
defparam \phoneCntl|mux_out[6]~132 .lut_mask = 64'h1111FFFF1D11FFFF;
defparam \phoneCntl|mux_out[6]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N27
cyclonev_lcell_comb \registers|r[8][6]~feeder (
// Equation(s):
// \registers|r[8][6]~feeder_combout  = ( \phoneCntl|mux_out[6]~132_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[6]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[8][6]~feeder .extended_lut = "off";
defparam \registers|r[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers|r[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y25_N29
dffeas \registers|r[8][6] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\registers|r[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\registers|r[8][11]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[8][6] .is_wysiwyg = "true";
defparam \registers|r[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N45
cyclonev_lcell_comb \muxSrc|Mux9~2 (
// Equation(s):
// \muxSrc|Mux9~2_combout  = ( \Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[11][6]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[10][6]~q  ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & 
// ( \registers|r[9][6]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[8][6]~q  ) ) )

	.dataa(!\registers|r[8][6]~q ),
	.datab(!\registers|r[10][6]~q ),
	.datac(!\registers|r[11][6]~q ),
	.datad(!\registers|r[9][6]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~2 .extended_lut = "off";
defparam \muxSrc|Mux9~2 .lut_mask = 64'h555500FF33330F0F;
defparam \muxSrc|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N57
cyclonev_lcell_comb \muxSrc|Mux9~0 (
// Equation(s):
// \muxSrc|Mux9~0_combout  = ( \registers|r[1][6]~q  & ( \registers|r[2][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[0][6]~q ))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[3][6]~q )))) ) ) ) # 
// ( !\registers|r[1][6]~q  & ( \registers|r[2][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[0][6]~q ))) # (\Instr_Reg|RsrcOut [0] & (((\registers|r[3][6]~q  & \Instr_Reg|RsrcOut [1])))) ) ) ) # ( \registers|r[1][6]~q  & ( 
// !\registers|r[2][6]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[0][6]~q  & ((!\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[3][6]~q )))) ) ) ) # ( !\registers|r[1][6]~q  & ( !\registers|r[2][6]~q  & 
// ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[0][6]~q  & ((!\Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((\registers|r[3][6]~q  & \Instr_Reg|RsrcOut [1])))) ) ) )

	.dataa(!\registers|r[0][6]~q ),
	.datab(!\registers|r[3][6]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[1][6]~q ),
	.dataf(!\registers|r[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~0 .extended_lut = "off";
defparam \muxSrc|Mux9~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \muxSrc|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N33
cyclonev_lcell_comb \muxSrc|Mux9~1 (
// Equation(s):
// \muxSrc|Mux9~1_combout  = ( \registers|r[7][6]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\Instr_Reg|RsrcOut [0]) # (\registers|r[6][6]~q ) ) ) ) # ( !\registers|r[7][6]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\registers|r[6][6]~q  & !\Instr_Reg|RsrcOut [0]) ) ) ) # ( 
// \registers|r[7][6]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[4][6]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][6]~q ))) ) ) ) # ( !\registers|r[7][6]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & 
// (\registers|r[4][6]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][6]~q ))) ) ) )

	.dataa(!\registers|r[4][6]~q ),
	.datab(!\registers|r[6][6]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[5][6]~q ),
	.datae(!\registers|r[7][6]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~1 .extended_lut = "off";
defparam \muxSrc|Mux9~1 .lut_mask = 64'h505F505F30303F3F;
defparam \muxSrc|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y26_N9
cyclonev_lcell_comb \muxSrc|Mux9~3 (
// Equation(s):
// \muxSrc|Mux9~3_combout  = ( \Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[15][6]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[14][6]~q  ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & 
// ( \registers|r[13][6]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[12][6]~q  ) ) )

	.dataa(!\registers|r[15][6]~q ),
	.datab(!\registers|r[13][6]~q ),
	.datac(!\registers|r[12][6]~q ),
	.datad(!\registers|r[14][6]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~3 .extended_lut = "off";
defparam \muxSrc|Mux9~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \muxSrc|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N30
cyclonev_lcell_comb \muxSrc|Mux9~4 (
// Equation(s):
// \muxSrc|Mux9~4_combout  = ( \muxSrc|Mux9~1_combout  & ( \muxSrc|Mux9~3_combout  & ( ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux9~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux9~2_combout ))) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( 
// !\muxSrc|Mux9~1_combout  & ( \muxSrc|Mux9~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux9~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux9~2_combout )))) # (\Instr_Reg|RsrcOut [2] & (\Instr_Reg|RsrcOut [3])) ) ) 
// ) # ( \muxSrc|Mux9~1_combout  & ( !\muxSrc|Mux9~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux9~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux9~2_combout )))) # (\Instr_Reg|RsrcOut [2] & (!\Instr_Reg|RsrcOut 
// [3])) ) ) ) # ( !\muxSrc|Mux9~1_combout  & ( !\muxSrc|Mux9~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux9~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux9~2_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\Instr_Reg|RsrcOut [3]),
	.datac(!\muxSrc|Mux9~2_combout ),
	.datad(!\muxSrc|Mux9~0_combout ),
	.datae(!\muxSrc|Mux9~1_combout ),
	.dataf(!\muxSrc|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux9~4 .extended_lut = "off";
defparam \muxSrc|Mux9~4 .lut_mask = 64'h028A46CE139B57DF;
defparam \muxSrc|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036480000000000000000000000000000000000000000000000000000000000000150000000000000000000000000000000000000000000000000000000000029FFF80000000000000000000000000000000000000000000000000007FFFFFFFFFFF8";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031974A522800000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000001A4A4A4A4A6A6A6A6A6A6A6A6A4A4A423944C80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017A6900000000000000000000000000000000000000000000000000000000000005A6000000000000000000000000000000000000000000000000000000000000059300000000000000000000000000000000000000000000000000000000002529608";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a38~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a38~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a38~portadataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout 
//  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a38~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a54~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F03C000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F03C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020026A00001";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "3C000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F03C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F03C000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F03C000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux9~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a102~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [1] & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a102~portadataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # (\memory|ram_rtl_0|auto_generated|ram_block1a86~portadataout ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a70~portadataout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\memory|ram_rtl_0|auto_generated|ram_block1a86~portadataout  & \memory|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N57
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N0
cyclonev_lcell_comb \state_machine|state_counter~14 (
// Equation(s):
// \state_machine|state_counter~14_combout  = ( \state_machine|Equal2~0_combout  & ( (\state_machine|Equal4~0_combout  & (((!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ) # 
// (\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout )) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ))) ) ) # ( !\state_machine|Equal2~0_combout  & ( (\state_machine|Equal4~0_combout  & 
// \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ) ) )

	.dataa(!\state_machine|Equal4~0_combout ),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\state_machine|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~14 .extended_lut = "off";
defparam \state_machine|state_counter~14 .lut_mask = 64'h0055005551555155;
defparam \state_machine|state_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N24
cyclonev_lcell_comb \state_machine|state_counter~15 (
// Equation(s):
// \state_machine|state_counter~15_combout  = ( \state_machine|Equal6~1_combout  & ( (!\state_machine|state_counter~14_combout  & (\state_machine|state_counter.0001~q  & (!\rst~input_o  & !\state_machine|always0~0_combout ))) ) )

	.dataa(!\state_machine|state_counter~14_combout ),
	.datab(!\state_machine|state_counter.0001~q ),
	.datac(!\rst~input_o ),
	.datad(!\state_machine|always0~0_combout ),
	.datae(gnd),
	.dataf(!\state_machine|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~15 .extended_lut = "off";
defparam \state_machine|state_counter~15 .lut_mask = 64'h0000000020002000;
defparam \state_machine|state_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N26
dffeas \state_machine|state_counter.1000 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\state_machine|state_counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.1000 .is_wysiwyg = "true";
defparam \state_machine|state_counter.1000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N21
cyclonev_lcell_comb \state_machine|WideOr0~0 (
// Equation(s):
// \state_machine|WideOr0~0_combout  = ( !\state_machine|state_counter.0010~q  & ( (!\state_machine|state_counter.0101~q  & !\state_machine|state_counter.1000~q ) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|WideOr0~0 .extended_lut = "off";
defparam \state_machine|WideOr0~0 .lut_mask = 64'hAA00AA0000000000;
defparam \state_machine|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N12
cyclonev_lcell_comb \registers|r[10][7]~11 (
// Equation(s):
// \registers|r[10][7]~11_combout  = ( \Instr_Reg|instruction [9] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( !\Instr_Reg|instruction [9] & ( \Instr_Reg|instruction [10] & ( \rst~input_o  ) ) ) # ( \Instr_Reg|instruction [9] & ( 
// !\Instr_Reg|instruction [10] & ( ((!\Instr_Reg|instruction [8] & (\Instr_Reg|instruction [11] & !\state_machine|WideOr0~0_combout ))) # (\rst~input_o ) ) ) ) # ( !\Instr_Reg|instruction [9] & ( !\Instr_Reg|instruction [10] & ( \rst~input_o  ) ) )

	.dataa(!\Instr_Reg|instruction [8]),
	.datab(!\Instr_Reg|instruction [11]),
	.datac(!\state_machine|WideOr0~0_combout ),
	.datad(!\rst~input_o ),
	.datae(!\Instr_Reg|instruction [9]),
	.dataf(!\Instr_Reg|instruction [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers|r[10][7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers|r[10][7]~11 .extended_lut = "off";
defparam \registers|r[10][7]~11 .lut_mask = 64'h00FF20FF00FF00FF;
defparam \registers|r[10][7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y21_N44
dffeas \registers|r[10][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[10][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[10][12] .is_wysiwyg = "true";
defparam \registers|r[10][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N45
cyclonev_lcell_comb \muxSrc|Mux3~2 (
// Equation(s):
// \muxSrc|Mux3~2_combout  = ( \registers|r[9][12]~q  & ( \registers|r[11][12]~q  & ( ((!\Instr_Reg|RsrcOut [1] & ((\registers|r[8][12]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[10][12]~q ))) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\registers|r[9][12]~q  
// & ( \registers|r[11][12]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0] & \registers|r[8][12]~q )))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])) # (\registers|r[10][12]~q ))) ) ) ) # ( \registers|r[9][12]~q  & ( 
// !\registers|r[11][12]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((\registers|r[8][12]~q ) # (\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[10][12]~q  & (!\Instr_Reg|RsrcOut [0]))) ) ) ) # ( !\registers|r[9][12]~q  & ( 
// !\registers|r[11][12]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\registers|r[8][12]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[10][12]~q )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\registers|r[10][12]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[8][12]~q ),
	.datae(!\registers|r[9][12]~q ),
	.dataf(!\registers|r[11][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~2 .extended_lut = "off";
defparam \muxSrc|Mux3~2 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \muxSrc|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N21
cyclonev_lcell_comb \muxSrc|Mux3~0 (
// Equation(s):
// \muxSrc|Mux3~0_combout  = ( \registers|r[1][12]~q  & ( \registers|r[3][12]~q  & ( ((!\Instr_Reg|RsrcOut [1] & ((\registers|r[0][12]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[2][12]~q ))) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\registers|r[1][12]~q  & 
// ( \registers|r[3][12]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0] & \registers|r[0][12]~q )))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])) # (\registers|r[2][12]~q ))) ) ) ) # ( \registers|r[1][12]~q  & ( 
// !\registers|r[3][12]~q  & ( (!\Instr_Reg|RsrcOut [1] & (((\registers|r[0][12]~q ) # (\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[2][12]~q  & (!\Instr_Reg|RsrcOut [0]))) ) ) ) # ( !\registers|r[1][12]~q  & ( !\registers|r[3][12]~q  
// & ( (!\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\registers|r[0][12]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[2][12]~q )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\registers|r[2][12]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[0][12]~q ),
	.datae(!\registers|r[1][12]~q ),
	.dataf(!\registers|r[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~0 .extended_lut = "off";
defparam \muxSrc|Mux3~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \muxSrc|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N27
cyclonev_lcell_comb \muxSrc|Mux3~1 (
// Equation(s):
// \muxSrc|Mux3~1_combout  = ( \Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[7][12]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \Instr_Reg|RsrcOut [1] & ( \registers|r[6][12]~q  ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & 
// ( \registers|r[5][12]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[4][12]~q  ) ) )

	.dataa(!\registers|r[4][12]~q ),
	.datab(!\registers|r[5][12]~q ),
	.datac(!\registers|r[6][12]~q ),
	.datad(!\registers|r[7][12]~q ),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~1 .extended_lut = "off";
defparam \muxSrc|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \muxSrc|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N39
cyclonev_lcell_comb \muxSrc|Mux3~3 (
// Equation(s):
// \muxSrc|Mux3~3_combout  = ( \Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[15][12]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[13][12]~q  ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] 
// & ( \registers|r[14][12]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[12][12]~q  ) ) )

	.dataa(!\registers|r[13][12]~q ),
	.datab(!\registers|r[12][12]~q ),
	.datac(!\registers|r[15][12]~q ),
	.datad(!\registers|r[14][12]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~3 .extended_lut = "off";
defparam \muxSrc|Mux3~3 .lut_mask = 64'h333300FF55550F0F;
defparam \muxSrc|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N39
cyclonev_lcell_comb \muxSrc|Mux3~4 (
// Equation(s):
// \muxSrc|Mux3~4_combout  = ( \muxSrc|Mux3~1_combout  & ( \muxSrc|Mux3~3_combout  & ( ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux3~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux3~2_combout ))) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( 
// !\muxSrc|Mux3~1_combout  & ( \muxSrc|Mux3~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux3~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux3~2_combout )))) # (\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3])))) 
// ) ) ) # ( \muxSrc|Mux3~1_combout  & ( !\muxSrc|Mux3~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux3~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux3~2_combout )))) # (\Instr_Reg|RsrcOut [2] & 
// (((!\Instr_Reg|RsrcOut [3])))) ) ) ) # ( !\muxSrc|Mux3~1_combout  & ( !\muxSrc|Mux3~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux3~0_combout ))) # (\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux3~2_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\muxSrc|Mux3~2_combout ),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\muxSrc|Mux3~0_combout ),
	.datae(!\muxSrc|Mux3~1_combout ),
	.dataf(!\muxSrc|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux3~4 .extended_lut = "off";
defparam \muxSrc|Mux3~4 .lut_mask = 64'h02A252F207A757F7;
defparam \muxSrc|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026AAA000";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a108~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a124~portadataout ))) ) ) 
// ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a108~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a108~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a76~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a108~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a124~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009A3000000000000000000000000000000000000000000000000000000000000008300000000000000000000000000000000000000000000000000000000000200070000000000000000000000000000000000000000000000000000000000000007";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E40B5AD87F0000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000005B5B5B5B5B5B5B5B5B5B5B5B5B5B5B8C01327F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D00D000000000000000000000000000000000000000000000000000000000000259B00000000000000000000000000000000000000000000000000000000000022CD00000000000000000000000000000000000000000000000000000000010843F7";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux3~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N42
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a44~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a44~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a60~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a44~portadataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout  & 
// !\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h0350F350035FF35F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  ) ) # ( 
// \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l2_w12_n1_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h00003333FFFF3333;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N47
dffeas \Instr_Reg|Opcode[4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|Opcode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|Opcode[4] .is_wysiwyg = "true";
defparam \Instr_Reg|Opcode[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N54
cyclonev_lcell_comb \state_machine|always1~0 (
// Equation(s):
// \state_machine|always1~0_combout  = ( \Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|Opcode [7] & \Instr_Reg|Opcode [5])) # (\Instr_Reg|Opcode [4]) ) ) # ( !\Instr_Reg|Opcode [6] & ( (\Instr_Reg|Opcode [5]) # (\Instr_Reg|Opcode [4]) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|always1~0 .extended_lut = "off";
defparam \state_machine|always1~0 .lut_mask = 64'h33FF33FF33F333F3;
defparam \state_machine|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y18_N48
cyclonev_lcell_comb \logicBox|Add9~65 (
// Equation(s):
// \logicBox|Add9~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add9~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add9~65 .extended_lut = "off";
defparam \logicBox|Add9~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y20_N48
cyclonev_lcell_comb \logicBox|Add10~65 (
// Equation(s):
// \logicBox|Add10~65_sumout  = SUM(( !\logicBox|Add9~65_sumout  ) + ( \logicBox|Add10~15  ) + ( \logicBox|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add9~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add10~14 ),
	.sharein(\logicBox|Add10~15 ),
	.combout(),
	.sumout(\logicBox|Add10~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add10~65 .extended_lut = "off";
defparam \logicBox|Add10~65 .lut_mask = 64'h000000000000F0F0;
defparam \logicBox|Add10~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N9
cyclonev_lcell_comb \logicBox|Selector16~0 (
// Equation(s):
// \logicBox|Selector16~0_combout  = ( \phoneCntl|mux_out[13]~29_combout  & ( !\Instr_Reg|Opcode [5] $ (\Instr_Reg|Opcode [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Instr_Reg|Opcode [5]),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\phoneCntl|mux_out[13]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~0 .extended_lut = "off";
defparam \logicBox|Selector16~0 .lut_mask = 64'h00000000F00FF00F;
defparam \logicBox|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N12
cyclonev_lcell_comb \logicBox|Selector16~4 (
// Equation(s):
// \logicBox|Selector16~4_combout  = ( \logicBox|Selector16~0_combout  & ( (!\Instr_Reg|Opcode [5] & (\Instr_Reg|ImmOut [5] & !\Instr_Reg|ImmOut [6])) ) ) # ( !\logicBox|Selector16~0_combout  & ( ((\Instr_Reg|ImmOut [5] & !\Instr_Reg|ImmOut [6])) # 
// (\Instr_Reg|Opcode [5]) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(!\logicBox|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~4 .extended_lut = "off";
defparam \logicBox|Selector16~4 .lut_mask = 64'h3F333F330C000C00;
defparam \logicBox|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N48
cyclonev_lcell_comb \logicBox|Add7~65 (
// Equation(s):
// \logicBox|Add7~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add7~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add7~65 .extended_lut = "off";
defparam \logicBox|Add7~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N48
cyclonev_lcell_comb \logicBox|Add8~65 (
// Equation(s):
// \logicBox|Add8~65_sumout  = SUM(( !\logicBox|Add7~65_sumout  ) + ( \logicBox|Add8~15  ) + ( \logicBox|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\logicBox|Add7~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add8~14 ),
	.sharein(\logicBox|Add8~15 ),
	.combout(),
	.sumout(\logicBox|Add8~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add8~65 .extended_lut = "off";
defparam \logicBox|Add8~65 .lut_mask = 64'h000000000000F0F0;
defparam \logicBox|Add8~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N48
cyclonev_lcell_comb \logicBox|Add1~65 (
// Equation(s):
// \logicBox|Add1~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add1~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add1~65 .extended_lut = "off";
defparam \logicBox|Add1~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y23_N48
cyclonev_lcell_comb \logicBox|Add2~65 (
// Equation(s):
// \logicBox|Add2~65_sumout  = SUM(( \logicBox|Add1~65_sumout  ) + ( GND ) + ( \logicBox|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add1~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add2~65 .extended_lut = "off";
defparam \logicBox|Add2~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N3
cyclonev_lcell_comb \logicBox|Add5~69 (
// Equation(s):
// \logicBox|Add5~69_sumout  = SUM(( VCC ) + ( GND ) + ( \logicBox|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add5~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add5~69 .extended_lut = "off";
defparam \logicBox|Add5~69 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \logicBox|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N48
cyclonev_lcell_comb \logicBox|Selector16~2 (
// Equation(s):
// \logicBox|Selector16~2_combout  = ( \logicBox|Add5~69_sumout  & ( \logicBox|Add1~65_sumout  & ( (!\Instr_Reg|ImmOut [7] & (((\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [5] $ 
// (!\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|Add5~69_sumout  & ( \logicBox|Add1~65_sumout  & ( (!\Instr_Reg|ImmOut [7] & (((\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [4] & 
// !\Instr_Reg|ImmOut [6]))) ) ) ) # ( \logicBox|Add5~69_sumout  & ( !\logicBox|Add1~65_sumout  & ( (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [6]))) # (\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [6] & 
// (!\Instr_Reg|ImmOut [5] $ (!\Instr_Reg|ImmOut [4])))) ) ) ) # ( !\logicBox|Add5~69_sumout  & ( !\logicBox|Add1~65_sumout  & ( (\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [4] & \Instr_Reg|ImmOut [6])) # (\Instr_Reg|ImmOut [7] & 
// (!\Instr_Reg|ImmOut [4] & !\Instr_Reg|ImmOut [6])))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(!\logicBox|Add5~69_sumout ),
	.dataf(!\logicBox|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~2 .extended_lut = "off";
defparam \logicBox|Selector16~2 .lut_mask = 64'h10041204100C120C;
defparam \logicBox|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N54
cyclonev_lcell_comb \logicBox|Selector16~3 (
// Equation(s):
// \logicBox|Selector16~3_combout  = ( \logicBox|Selector16~2_combout  & ( (\logicBox|Selector16~0_combout  & ((!\Instr_Reg|ImmOut [5]) # ((!\Instr_Reg|ImmOut [6]) # (\logicBox|Add2~65_sumout )))) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\logicBox|Add2~65_sumout ),
	.datac(!\logicBox|Selector16~0_combout ),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(!\logicBox|Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~3 .extended_lut = "off";
defparam \logicBox|Selector16~3 .lut_mask = 64'h000000000F0B0F0B;
defparam \logicBox|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N48
cyclonev_lcell_comb \logicBox|Add3~65 (
// Equation(s):
// \logicBox|Add3~65_sumout  = SUM(( GND ) + ( GND ) + ( \logicBox|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add3~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add3~65 .extended_lut = "off";
defparam \logicBox|Add3~65 .lut_mask = 64'h0000FFFF00000000;
defparam \logicBox|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N48
cyclonev_lcell_comb \logicBox|Add4~65 (
// Equation(s):
// \logicBox|Add4~65_sumout  = SUM(( \logicBox|Add3~65_sumout  ) + ( GND ) + ( \logicBox|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\logicBox|Add3~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add4~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add4~65 .extended_lut = "off";
defparam \logicBox|Add4~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \logicBox|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N51
cyclonev_lcell_comb \logicBox|Add6~69 (
// Equation(s):
// \logicBox|Add6~69_sumout  = SUM(( VCC ) + ( GND ) + ( \logicBox|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\logicBox|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\logicBox|Add6~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Add6~69 .extended_lut = "off";
defparam \logicBox|Add6~69 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \logicBox|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N30
cyclonev_lcell_comb \logicBox|Selector16~5 (
// Equation(s):
// \logicBox|Selector16~5_combout  = ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [5] & (\Instr_Reg|Opcode [7] & (\logicBox|Add6~69_sumout  & (\Instr_Reg|Opcode [4])))) ) ) # ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [4] & 
// ((!\Instr_Reg|Opcode [5] & (\logicBox|Add3~65_sumout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|Add4~65_sumout )))))) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Add3~65_sumout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add4~65_sumout ),
	.datag(!\logicBox|Add6~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~5 .extended_lut = "on";
defparam \logicBox|Selector16~5 .lut_mask = 64'h000200080002004C;
defparam \logicBox|Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N42
cyclonev_lcell_comb \logicBox|Selector16~1 (
// Equation(s):
// \logicBox|Selector16~1_combout  = ( \logicBox|Selector16~3_combout  & ( \logicBox|Selector16~5_combout  ) ) # ( !\logicBox|Selector16~3_combout  & ( \logicBox|Selector16~5_combout  ) ) # ( \logicBox|Selector16~3_combout  & ( 
// !\logicBox|Selector16~5_combout  & ( (!\logicBox|Selector16~4_combout  & (((!\Instr_Reg|Opcode [5])) # (\logicBox|Add10~65_sumout ))) # (\logicBox|Selector16~4_combout  & (((\logicBox|Add8~65_sumout  & !\Instr_Reg|Opcode [5])))) ) ) ) # ( 
// !\logicBox|Selector16~3_combout  & ( !\logicBox|Selector16~5_combout  & ( (\logicBox|Add10~65_sumout  & (!\logicBox|Selector16~4_combout  & \Instr_Reg|Opcode [5])) ) ) )

	.dataa(!\logicBox|Add10~65_sumout ),
	.datab(!\logicBox|Selector16~4_combout ),
	.datac(!\logicBox|Add8~65_sumout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector16~3_combout ),
	.dataf(!\logicBox|Selector16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector16~1 .extended_lut = "off";
defparam \logicBox|Selector16~1 .lut_mask = 64'h0044CF44FFFFFFFF;
defparam \logicBox|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \logicBox|Selector15~4 (
// Equation(s):
// \logicBox|Selector15~4_combout  = ( \logicBox|Add1~49_sumout  & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6]) # (\logicBox|Add4~49_sumout ))) ) ) # ( !\logicBox|Add1~49_sumout  & ( (!\Instr_Reg|Opcode [7] & (\Instr_Reg|Opcode [6] & 
// \logicBox|Add4~49_sumout )) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\logicBox|Add4~49_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~4 .extended_lut = "off";
defparam \logicBox|Selector15~4 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \logicBox|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \logicBox|Selector15~3 (
// Equation(s):
// \logicBox|Selector15~3_combout  = ( \logicBox|Add3~49_sumout  & ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7]) # (\immMux|mux_out[0]~1_combout ) ) ) ) # ( !\logicBox|Add3~49_sumout  & ( \Instr_Reg|Opcode [6] & ( (\Instr_Reg|Opcode [7] & 
// \immMux|mux_out[0]~1_combout ) ) ) ) # ( \logicBox|Add3~49_sumout  & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux15~4_combout  & (\immMux|mux_out[0]~1_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Add6~49_sumout )))) ) ) ) # ( 
// !\logicBox|Add3~49_sumout  & ( !\Instr_Reg|Opcode [6] & ( (!\Instr_Reg|Opcode [7] & (\muxSrc|Mux15~4_combout  & (\immMux|mux_out[0]~1_combout ))) # (\Instr_Reg|Opcode [7] & (((\logicBox|Add6~49_sumout )))) ) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\logicBox|Add6~49_sumout ),
	.datae(!\logicBox|Add3~49_sumout ),
	.dataf(!\Instr_Reg|Opcode [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~3 .extended_lut = "off";
defparam \logicBox|Selector15~3 .lut_mask = 64'h043704370303CFCF;
defparam \logicBox|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N0
cyclonev_lcell_comb \logicBox|Selector15~2 (
// Equation(s):
// \logicBox|Selector15~2_combout  = ( \logicBox|Add10~49_sumout  & ( \logicBox|Add0~49_sumout  & ( (!\muxSrc|Mux15~4_combout  & ((!\Instr_Reg|Opcode [7] & (!\immMux|mux_out[0]~1_combout  & !\Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7] & 
// ((\Instr_Reg|Opcode [6]))))) ) ) ) # ( !\logicBox|Add10~49_sumout  & ( \logicBox|Add0~49_sumout  & ( (!\muxSrc|Mux15~4_combout  & (((!\immMux|mux_out[0]~1_combout  & !\Instr_Reg|Opcode [6])) # (\Instr_Reg|Opcode [7]))) # (\muxSrc|Mux15~4_combout  & 
// (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [6])))) ) ) ) # ( \logicBox|Add10~49_sumout  & ( !\logicBox|Add0~49_sumout  & ( (!\muxSrc|Mux15~4_combout  & (((!\Instr_Reg|Opcode [7] & !\immMux|mux_out[0]~1_combout )) # (\Instr_Reg|Opcode [6]))) # 
// (\muxSrc|Mux15~4_combout  & (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|Opcode [6])))) ) ) ) # ( !\logicBox|Add10~49_sumout  & ( !\logicBox|Add0~49_sumout  & ( (!\muxSrc|Mux15~4_combout  & (((!\immMux|mux_out[0]~1_combout ) # (\Instr_Reg|Opcode [6])) # 
// (\Instr_Reg|Opcode [7]))) # (\muxSrc|Mux15~4_combout  & (!\Instr_Reg|Opcode [7] $ (((!\Instr_Reg|Opcode [6]))))) ) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Add10~49_sumout ),
	.dataf(!\logicBox|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~2 .extended_lut = "off";
defparam \logicBox|Selector15~2 .lut_mask = 64'hB3EE80EEB3228022;
defparam \logicBox|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N24
cyclonev_lcell_comb \logicBox|ShiftRight1~12 (
// Equation(s):
// \logicBox|ShiftRight1~12_combout  = ( \muxSrc|Mux14~4_combout  & ( \muxSrc|Mux15~4_combout  ) ) # ( !\muxSrc|Mux14~4_combout  & ( \muxSrc|Mux15~4_combout  & ( (!\state_machine|always1~0_combout  & (((!\muxDst|Mux15~4_combout )))) # 
// (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & (!\muxDst|Mux15~4_combout )) # (\state_machine|state_counter.0010~q  & ((!\Instr_Reg|ImmOut [0]))))) ) ) ) # ( \muxSrc|Mux14~4_combout  & ( !\muxSrc|Mux15~4_combout  & ( 
// (!\state_machine|always1~0_combout  & (((\muxDst|Mux15~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & (\muxDst|Mux15~4_combout )) # (\state_machine|state_counter.0010~q  & ((\Instr_Reg|ImmOut [0]))))) ) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\muxDst|Mux15~4_combout ),
	.datad(!\Instr_Reg|ImmOut [0]),
	.datae(!\muxSrc|Mux14~4_combout ),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~12 .extended_lut = "off";
defparam \logicBox|ShiftRight1~12 .lut_mask = 64'h00000E1FF1E0FFFF;
defparam \logicBox|ShiftRight1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N12
cyclonev_lcell_comb \logicBox|ShiftRight0~10 (
// Equation(s):
// \logicBox|ShiftRight0~10_combout  = ( \logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~13_combout  & ( (!\logicBox|Add11~57_sumout  & (\logicBox|ShiftRight1~7_combout )) # (\logicBox|Add11~57_sumout  & ((\logicBox|ShiftRight1~8_combout ))) ) ) ) # ( 
// !\logicBox|Add11~1_sumout  & ( \logicBox|ShiftRight1~13_combout  & ( (\logicBox|Add11~57_sumout ) # (\logicBox|ShiftRight1~12_combout ) ) ) ) # ( \logicBox|Add11~1_sumout  & ( !\logicBox|ShiftRight1~13_combout  & ( (!\logicBox|Add11~57_sumout  & 
// (\logicBox|ShiftRight1~7_combout )) # (\logicBox|Add11~57_sumout  & ((\logicBox|ShiftRight1~8_combout ))) ) ) ) # ( !\logicBox|Add11~1_sumout  & ( !\logicBox|ShiftRight1~13_combout  & ( (\logicBox|ShiftRight1~12_combout  & !\logicBox|Add11~57_sumout ) ) ) 
// )

	.dataa(!\logicBox|ShiftRight1~12_combout ),
	.datab(!\logicBox|ShiftRight1~7_combout ),
	.datac(!\logicBox|ShiftRight1~8_combout ),
	.datad(!\logicBox|Add11~57_sumout ),
	.datae(!\logicBox|Add11~1_sumout ),
	.dataf(!\logicBox|ShiftRight1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight0~10 .extended_lut = "off";
defparam \logicBox|ShiftRight0~10 .lut_mask = 64'h5500330F55FF330F;
defparam \logicBox|ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N39
cyclonev_lcell_comb \logicBox|Selector7~15 (
// Equation(s):
// \logicBox|Selector7~15_combout  = ( \logicBox|ShiftRight0~7_combout  & ( (!\logicBox|Add11~13_sumout  & (((\logicBox|ShiftRight0~10_combout )))) # (\logicBox|Add11~13_sumout  & ((!\logicBox|Add11~1_sumout ) # ((\logicBox|ShiftRight2~0_combout )))) ) ) # ( 
// !\logicBox|ShiftRight0~7_combout  & ( (!\logicBox|Add11~13_sumout  & (((\logicBox|ShiftRight0~10_combout )))) # (\logicBox|Add11~13_sumout  & (\logicBox|Add11~1_sumout  & ((\logicBox|ShiftRight2~0_combout )))) ) )

	.dataa(!\logicBox|Add11~13_sumout ),
	.datab(!\logicBox|Add11~1_sumout ),
	.datac(!\logicBox|ShiftRight0~10_combout ),
	.datad(!\logicBox|ShiftRight2~0_combout ),
	.datae(gnd),
	.dataf(!\logicBox|ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~15 .extended_lut = "off";
defparam \logicBox|Selector7~15 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \logicBox|Selector7~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N6
cyclonev_lcell_comb \logicBox|Selector7~16 (
// Equation(s):
// \logicBox|Selector7~16_combout  = ( \logicBox|Selector7~15_combout  & ( \logicBox|ShiftRight0~1_combout  & ( (!\logicBox|Add11~29_sumout  & (!\logicBox|Add11~5_sumout  & (\logicBox|ShiftRight0~3_combout  & !\logicBox|Add11~9_sumout ))) ) ) )

	.dataa(!\logicBox|Add11~29_sumout ),
	.datab(!\logicBox|Add11~5_sumout ),
	.datac(!\logicBox|ShiftRight0~3_combout ),
	.datad(!\logicBox|Add11~9_sumout ),
	.datae(!\logicBox|Selector7~15_combout ),
	.dataf(!\logicBox|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~16 .extended_lut = "off";
defparam \logicBox|Selector7~16 .lut_mask = 64'h0000000000000800;
defparam \logicBox|Selector7~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N3
cyclonev_lcell_comb \logicBox|Selector7~12 (
// Equation(s):
// \logicBox|Selector7~12_combout  = ( \Instr_Reg|ImmOut [5] & ( \logicBox|Add1~49_sumout  ) ) # ( !\Instr_Reg|ImmOut [5] & ( \logicBox|Add1~49_sumout  & ( \muxSrc|Mux15~4_combout  ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( !\logicBox|Add1~49_sumout  & ( 
// \muxSrc|Mux15~4_combout  ) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~12 .extended_lut = "off";
defparam \logicBox|Selector7~12 .lut_mask = 64'h555500005555FFFF;
defparam \logicBox|Selector7~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N54
cyclonev_lcell_comb \logicBox|Selector7~20 (
// Equation(s):
// \logicBox|Selector7~20_combout  = ( !\Instr_Reg|Opcode [7] & ( (((\logicBox|Selector7~12_combout ))) ) ) # ( \Instr_Reg|Opcode [7] & ( (!\immMux|mux_out[15]~5_combout  & (\logicBox|ShiftLeft0~3_combout  & (((\logicBox|Selector7~13_combout ))))) # 
// (\immMux|mux_out[15]~5_combout  & ((((\logicBox|ShiftLeft0~3_combout  & \logicBox|Selector7~13_combout )) # (\logicBox|Selector7~16_combout )) # (\logicBox|Selector7~14_combout ))) ) )

	.dataa(!\logicBox|ShiftLeft0~3_combout ),
	.datab(!\logicBox|Selector7~14_combout ),
	.datac(!\logicBox|Selector7~13_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\Instr_Reg|Opcode [7]),
	.dataf(!\logicBox|Selector7~16_combout ),
	.datag(!\logicBox|Selector7~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~20 .extended_lut = "on";
defparam \logicBox|Selector7~20 .lut_mask = 64'h0F0F05370F0F05FF;
defparam \logicBox|Selector7~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \logicBox|Selector15~8 (
// Equation(s):
// \logicBox|Selector15~8_combout  = ( !\Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|ImmOut [4] & (((\logicBox|Selector7~20_combout )))) # (\Instr_Reg|ImmOut [4] & (\muxSrc|Mux15~4_combout ))) # (\Instr_Reg|ImmOut [7]) ) ) # ( \Instr_Reg|Opcode [6] & ( 
// ((!\Instr_Reg|ImmOut [7] & ((!\logicBox|Selector3~6_combout  & ((\immMux|mux_out[0]~1_combout ))) # (\logicBox|Selector3~6_combout  & (\muxSrc|Mux15~4_combout )))) # (\Instr_Reg|ImmOut [7] & (\muxSrc|Mux15~4_combout ))) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\Instr_Reg|ImmOut [7]),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Selector3~6_combout ),
	.datag(!\logicBox|Selector7~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~8 .extended_lut = "on";
defparam \logicBox|Selector15~8 .lut_mask = 64'h1DFF0F551DFF5555;
defparam \logicBox|Selector15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N54
cyclonev_lcell_comb \logicBox|Selector15~7 (
// Equation(s):
// \logicBox|Selector15~7_combout  = ( \logicBox|Add2~49_sumout  & ( \logicBox|Selector15~8_combout  & ( ((!\Instr_Reg|ImmOut [4]) # ((\Instr_Reg|Opcode [7]) # (\logicBox|Add1~49_sumout ))) # (\Instr_Reg|ImmOut [5]) ) ) ) # ( !\logicBox|Add2~49_sumout  & ( 
// \logicBox|Selector15~8_combout  & ( (!\Instr_Reg|ImmOut [4]) # (((!\Instr_Reg|ImmOut [5] & \logicBox|Add1~49_sumout )) # (\Instr_Reg|Opcode [7])) ) ) ) # ( \logicBox|Add2~49_sumout  & ( !\logicBox|Selector15~8_combout  & ( (\Instr_Reg|ImmOut [4] & 
// (!\Instr_Reg|Opcode [7] & ((\logicBox|Add1~49_sumout ) # (\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\logicBox|Add2~49_sumout  & ( !\logicBox|Selector15~8_combout  & ( (!\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [4] & (\logicBox|Add1~49_sumout  & 
// !\Instr_Reg|Opcode [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|Add1~49_sumout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Add2~49_sumout ),
	.dataf(!\logicBox|Selector15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~7 .extended_lut = "off";
defparam \logicBox|Selector15~7 .lut_mask = 64'h02001300CEFFDFFF;
defparam \logicBox|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N36
cyclonev_lcell_comb \logicBox|ShiftRight1~14 (
// Equation(s):
// \logicBox|ShiftRight1~14_combout  = ( \logicBox|ShiftRight1~13_combout  & ( \logicBox|ShiftRight1~7_combout  & ( (!\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftRight1~12_combout )) # (\immMux|mux_out[1]~2_combout ))) # (\immMux|mux_out[2]~4_combout  
// & ((!\immMux|mux_out[1]~2_combout ) # ((\logicBox|ShiftRight1~8_combout )))) ) ) ) # ( !\logicBox|ShiftRight1~13_combout  & ( \logicBox|ShiftRight1~7_combout  & ( (!\immMux|mux_out[2]~4_combout  & (!\immMux|mux_out[1]~2_combout  & 
// (\logicBox|ShiftRight1~12_combout ))) # (\immMux|mux_out[2]~4_combout  & ((!\immMux|mux_out[1]~2_combout ) # ((\logicBox|ShiftRight1~8_combout )))) ) ) ) # ( \logicBox|ShiftRight1~13_combout  & ( !\logicBox|ShiftRight1~7_combout  & ( 
// (!\immMux|mux_out[2]~4_combout  & (((\logicBox|ShiftRight1~12_combout )) # (\immMux|mux_out[1]~2_combout ))) # (\immMux|mux_out[2]~4_combout  & (\immMux|mux_out[1]~2_combout  & ((\logicBox|ShiftRight1~8_combout )))) ) ) ) # ( 
// !\logicBox|ShiftRight1~13_combout  & ( !\logicBox|ShiftRight1~7_combout  & ( (!\immMux|mux_out[2]~4_combout  & (!\immMux|mux_out[1]~2_combout  & (\logicBox|ShiftRight1~12_combout ))) # (\immMux|mux_out[2]~4_combout  & (\immMux|mux_out[1]~2_combout  & 
// ((\logicBox|ShiftRight1~8_combout )))) ) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\immMux|mux_out[1]~2_combout ),
	.datac(!\logicBox|ShiftRight1~12_combout ),
	.datad(!\logicBox|ShiftRight1~8_combout ),
	.datae(!\logicBox|ShiftRight1~13_combout ),
	.dataf(!\logicBox|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftRight1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftRight1~14 .extended_lut = "off";
defparam \logicBox|ShiftRight1~14 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \logicBox|ShiftRight1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y27_N24
cyclonev_lcell_comb \logicBox|Selector7~24 (
// Equation(s):
// \logicBox|Selector7~24_combout  = ( !\immMux|mux_out[3]~3_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & (!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~3_combout )))) # (\Instr_Reg|ImmOut [4] & 
// (((\logicBox|ShiftRight1~14_combout )))))) ) ) # ( \immMux|mux_out[3]~3_combout  & ( ((\Instr_Reg|Opcode [7] & (\logicBox|ShiftRight1~4_combout  & (\Instr_Reg|ImmOut [4])))) ) )

	.dataa(!\immMux|mux_out[2]~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|ShiftRight1~4_combout ),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\immMux|mux_out[3]~3_combout ),
	.dataf(!\logicBox|ShiftLeft0~3_combout ),
	.datag(!\logicBox|ShiftRight1~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~24 .extended_lut = "on";
defparam \logicBox|Selector7~24 .lut_mask = 64'h0003000322030003;
defparam \logicBox|Selector7~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N51
cyclonev_lcell_comb \logicBox|Selector7~11 (
// Equation(s):
// \logicBox|Selector7~11_combout  = ( !\logicBox|Selector7~24_combout  & ( ((!\muxSrc|Mux15~4_combout  & ((!\immMux|mux_out[0]~1_combout ) # (!\Instr_Reg|ImmOut [5])))) # (\Instr_Reg|Opcode [7]) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Selector7~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~11 .extended_lut = "off";
defparam \logicBox|Selector7~11 .lut_mask = 64'hBBB3BBB300000000;
defparam \logicBox|Selector7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \logicBox|Selector7~17 (
// Equation(s):
// \logicBox|Selector7~17_combout  = ( \Instr_Reg|ImmOut [5] & ( !\logicBox|Selector7~24_combout  & ( (!\logicBox|Add1~49_sumout ) # (\Instr_Reg|Opcode [7]) ) ) ) # ( !\Instr_Reg|ImmOut [5] & ( !\logicBox|Selector7~24_combout  & ( (!\muxSrc|Mux15~4_combout ) 
// # ((!\immMux|mux_out[0]~1_combout ) # (\Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\immMux|mux_out[0]~1_combout ),
	.datac(!\logicBox|Add1~49_sumout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\Instr_Reg|ImmOut [5]),
	.dataf(!\logicBox|Selector7~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector7~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector7~17 .extended_lut = "off";
defparam \logicBox|Selector7~17 .lut_mask = 64'hEEFFF0FF00000000;
defparam \logicBox|Selector7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \logicBox|Selector15~0 (
// Equation(s):
// \logicBox|Selector15~0_combout  = ( \logicBox|Add5~49_sumout  & ( \logicBox|Add8~49_sumout  & ( (!\flags|flags_out[0]~0_combout  & (\muxSrc|Mux15~4_combout )) # (\flags|flags_out[0]~0_combout  & (((!\Instr_Reg|ImmOut [4]) # (!\Instr_Reg|ImmOut [5])))) ) ) 
// ) # ( !\logicBox|Add5~49_sumout  & ( \logicBox|Add8~49_sumout  & ( (!\flags|flags_out[0]~0_combout  & (\muxSrc|Mux15~4_combout )) # (\flags|flags_out[0]~0_combout  & ((!\Instr_Reg|ImmOut [4]))) ) ) ) # ( \logicBox|Add5~49_sumout  & ( 
// !\logicBox|Add8~49_sumout  & ( (!\flags|flags_out[0]~0_combout  & (\muxSrc|Mux15~4_combout )) # (\flags|flags_out[0]~0_combout  & (((\Instr_Reg|ImmOut [4] & !\Instr_Reg|ImmOut [5])))) ) ) ) # ( !\logicBox|Add5~49_sumout  & ( !\logicBox|Add8~49_sumout  & ( 
// (\muxSrc|Mux15~4_combout  & !\flags|flags_out[0]~0_combout ) ) ) )

	.dataa(!\muxSrc|Mux15~4_combout ),
	.datab(!\flags|flags_out[0]~0_combout ),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\logicBox|Add5~49_sumout ),
	.dataf(!\logicBox|Add8~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~0 .extended_lut = "off";
defparam \logicBox|Selector15~0 .lut_mask = 64'h4444474474747774;
defparam \logicBox|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \logicBox|Selector15~6 (
// Equation(s):
// \logicBox|Selector15~6_combout  = ( \logicBox|Selector7~17_combout  & ( \logicBox|Selector15~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|Opcode [6] & ((\logicBox|Selector7~11_combout ) # (\Instr_Reg|ImmOut [4])))) ) ) ) # ( 
// !\logicBox|Selector7~17_combout  & ( \logicBox|Selector15~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [4] & (\logicBox|Selector7~11_combout  & !\Instr_Reg|Opcode [6]))) ) ) ) # ( \logicBox|Selector7~17_combout  & ( 
// !\logicBox|Selector15~0_combout  & ( (!\Instr_Reg|Opcode [6] & (((\logicBox|Selector7~11_combout ) # (\Instr_Reg|ImmOut [4])) # (\Instr_Reg|ImmOut [7]))) ) ) ) # ( !\logicBox|Selector7~17_combout  & ( !\logicBox|Selector15~0_combout  & ( 
// (!\Instr_Reg|Opcode [6] & (((!\Instr_Reg|ImmOut [4] & \logicBox|Selector7~11_combout )) # (\Instr_Reg|ImmOut [7]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\logicBox|Selector7~11_combout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\logicBox|Selector7~17_combout ),
	.dataf(!\logicBox|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~6 .extended_lut = "off";
defparam \logicBox|Selector15~6 .lut_mask = 64'h5D007F0008002A00;
defparam \logicBox|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \logicBox|Selector15~1 (
// Equation(s):
// \logicBox|Selector15~1_combout  = ( \logicBox|Selector15~7_combout  & ( \logicBox|Selector15~6_combout  & ( (!\Instr_Reg|ImmOut [7] & ((!\Instr_Reg|Opcode [6] & (\Instr_Reg|ImmOut [6])) # (\Instr_Reg|Opcode [6] & ((\logicBox|Selector15~8_combout ))))) ) ) 
// ) # ( !\logicBox|Selector15~7_combout  & ( \logicBox|Selector15~6_combout  & ( (\Instr_Reg|Opcode [6] & (!\Instr_Reg|ImmOut [7] & \logicBox|Selector15~8_combout )) ) ) ) # ( \logicBox|Selector15~7_combout  & ( !\logicBox|Selector15~6_combout  & ( 
// ((!\Instr_Reg|Opcode [6] & !\Instr_Reg|ImmOut [7])) # (\logicBox|Selector15~8_combout ) ) ) ) # ( !\logicBox|Selector15~7_combout  & ( !\logicBox|Selector15~6_combout  & ( (!\Instr_Reg|Opcode [6] & ((!\Instr_Reg|ImmOut [7] & (!\Instr_Reg|ImmOut [6])) # 
// (\Instr_Reg|ImmOut [7] & ((\logicBox|Selector15~8_combout ))))) # (\Instr_Reg|Opcode [6] & (((\logicBox|Selector15~8_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\logicBox|Selector15~8_combout ),
	.datae(!\logicBox|Selector15~7_combout ),
	.dataf(!\logicBox|Selector15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~1 .extended_lut = "off";
defparam \logicBox|Selector15~1 .lut_mask = 64'h80F788FF0044084C;
defparam \logicBox|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N6
cyclonev_lcell_comb \logicBox|Selector15~5 (
// Equation(s):
// \logicBox|Selector15~5_combout  = ( \logicBox|Selector15~2_combout  & ( \logicBox|Selector15~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((!\Instr_Reg|Opcode [4]) # (\logicBox|Selector15~3_combout )))) # (\Instr_Reg|Opcode [5] & 
// (\logicBox|Selector15~4_combout  & ((\Instr_Reg|Opcode [4])))) ) ) ) # ( !\logicBox|Selector15~2_combout  & ( \logicBox|Selector15~1_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector15~3_combout ))) # 
// (\Instr_Reg|Opcode [5] & (\logicBox|Selector15~4_combout ))) ) ) ) # ( \logicBox|Selector15~2_combout  & ( !\logicBox|Selector15~1_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & ((\logicBox|Selector15~3_combout ))) # (\Instr_Reg|Opcode 
// [5] & (\logicBox|Selector15~4_combout )))) ) ) ) # ( !\logicBox|Selector15~2_combout  & ( !\logicBox|Selector15~1_combout  & ( (!\Instr_Reg|Opcode [5] & (((\logicBox|Selector15~3_combout  & \Instr_Reg|Opcode [4])))) # (\Instr_Reg|Opcode [5] & 
// (((!\Instr_Reg|Opcode [4])) # (\logicBox|Selector15~4_combout ))) ) ) )

	.dataa(!\logicBox|Selector15~4_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\logicBox|Selector15~3_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\logicBox|Selector15~2_combout ),
	.dataf(!\logicBox|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector15~5 .extended_lut = "off";
defparam \logicBox|Selector15~5 .lut_mask = 64'h331D001DFF1DCC1D;
defparam \logicBox|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N12
cyclonev_lcell_comb \phoneCntl|mux_out[0]~134 (
// Equation(s):
// \phoneCntl|mux_out[0]~134_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( (!\state_machine|state_counter.1000~q  & (((\state_machine|state_counter.0101~q ) # (\logicBox|Selector15~5_combout )))) # 
// (\state_machine|state_counter.1000~q  & (\in_7~input_o )) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & ( (!\state_machine|state_counter.1000~q  & (((\logicBox|Selector15~5_combout  & !\state_machine|state_counter.0101~q 
// )))) # (\state_machine|state_counter.1000~q  & (\in_7~input_o )) ) )

	.dataa(!\in_7~input_o ),
	.datab(!\logicBox|Selector15~5_combout ),
	.datac(!\state_machine|state_counter.0101~q ),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[0]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[0]~134 .extended_lut = "off";
defparam \phoneCntl|mux_out[0]~134 .lut_mask = 64'h305530553F553F55;
defparam \phoneCntl|mux_out[0]~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y25_N17
dffeas \registers|r[1][0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[0]~134_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[1][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[1][0] .is_wysiwyg = "true";
defparam \registers|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N0
cyclonev_lcell_comb \muxSrc|Mux15~0 (
// Equation(s):
// \muxSrc|Mux15~0_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[3][0]~q  & ( (\registers|r[2][0]~q ) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[3][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[0][0]~q ))) # 
// (\Instr_Reg|RsrcOut [0] & (\registers|r[1][0]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[3][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & \registers|r[2][0]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\registers|r[3][0]~q  & ( (!\Instr_Reg|RsrcOut [0] 
// & ((\registers|r[0][0]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[1][0]~q )) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\registers|r[1][0]~q ),
	.datac(!\registers|r[0][0]~q ),
	.datad(!\registers|r[2][0]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~0 .extended_lut = "off";
defparam \muxSrc|Mux15~0 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \muxSrc|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N9
cyclonev_lcell_comb \muxSrc|Mux15~2 (
// Equation(s):
// \muxSrc|Mux15~2_combout  = ( \registers|r[8][0]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[10][0]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[11][0]~q ))) ) ) ) # ( !\registers|r[8][0]~q  & ( \Instr_Reg|RsrcOut [1] & ( 
// (!\Instr_Reg|RsrcOut [0] & (\registers|r[10][0]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[11][0]~q ))) ) ) ) # ( \registers|r[8][0]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[9][0]~q ) ) ) ) # ( 
// !\registers|r[8][0]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (\registers|r[9][0]~q  & \Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[9][0]~q ),
	.datab(!\registers|r[10][0]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[11][0]~q ),
	.datae(!\registers|r[8][0]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~2 .extended_lut = "off";
defparam \muxSrc|Mux15~2 .lut_mask = 64'h0505F5F5303F303F;
defparam \muxSrc|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N57
cyclonev_lcell_comb \muxSrc|Mux15~3 (
// Equation(s):
// \muxSrc|Mux15~3_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[12][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[14][0]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[15][0]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[12][0]~q  & 
// ( (!\Instr_Reg|RsrcOut [0]) # (\registers|r[13][0]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[12][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[14][0]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[15][0]~q ))) ) ) ) # ( 
// !\Instr_Reg|RsrcOut [1] & ( !\registers|r[12][0]~q  & ( (\registers|r[13][0]~q  & \Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[13][0]~q ),
	.datab(!\registers|r[14][0]~q ),
	.datac(!\Instr_Reg|RsrcOut [0]),
	.datad(!\registers|r[15][0]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[12][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~3 .extended_lut = "off";
defparam \muxSrc|Mux15~3 .lut_mask = 64'h0505303FF5F5303F;
defparam \muxSrc|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N30
cyclonev_lcell_comb \muxSrc|Mux15~1 (
// Equation(s):
// \muxSrc|Mux15~1_combout  = ( \Instr_Reg|RsrcOut [1] & ( \registers|r[5][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][0]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][0]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \registers|r[5][0]~q  & ( 
// (\Instr_Reg|RsrcOut [0]) # (\registers|r[4][0]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\registers|r[5][0]~q  & ( (!\Instr_Reg|RsrcOut [0] & ((\registers|r[6][0]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[7][0]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut [1] 
// & ( !\registers|r[5][0]~q  & ( (\registers|r[4][0]~q  & !\Instr_Reg|RsrcOut [0]) ) ) )

	.dataa(!\registers|r[4][0]~q ),
	.datab(!\registers|r[7][0]~q ),
	.datac(!\registers|r[6][0]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\registers|r[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~1 .extended_lut = "off";
defparam \muxSrc|Mux15~1 .lut_mask = 64'h55000F3355FF0F33;
defparam \muxSrc|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y25_N12
cyclonev_lcell_comb \muxSrc|Mux15~4 (
// Equation(s):
// \muxSrc|Mux15~4_combout  = ( \muxSrc|Mux15~3_combout  & ( \muxSrc|Mux15~1_combout  & ( ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux15~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux15~2_combout )))) # (\Instr_Reg|RsrcOut [2]) ) ) ) # ( 
// !\muxSrc|Mux15~3_combout  & ( \muxSrc|Mux15~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux15~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux15~2_combout ))))) # (\Instr_Reg|RsrcOut [2] & (!\Instr_Reg|RsrcOut 
// [3])) ) ) ) # ( \muxSrc|Mux15~3_combout  & ( !\muxSrc|Mux15~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux15~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux15~2_combout ))))) # (\Instr_Reg|RsrcOut [2] & 
// (\Instr_Reg|RsrcOut [3])) ) ) ) # ( !\muxSrc|Mux15~3_combout  & ( !\muxSrc|Mux15~1_combout  & ( (!\Instr_Reg|RsrcOut [2] & ((!\Instr_Reg|RsrcOut [3] & (\muxSrc|Mux15~0_combout )) # (\Instr_Reg|RsrcOut [3] & ((\muxSrc|Mux15~2_combout ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\Instr_Reg|RsrcOut [3]),
	.datac(!\muxSrc|Mux15~0_combout ),
	.datad(!\muxSrc|Mux15~2_combout ),
	.datae(!\muxSrc|Mux15~3_combout ),
	.dataf(!\muxSrc|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux15~4 .extended_lut = "off";
defparam \muxSrc|Mux15~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \muxSrc|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N9
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a80~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # 
// ( !\memory|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a80~portadataout ))))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a80~portadataout ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a112~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a96~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a64~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a80~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux15~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020EA000000000000000000000000000000000000000000000000000000000000011900000000000000000000000000000000000000000000000000000000002B25250000000000000000000000000000000000000000000000000004924924924925";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C84F2BEB200000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000002525252525656565656565656565651524F1E50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000068AAE0000000000000000000000000000000000000000000000000000000000007EA60000000000000000000000000000000000000000000000000000000000007B5E00000000000000000000000000000000000000000000000000000000006918AC";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a48~portadataout ))) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a48~portadataout  & (\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a48~portadataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a48~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  ) ) # ( 
// \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l2_w0_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N38
dffeas \Instr_Reg|RsrcOut[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[0]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[0] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N45
cyclonev_lcell_comb \muxSrc|Mux6~2 (
// Equation(s):
// \muxSrc|Mux6~2_combout  = ( \Instr_Reg|RsrcOut [2] & ( \registers|r[6][9]~q  & ( (!\Instr_Reg|RsrcOut [3]) # (\registers|r[14][9]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[6][9]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[2][9]~q ))) # 
// (\Instr_Reg|RsrcOut [3] & (\registers|r[10][9]~q )) ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\registers|r[6][9]~q  & ( (\Instr_Reg|RsrcOut [3] & \registers|r[14][9]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\registers|r[6][9]~q  & ( (!\Instr_Reg|RsrcOut [3] 
// & ((\registers|r[2][9]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[10][9]~q )) ) ) )

	.dataa(!\registers|r[10][9]~q ),
	.datab(!\registers|r[2][9]~q ),
	.datac(!\Instr_Reg|RsrcOut [3]),
	.datad(!\registers|r[14][9]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\registers|r[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~2 .extended_lut = "off";
defparam \muxSrc|Mux6~2 .lut_mask = 64'h3535000F3535F0FF;
defparam \muxSrc|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N39
cyclonev_lcell_comb \muxSrc|Mux6~0 (
// Equation(s):
// \muxSrc|Mux6~0_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[12][9]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[4][9]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & 
// ( \registers|r[8][9]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[0][9]~q  ) ) )

	.dataa(!\registers|r[0][9]~q ),
	.datab(!\registers|r[12][9]~q ),
	.datac(!\registers|r[4][9]~q ),
	.datad(!\registers|r[8][9]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~0 .extended_lut = "off";
defparam \muxSrc|Mux6~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \muxSrc|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N3
cyclonev_lcell_comb \muxSrc|Mux6~3 (
// Equation(s):
// \muxSrc|Mux6~3_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[15][9]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[11][9]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & 
// ( \registers|r[7][9]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[3][9]~q  ) ) )

	.dataa(!\registers|r[7][9]~q ),
	.datab(!\registers|r[11][9]~q ),
	.datac(!\registers|r[3][9]~q ),
	.datad(!\registers|r[15][9]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~3 .extended_lut = "off";
defparam \muxSrc|Mux6~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \muxSrc|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N21
cyclonev_lcell_comb \muxSrc|Mux6~1 (
// Equation(s):
// \muxSrc|Mux6~1_combout  = ( \Instr_Reg|RsrcOut [2] & ( \registers|r[9][9]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[5][9]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[13][9]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[9][9]~q  & ( 
// (\Instr_Reg|RsrcOut [3]) # (\registers|r[1][9]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\registers|r[9][9]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((\registers|r[5][9]~q ))) # (\Instr_Reg|RsrcOut [3] & (\registers|r[13][9]~q )) ) ) ) # ( !\Instr_Reg|RsrcOut 
// [2] & ( !\registers|r[9][9]~q  & ( (\registers|r[1][9]~q  & !\Instr_Reg|RsrcOut [3]) ) ) )

	.dataa(!\registers|r[1][9]~q ),
	.datab(!\registers|r[13][9]~q ),
	.datac(!\registers|r[5][9]~q ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\registers|r[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~1 .extended_lut = "off";
defparam \muxSrc|Mux6~1 .lut_mask = 64'h55000F3355FF0F33;
defparam \muxSrc|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N15
cyclonev_lcell_comb \muxSrc|Mux6~4 (
// Equation(s):
// \muxSrc|Mux6~4_combout  = ( \muxSrc|Mux6~3_combout  & ( \muxSrc|Mux6~1_combout  & ( ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux6~0_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~2_combout ))) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( 
// !\muxSrc|Mux6~3_combout  & ( \muxSrc|Mux6~1_combout  & ( (!\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux6~0_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~2_combout )))) # (\Instr_Reg|RsrcOut [0] & (!\Instr_Reg|RsrcOut [1])) ) 
// ) ) # ( \muxSrc|Mux6~3_combout  & ( !\muxSrc|Mux6~1_combout  & ( (!\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux6~0_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~2_combout )))) # (\Instr_Reg|RsrcOut [0] & (\Instr_Reg|RsrcOut 
// [1])) ) ) ) # ( !\muxSrc|Mux6~3_combout  & ( !\muxSrc|Mux6~1_combout  & ( (!\Instr_Reg|RsrcOut [0] & ((!\Instr_Reg|RsrcOut [1] & ((\muxSrc|Mux6~0_combout ))) # (\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux6~2_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\Instr_Reg|RsrcOut [1]),
	.datac(!\muxSrc|Mux6~2_combout ),
	.datad(!\muxSrc|Mux6~0_combout ),
	.datae(!\muxSrc|Mux6~3_combout ),
	.dataf(!\muxSrc|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux6~4 .extended_lut = "off";
defparam \muxSrc|Mux6~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \muxSrc|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA26800001";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a121~portadataout  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a73~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a105~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a121~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a73~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a105~portadataout ))))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a121~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a73~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a105~portadataout ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a89~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a121~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a73~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a105~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h440C770C443F773F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE900000000000000000000000000000000000000000000000000000000000001CF00000000000000000000000000000000000000000000000000000000002892930000000000000000000000000000000000000000000000000006492492492493";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C4D7BDF9A90000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000001BFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB7B3FDFB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015561D0000000000000000000000000000000000000000000000000000000000007F7E0000000000000000000000000000000000000000000000000000000000007FBE0000000000000000000000000000000000000000000000000000000002318E2C";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux6~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a57~portadataout )))) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a57~portadataout ))))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a57~portadataout ))))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a41~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a57~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l2_w9_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N15
cyclonev_lcell_comb \Instr_Reg|RsrcOut[1]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[1]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[1]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RsrcOut[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N17
dffeas \Instr_Reg|RsrcOut[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[1]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[1] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N21
cyclonev_lcell_comb \muxSrc|Mux4~0 (
// Equation(s):
// \muxSrc|Mux4~0_combout  = ( \Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[12][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( \Instr_Reg|RsrcOut [2] & ( \registers|r[4][11]~q  ) ) ) # ( \Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] 
// & ( \registers|r[8][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [3] & ( !\Instr_Reg|RsrcOut [2] & ( \registers|r[0][11]~q  ) ) )

	.dataa(!\registers|r[0][11]~q ),
	.datab(!\registers|r[4][11]~q ),
	.datac(!\registers|r[12][11]~q ),
	.datad(!\registers|r[8][11]~q ),
	.datae(!\Instr_Reg|RsrcOut [3]),
	.dataf(!\Instr_Reg|RsrcOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~0 .extended_lut = "off";
defparam \muxSrc|Mux4~0 .lut_mask = 64'h555500FF33330F0F;
defparam \muxSrc|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N3
cyclonev_lcell_comb \muxSrc|Mux4~3 (
// Equation(s):
// \muxSrc|Mux4~3_combout  = ( \registers|r[3][11]~q  & ( \registers|r[15][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2]) # ((\registers|r[7][11]~q )))) # (\Instr_Reg|RsrcOut [3] & (((\registers|r[11][11]~q )) # (\Instr_Reg|RsrcOut [2]))) ) 
// ) ) # ( !\registers|r[3][11]~q  & ( \registers|r[15][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\Instr_Reg|RsrcOut [2] & ((\registers|r[7][11]~q )))) # (\Instr_Reg|RsrcOut [3] & (((\registers|r[11][11]~q )) # (\Instr_Reg|RsrcOut [2]))) ) ) ) # ( 
// \registers|r[3][11]~q  & ( !\registers|r[15][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2]) # ((\registers|r[7][11]~q )))) # (\Instr_Reg|RsrcOut [3] & (!\Instr_Reg|RsrcOut [2] & (\registers|r[11][11]~q ))) ) ) ) # ( 
// !\registers|r[3][11]~q  & ( !\registers|r[15][11]~q  & ( (!\Instr_Reg|RsrcOut [3] & (\Instr_Reg|RsrcOut [2] & ((\registers|r[7][11]~q )))) # (\Instr_Reg|RsrcOut [3] & (!\Instr_Reg|RsrcOut [2] & (\registers|r[11][11]~q ))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\Instr_Reg|RsrcOut [2]),
	.datac(!\registers|r[11][11]~q ),
	.datad(!\registers|r[7][11]~q ),
	.datae(!\registers|r[3][11]~q ),
	.dataf(!\registers|r[15][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~3 .extended_lut = "off";
defparam \muxSrc|Mux4~3 .lut_mask = 64'h04268CAE15379DBF;
defparam \muxSrc|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N27
cyclonev_lcell_comb \muxSrc|Mux4~2 (
// Equation(s):
// \muxSrc|Mux4~2_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[14][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[10][11]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] 
// & ( \registers|r[6][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[2][11]~q  ) ) )

	.dataa(!\registers|r[2][11]~q ),
	.datab(!\registers|r[14][11]~q ),
	.datac(!\registers|r[6][11]~q ),
	.datad(!\registers|r[10][11]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~2 .extended_lut = "off";
defparam \muxSrc|Mux4~2 .lut_mask = 64'h55550F0F00FF3333;
defparam \muxSrc|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N3
cyclonev_lcell_comb \muxSrc|Mux4~1 (
// Equation(s):
// \muxSrc|Mux4~1_combout  = ( \Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[13][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( \Instr_Reg|RsrcOut [3] & ( \registers|r[9][11]~q  ) ) ) # ( \Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] 
// & ( \registers|r[5][11]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [2] & ( !\Instr_Reg|RsrcOut [3] & ( \registers|r[1][11]~q  ) ) )

	.dataa(!\registers|r[13][11]~q ),
	.datab(!\registers|r[1][11]~q ),
	.datac(!\registers|r[5][11]~q ),
	.datad(!\registers|r[9][11]~q ),
	.datae(!\Instr_Reg|RsrcOut [2]),
	.dataf(!\Instr_Reg|RsrcOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~1 .extended_lut = "off";
defparam \muxSrc|Mux4~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \muxSrc|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N12
cyclonev_lcell_comb \muxSrc|Mux4~4 (
// Equation(s):
// \muxSrc|Mux4~4_combout  = ( \muxSrc|Mux4~2_combout  & ( \muxSrc|Mux4~1_combout  & ( (!\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])) # (\muxSrc|Mux4~0_combout ))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0]) # (\muxSrc|Mux4~3_combout )))) 
// ) ) ) # ( !\muxSrc|Mux4~2_combout  & ( \muxSrc|Mux4~1_combout  & ( (!\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])) # (\muxSrc|Mux4~0_combout ))) # (\Instr_Reg|RsrcOut [1] & (((\muxSrc|Mux4~3_combout  & \Instr_Reg|RsrcOut [0])))) ) ) ) # ( 
// \muxSrc|Mux4~2_combout  & ( !\muxSrc|Mux4~1_combout  & ( (!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux4~0_combout  & ((!\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0]) # (\muxSrc|Mux4~3_combout )))) ) ) ) # ( 
// !\muxSrc|Mux4~2_combout  & ( !\muxSrc|Mux4~1_combout  & ( (!\Instr_Reg|RsrcOut [1] & (\muxSrc|Mux4~0_combout  & ((!\Instr_Reg|RsrcOut [0])))) # (\Instr_Reg|RsrcOut [1] & (((\muxSrc|Mux4~3_combout  & \Instr_Reg|RsrcOut [0])))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\muxSrc|Mux4~0_combout ),
	.datac(!\muxSrc|Mux4~3_combout ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\muxSrc|Mux4~2_combout ),
	.dataf(!\muxSrc|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux4~4 .extended_lut = "off";
defparam \muxSrc|Mux4~4 .lut_mask = 64'h2205770522AF77AF;
defparam \muxSrc|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BAA000000000000000000000000000000000000000000000000000000000000018F00000000000000000000000000000000000000000000000000000000002B6D6F0000000000000000000000000000000000000000000000000005B6DB6DB6DB6F";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CCDAD6B9F00000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000001D2D2D2D2D2D2D2D2D2D2D2D2D2D2D216432647000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014826C000000000000000000000000000000000000000000000000000000000000639200000000000000000000000000000000000000000000000000000000000061C80000000000000000000000000000000000000000000000000000000002318EEC";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N39
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout ) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & \memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout ) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a59~portadataout  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a43~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & \memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a59~portadataout  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026AAA005";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux4~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N21
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a75~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a91~portadataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a75~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a91~portadataout  & 
// !\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a75~portadataout  & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a91~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a123~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a107~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a75~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a91~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h2700275527AA27FF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N9
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l2_w11_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w11_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N3
cyclonev_lcell_comb \Instr_Reg|RsrcOut[3]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[3]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[3]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RsrcOut[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N5
dffeas \Instr_Reg|RsrcOut[3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[3]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[3] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N15
cyclonev_lcell_comb \muxSrc|Mux5~3 (
// Equation(s):
// \muxSrc|Mux5~3_combout  = ( \Instr_Reg|RsrcOut [0] & ( \registers|r[12][10]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[13][10]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[15][10]~q ))) ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[12][10]~q  
// & ( (!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][10]~q ) ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\registers|r[12][10]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[13][10]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[15][10]~q ))) ) ) ) # ( 
// !\Instr_Reg|RsrcOut [0] & ( !\registers|r[12][10]~q  & ( (\registers|r[14][10]~q  & \Instr_Reg|RsrcOut [1]) ) ) )

	.dataa(!\registers|r[14][10]~q ),
	.datab(!\registers|r[13][10]~q ),
	.datac(!\registers|r[15][10]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\registers|r[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~3 .extended_lut = "off";
defparam \muxSrc|Mux5~3 .lut_mask = 64'h0055330FFF55330F;
defparam \muxSrc|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N45
cyclonev_lcell_comb \muxSrc|Mux5~2 (
// Equation(s):
// \muxSrc|Mux5~2_combout  = ( \registers|r[10][10]~q  & ( \registers|r[11][10]~q  & ( ((!\Instr_Reg|RsrcOut [0] & ((\registers|r[8][10]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][10]~q ))) # (\Instr_Reg|RsrcOut [1]) ) ) ) # ( !\registers|r[10][10]~q 
//  & ( \registers|r[11][10]~q  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & ((\registers|r[8][10]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][10]~q )))) # (\Instr_Reg|RsrcOut [1] & (((\Instr_Reg|RsrcOut [0])))) ) ) ) # ( 
// \registers|r[10][10]~q  & ( !\registers|r[11][10]~q  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & ((\registers|r[8][10]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][10]~q )))) # (\Instr_Reg|RsrcOut [1] & (((!\Instr_Reg|RsrcOut [0])))) 
// ) ) ) # ( !\registers|r[10][10]~q  & ( !\registers|r[11][10]~q  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & ((\registers|r[8][10]~q ))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[9][10]~q )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\registers|r[9][10]~q ),
	.datac(!\registers|r[8][10]~q ),
	.datad(!\Instr_Reg|RsrcOut [0]),
	.datae(!\registers|r[10][10]~q ),
	.dataf(!\registers|r[11][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~2 .extended_lut = "off";
defparam \muxSrc|Mux5~2 .lut_mask = 64'h0A225F220A775F77;
defparam \muxSrc|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N9
cyclonev_lcell_comb \muxSrc|Mux5~1 (
// Equation(s):
// \muxSrc|Mux5~1_combout  = ( \Instr_Reg|RsrcOut [0] & ( \registers|r[7][10]~q  & ( (\Instr_Reg|RsrcOut [1]) # (\registers|r[5][10]~q ) ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[7][10]~q  & ( (!\Instr_Reg|RsrcOut [1] & (\registers|r[4][10]~q )) # 
// (\Instr_Reg|RsrcOut [1] & ((\registers|r[6][10]~q ))) ) ) ) # ( \Instr_Reg|RsrcOut [0] & ( !\registers|r[7][10]~q  & ( (\registers|r[5][10]~q  & !\Instr_Reg|RsrcOut [1]) ) ) ) # ( !\Instr_Reg|RsrcOut [0] & ( !\registers|r[7][10]~q  & ( 
// (!\Instr_Reg|RsrcOut [1] & (\registers|r[4][10]~q )) # (\Instr_Reg|RsrcOut [1] & ((\registers|r[6][10]~q ))) ) ) )

	.dataa(!\registers|r[4][10]~q ),
	.datab(!\registers|r[6][10]~q ),
	.datac(!\registers|r[5][10]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\Instr_Reg|RsrcOut [0]),
	.dataf(!\registers|r[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~1 .extended_lut = "off";
defparam \muxSrc|Mux5~1 .lut_mask = 64'h55330F0055330FFF;
defparam \muxSrc|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N18
cyclonev_lcell_comb \muxSrc|Mux5~0 (
// Equation(s):
// \muxSrc|Mux5~0_combout  = ( \Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[3][10]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( \Instr_Reg|RsrcOut [0] & ( \registers|r[1][10]~q  ) ) ) # ( \Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & 
// ( \registers|r[2][10]~q  ) ) ) # ( !\Instr_Reg|RsrcOut [1] & ( !\Instr_Reg|RsrcOut [0] & ( \registers|r[0][10]~q  ) ) )

	.dataa(!\registers|r[0][10]~q ),
	.datab(!\registers|r[3][10]~q ),
	.datac(!\registers|r[2][10]~q ),
	.datad(!\registers|r[1][10]~q ),
	.datae(!\Instr_Reg|RsrcOut [1]),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~0 .extended_lut = "off";
defparam \muxSrc|Mux5~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \muxSrc|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N18
cyclonev_lcell_comb \muxSrc|Mux5~4 (
// Equation(s):
// \muxSrc|Mux5~4_combout  = ( \muxSrc|Mux5~1_combout  & ( \muxSrc|Mux5~0_combout  & ( (!\Instr_Reg|RsrcOut [3]) # ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux5~2_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux5~3_combout ))) ) ) ) # ( 
// !\muxSrc|Mux5~1_combout  & ( \muxSrc|Mux5~0_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((!\Instr_Reg|RsrcOut [2])))) # (\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux5~2_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux5~3_combout 
// )))) ) ) ) # ( \muxSrc|Mux5~1_combout  & ( !\muxSrc|Mux5~0_combout  & ( (!\Instr_Reg|RsrcOut [3] & (((\Instr_Reg|RsrcOut [2])))) # (\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux5~2_combout ))) # (\Instr_Reg|RsrcOut [2] & 
// (\muxSrc|Mux5~3_combout )))) ) ) ) # ( !\muxSrc|Mux5~1_combout  & ( !\muxSrc|Mux5~0_combout  & ( (\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux5~2_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux5~3_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [3]),
	.datab(!\muxSrc|Mux5~3_combout ),
	.datac(!\muxSrc|Mux5~2_combout ),
	.datad(!\Instr_Reg|RsrcOut [2]),
	.datae(!\muxSrc|Mux5~1_combout ),
	.dataf(!\muxSrc|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux5~4 .extended_lut = "off";
defparam \muxSrc|Mux5~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \muxSrc|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA26800005";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0F";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a122~portadataout ))) ) ) 
// ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a122~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a106~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a74~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a122~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux5~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F6B00000000000000000000000000000000000000000000000000000000000001CE00000000000000000000000000000000000000000000000000000000002A92940000000000000000000000000000000000000000000000000006492492492494";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FCF294B9CE0000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000001BABABABABABABABABABABABABABABA37F3AD4C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000177806000000000000000000000000000000000000000000000000000000000000635000000000000000000000000000000000000000000000000000000000000061A80000000000000000000000000000000000000000000000000000000002318ECC";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a42~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a42~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a42~portadataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a42~portadataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l2_w10_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N27
cyclonev_lcell_comb \Instr_Reg|RsrcOut[2]~feeder (
// Equation(s):
// \Instr_Reg|RsrcOut[2]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|RsrcOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[2]~feeder .extended_lut = "off";
defparam \Instr_Reg|RsrcOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|RsrcOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N29
dffeas \Instr_Reg|RsrcOut[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|RsrcOut[2]~feeder_combout ),
	.asdata(\memory|ram_rtl_0|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\Instr_Reg|always0~0_combout ),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|RsrcOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|RsrcOut[2] .is_wysiwyg = "true";
defparam \Instr_Reg|RsrcOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N39
cyclonev_lcell_comb \muxSrc|Mux1~1 (
// Equation(s):
// \muxSrc|Mux1~1_combout  = ( \registers|r[7][14]~q  & ( \Instr_Reg|RsrcOut [1] & ( (\registers|r[6][14]~q ) # (\Instr_Reg|RsrcOut [0]) ) ) ) # ( !\registers|r[7][14]~q  & ( \Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & \registers|r[6][14]~q ) ) ) ) 
// # ( \registers|r[7][14]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut [0] & (\registers|r[4][14]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][14]~q ))) ) ) ) # ( !\registers|r[7][14]~q  & ( !\Instr_Reg|RsrcOut [1] & ( (!\Instr_Reg|RsrcOut 
// [0] & (\registers|r[4][14]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[5][14]~q ))) ) ) )

	.dataa(!\registers|r[4][14]~q ),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\registers|r[5][14]~q ),
	.datad(!\registers|r[6][14]~q ),
	.datae(!\registers|r[7][14]~q ),
	.dataf(!\Instr_Reg|RsrcOut [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~1 .extended_lut = "off";
defparam \muxSrc|Mux1~1 .lut_mask = 64'h4747474700CC33FF;
defparam \muxSrc|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N33
cyclonev_lcell_comb \muxSrc|Mux1~0 (
// Equation(s):
// \muxSrc|Mux1~0_combout  = ( \registers|r[2][14]~q  & ( \registers|r[3][14]~q  & ( ((!\Instr_Reg|RsrcOut [0] & (\registers|r[0][14]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][14]~q )))) # (\Instr_Reg|RsrcOut [1]) ) ) ) # ( !\registers|r[2][14]~q  & 
// ( \registers|r[3][14]~q  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\registers|r[0][14]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][14]~q ))))) # (\Instr_Reg|RsrcOut [1] & (\Instr_Reg|RsrcOut [0])) ) ) ) # ( \registers|r[2][14]~q  
// & ( !\registers|r[3][14]~q  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\registers|r[0][14]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][14]~q ))))) # (\Instr_Reg|RsrcOut [1] & (!\Instr_Reg|RsrcOut [0])) ) ) ) # ( 
// !\registers|r[2][14]~q  & ( !\registers|r[3][14]~q  & ( (!\Instr_Reg|RsrcOut [1] & ((!\Instr_Reg|RsrcOut [0] & (\registers|r[0][14]~q )) # (\Instr_Reg|RsrcOut [0] & ((\registers|r[1][14]~q ))))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [1]),
	.datab(!\Instr_Reg|RsrcOut [0]),
	.datac(!\registers|r[0][14]~q ),
	.datad(!\registers|r[1][14]~q ),
	.datae(!\registers|r[2][14]~q ),
	.dataf(!\registers|r[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~0 .extended_lut = "off";
defparam \muxSrc|Mux1~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \muxSrc|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y24_N45
cyclonev_lcell_comb \muxSrc|Mux1~2 (
// Equation(s):
// \muxSrc|Mux1~2_combout  = ( \registers|r[8][14]~q  & ( \Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1] & ((\registers|r[9][14]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[11][14]~q )) ) ) ) # ( !\registers|r[8][14]~q  & ( \Instr_Reg|RsrcOut [0] & 
// ( (!\Instr_Reg|RsrcOut [1] & ((\registers|r[9][14]~q ))) # (\Instr_Reg|RsrcOut [1] & (\registers|r[11][14]~q )) ) ) ) # ( \registers|r[8][14]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (!\Instr_Reg|RsrcOut [1]) # (\registers|r[10][14]~q ) ) ) ) # ( 
// !\registers|r[8][14]~q  & ( !\Instr_Reg|RsrcOut [0] & ( (\registers|r[10][14]~q  & \Instr_Reg|RsrcOut [1]) ) ) )

	.dataa(!\registers|r[11][14]~q ),
	.datab(!\registers|r[10][14]~q ),
	.datac(!\registers|r[9][14]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[8][14]~q ),
	.dataf(!\Instr_Reg|RsrcOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~2 .extended_lut = "off";
defparam \muxSrc|Mux1~2 .lut_mask = 64'h0033FF330F550F55;
defparam \muxSrc|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N33
cyclonev_lcell_comb \muxSrc|Mux1~3 (
// Equation(s):
// \muxSrc|Mux1~3_combout  = ( \registers|r[15][14]~q  & ( \registers|r[12][14]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][14]~q )))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[13][14]~q ))) 
// ) ) ) # ( !\registers|r[15][14]~q  & ( \registers|r[12][14]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((!\Instr_Reg|RsrcOut [1]) # (\registers|r[14][14]~q )))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[13][14]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) ) # ( 
// \registers|r[15][14]~q  & ( !\registers|r[12][14]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[14][14]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (((\Instr_Reg|RsrcOut [1])) # (\registers|r[13][14]~q ))) ) ) ) # ( 
// !\registers|r[15][14]~q  & ( !\registers|r[12][14]~q  & ( (!\Instr_Reg|RsrcOut [0] & (((\registers|r[14][14]~q  & \Instr_Reg|RsrcOut [1])))) # (\Instr_Reg|RsrcOut [0] & (\registers|r[13][14]~q  & ((!\Instr_Reg|RsrcOut [1])))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [0]),
	.datab(!\registers|r[13][14]~q ),
	.datac(!\registers|r[14][14]~q ),
	.datad(!\Instr_Reg|RsrcOut [1]),
	.datae(!\registers|r[15][14]~q ),
	.dataf(!\registers|r[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~3 .extended_lut = "off";
defparam \muxSrc|Mux1~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \muxSrc|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N18
cyclonev_lcell_comb \muxSrc|Mux1~4 (
// Equation(s):
// \muxSrc|Mux1~4_combout  = ( \muxSrc|Mux1~2_combout  & ( \muxSrc|Mux1~3_combout  & ( ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux1~0_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux1~1_combout ))) # (\Instr_Reg|RsrcOut [3]) ) ) ) # ( 
// !\muxSrc|Mux1~2_combout  & ( \muxSrc|Mux1~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & (((\muxSrc|Mux1~0_combout  & !\Instr_Reg|RsrcOut [3])))) # (\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3])) # (\muxSrc|Mux1~1_combout ))) ) ) ) # ( 
// \muxSrc|Mux1~2_combout  & ( !\muxSrc|Mux1~3_combout  & ( (!\Instr_Reg|RsrcOut [2] & (((\Instr_Reg|RsrcOut [3]) # (\muxSrc|Mux1~0_combout )))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux1~1_combout  & ((!\Instr_Reg|RsrcOut [3])))) ) ) ) # ( 
// !\muxSrc|Mux1~2_combout  & ( !\muxSrc|Mux1~3_combout  & ( (!\Instr_Reg|RsrcOut [3] & ((!\Instr_Reg|RsrcOut [2] & ((\muxSrc|Mux1~0_combout ))) # (\Instr_Reg|RsrcOut [2] & (\muxSrc|Mux1~1_combout )))) ) ) )

	.dataa(!\Instr_Reg|RsrcOut [2]),
	.datab(!\muxSrc|Mux1~1_combout ),
	.datac(!\muxSrc|Mux1~0_combout ),
	.datad(!\Instr_Reg|RsrcOut [3]),
	.datae(!\muxSrc|Mux1~2_combout ),
	.dataf(!\muxSrc|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\muxSrc|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \muxSrc|Mux1~4 .extended_lut = "off";
defparam \muxSrc|Mux1~4 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \muxSrc|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AA80000005";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N9
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a94~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) 
// ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a94~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a126~portadataout  & \memory|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a94~portadataout  & 
// ((\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # (\memory|ram_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a110~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a78~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a94~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a126~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h00275527AA27FF27;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BAB000000000000000000000000000000000000000000000000000000000000019700000000000000000000000000000000000000000000000000000000002A484F000000000000000000000000000000000000000000000000000524924924924F";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E51BDEDA7F0000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000001DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBAD25B77F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016DAAF000000000000000000000000000000000000000000000000000000000000779F00000000000000000000000000000000000000000000000000000000000073CF00000000000000000000000000000000000000000000000000000000034A53FF";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux1~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # 
// ( !\memory|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout  & !\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a62~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a46~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h4700473347CC47FF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N39
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  & ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  ) ) # ( 
// \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l2_w14_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N18
cyclonev_lcell_comb \state_machine|state_counter~22 (
// Equation(s):
// \state_machine|state_counter~22_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( 
// (!\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & (\state_machine|state_counter.0001~q  & (!\rst~input_o  & \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datab(!\state_machine|state_counter.0001~q ),
	.datac(!\rst~input_o ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~22 .extended_lut = "off";
defparam \state_machine|state_counter~22 .lut_mask = 64'h0000002000000000;
defparam \state_machine|state_counter~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N20
dffeas \state_machine|state_counter.0110 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\state_machine|state_counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0110 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \prog_count|Add0~9 (
// Equation(s):
// \prog_count|Add0~9_sumout  = SUM(( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|PC [13] ) + ( \prog_count|Add0~62  ))
// \prog_count|Add0~10  = CARRY(( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|PC [13] ) + ( \prog_count|Add0~62  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\prog_count|PC [13]),
	.datad(!\state_machine|state_counter.0110~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\prog_count|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~9_sumout ),
	.cout(\prog_count|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~9 .extended_lut = "off";
defparam \prog_count|Add0~9 .lut_mask = 64'h0000F0F000000011;
defparam \prog_count|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N41
dffeas \prog_count|PC[13] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~9_sumout ),
	.asdata(\muxSrc|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[13] .is_wysiwyg = "true";
defparam \prog_count|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \prog_count|Add0~5 (
// Equation(s):
// \prog_count|Add0~5_sumout  = SUM(( \prog_count|PC [14] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~10  ))
// \prog_count|Add0~6  = CARRY(( \prog_count|PC [14] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~10  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\prog_count|PC [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0110~q ),
	.datag(gnd),
	.cin(\prog_count|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~5_sumout ),
	.cout(\prog_count|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~5 .extended_lut = "off";
defparam \prog_count|Add0~5 .lut_mask = 64'h0000FFEE00000F0F;
defparam \prog_count|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N44
dffeas \prog_count|PC[14] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~5_sumout ),
	.asdata(\muxSrc|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[14] .is_wysiwyg = "true";
defparam \prog_count|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N27
cyclonev_lcell_comb \LScntl|mux_out[14]~1 (
// Equation(s):
// \LScntl|mux_out[14]~1_combout  = ( \muxDst|Mux1~4_combout  & ( (\prog_count|PC [14]) # (\state_machine|WideOr2~combout ) ) ) # ( !\muxDst|Mux1~4_combout  & ( (!\state_machine|WideOr2~combout  & \prog_count|PC [14]) ) )

	.dataa(gnd),
	.datab(!\state_machine|WideOr2~combout ),
	.datac(gnd),
	.datad(!\prog_count|PC [14]),
	.datae(gnd),
	.dataf(!\muxDst|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[14]~1 .extended_lut = "off";
defparam \LScntl|mux_out[14]~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \LScntl|mux_out[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout  = ( \state_machine|state_counter.0011~q  & ( (!\LScntl|mux_out[13]~2_combout  & (\LScntl|mux_out[15]~0_combout  & \LScntl|mux_out[14]~1_combout )) ) )

	.dataa(!\LScntl|mux_out[13]~2_combout ),
	.datab(!\LScntl|mux_out[15]~0_combout ),
	.datac(!\LScntl|mux_out[14]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .lut_mask = 64'h0000000002020202;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0F";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FC3F0FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026AAA004";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a104~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a104~portadataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & !\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a72~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a120~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a104~portadataout  & ((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a88~portadataout  & !\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h0522AF220577AF77;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B2200000000000000000000000000000000000000000000000000000000000000840000000000000000000000000000000000000000000000000000000000036D6A0000000000000000000000000000000000000000000000000001B6DB6DB6DB6A";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ADEF7BD1CC0000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000005757575757575757575757575757571A137AEA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036C7500000000000000000000000000000000000000000000000000000000000025B900000000000000000000000000000000000000000000000000000000000026DD000000000000000000000000000000000000000000000000000000000039CDA4";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux7~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # 
// ( !\memory|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout  & (!\memory|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// \memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # (\memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a56~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a40~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N27
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l2_w8_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N3
cyclonev_lcell_comb \Instr_Reg|instruction[8]~feeder (
// Equation(s):
// \Instr_Reg|instruction[8]~feeder_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Instr_Reg|instruction[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Instr_Reg|instruction[8]~feeder .extended_lut = "off";
defparam \Instr_Reg|instruction[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Instr_Reg|instruction[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y18_N5
dffeas \Instr_Reg|instruction[8] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\Instr_Reg|instruction[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\Instr_Reg|RdstOut[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Instr_Reg|instruction [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Instr_Reg|instruction[8] .is_wysiwyg = "true";
defparam \Instr_Reg|instruction[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N21
cyclonev_lcell_comb \flags|flags_out[0]~3 (
// Equation(s):
// \flags|flags_out[0]~3_combout  = ( \Instr_Reg|Opcode [5] & ( (\Instr_Reg|Opcode [7] & !\Instr_Reg|Opcode [4]) ) ) # ( !\Instr_Reg|Opcode [5] & ( (!\Instr_Reg|Opcode [4] & (\flags|flags_out[0]~0_combout  & (\Instr_Reg|ImmOut [7]))) # (\Instr_Reg|Opcode [4] 
// & (((\Instr_Reg|Opcode [7])))) ) )

	.dataa(!\flags|flags_out[0]~0_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|Opcode [7]),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(gnd),
	.dataf(!\Instr_Reg|Opcode [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[0]~3 .extended_lut = "off";
defparam \flags|flags_out[0]~3 .lut_mask = 64'h110F110F0F000F00;
defparam \flags|flags_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \flags|flags_out[0]~4 (
// Equation(s):
// \flags|flags_out[0]~4_combout  = ( \Instr_Reg|Opcode [5] & ( \Instr_Reg|Opcode [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Instr_Reg|Opcode [5]),
	.dataf(!\Instr_Reg|Opcode [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[0]~4 .extended_lut = "off";
defparam \flags|flags_out[0]~4 .lut_mask = 64'h000000000000FFFF;
defparam \flags|flags_out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \flags|flags_out[0]~11 (
// Equation(s):
// \flags|flags_out[0]~11_combout  = ( \flags|flags_out[0]~4_combout  & ( \flags|flags_out[0]~3_combout  & ( (!\rst~input_o  & !\Instr_Reg|Opcode [6]) ) ) ) # ( !\flags|flags_out[0]~4_combout  & ( \flags|flags_out[0]~3_combout  & ( (!\rst~input_o  & 
// !\Instr_Reg|Opcode [6]) ) ) ) # ( \flags|flags_out[0]~4_combout  & ( !\flags|flags_out[0]~3_combout  & ( (!\rst~input_o  & !\Instr_Reg|Opcode [6]) ) ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(!\flags|flags_out[0]~4_combout ),
	.dataf(!\flags|flags_out[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[0]~11 .extended_lut = "off";
defparam \flags|flags_out[0]~11 .lut_mask = 64'h0000AA00AA00AA00;
defparam \flags|flags_out[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N3
cyclonev_lcell_comb \logicBox|Selector19~11 (
// Equation(s):
// \logicBox|Selector19~11_combout  = ( \muxSrc|Mux3~4_combout  & ( (\immMux|mux_out[7]~8_combout  & (\muxSrc|Mux2~4_combout  & \muxSrc|Mux4~4_combout )) ) ) # ( !\muxSrc|Mux3~4_combout  & ( (!\immMux|mux_out[7]~8_combout  & (!\muxSrc|Mux2~4_combout  & 
// !\muxSrc|Mux4~4_combout )) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\muxSrc|Mux2~4_combout ),
	.datac(!\muxSrc|Mux4~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxSrc|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~11 .extended_lut = "off";
defparam \logicBox|Selector19~11 .lut_mask = 64'h8080808001010101;
defparam \logicBox|Selector19~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \logicBox|Selector19~12 (
// Equation(s):
// \logicBox|Selector19~12_combout  = ( \immMux|mux_out[7]~8_combout  & ( \muxSrc|Mux5~4_combout  & ( (\muxSrc|Mux6~4_combout  & (\muxSrc|Mux7~4_combout  & (\muxSrc|Mux1~4_combout  & \logicBox|Selector19~11_combout ))) ) ) ) # ( !\immMux|mux_out[7]~8_combout 
//  & ( !\muxSrc|Mux5~4_combout  & ( (!\muxSrc|Mux6~4_combout  & (!\muxSrc|Mux7~4_combout  & (!\muxSrc|Mux1~4_combout  & \logicBox|Selector19~11_combout ))) ) ) )

	.dataa(!\muxSrc|Mux6~4_combout ),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\logicBox|Selector19~11_combout ),
	.datae(!\immMux|mux_out[7]~8_combout ),
	.dataf(!\muxSrc|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~12 .extended_lut = "off";
defparam \logicBox|Selector19~12 .lut_mask = 64'h0080000000000001;
defparam \logicBox|Selector19~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \flags|flags_out~12 (
// Equation(s):
// \flags|flags_out~12_combout  = ( \muxSrc|Mux6~4_combout  & ( \muxSrc|Mux7~4_combout  & ( (\muxSrc|Mux4~4_combout  & ((!\immMux|mux_out[7]~8_combout ) # (\muxSrc|Mux5~4_combout ))) ) ) ) # ( !\muxSrc|Mux6~4_combout  & ( \muxSrc|Mux7~4_combout  & ( 
// (!\immMux|mux_out[7]~8_combout  & \muxSrc|Mux4~4_combout ) ) ) ) # ( \muxSrc|Mux6~4_combout  & ( !\muxSrc|Mux7~4_combout  & ( (!\immMux|mux_out[7]~8_combout  & \muxSrc|Mux4~4_combout ) ) ) ) # ( !\muxSrc|Mux6~4_combout  & ( !\muxSrc|Mux7~4_combout  & ( 
// (!\immMux|mux_out[7]~8_combout  & \muxSrc|Mux4~4_combout ) ) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\muxSrc|Mux4~4_combout ),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux6~4_combout ),
	.dataf(!\muxSrc|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~12 .extended_lut = "off";
defparam \flags|flags_out~12 .lut_mask = 64'h2222222222222323;
defparam \flags|flags_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \flags|flags_out~13 (
// Equation(s):
// \flags|flags_out~13_combout  = ( \flags|flags_out~12_combout  & ( (\muxSrc|Mux2~4_combout  & ((!\immMux|mux_out[7]~8_combout ) # (\muxSrc|Mux3~4_combout ))) ) ) # ( !\flags|flags_out~12_combout  & ( (!\immMux|mux_out[7]~8_combout  & \muxSrc|Mux2~4_combout 
// ) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\muxSrc|Mux2~4_combout ),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flags|flags_out~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~13 .extended_lut = "off";
defparam \flags|flags_out~13 .lut_mask = 64'h2222222223232323;
defparam \flags|flags_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N15
cyclonev_lcell_comb \logicBox|LessThan3~0 (
// Equation(s):
// \logicBox|LessThan3~0_combout  = ( !\muxSrc|Mux10~4_combout  & ( (!\state_machine|always1~0_combout  & (((\muxDst|Mux10~4_combout )))) # (\state_machine|always1~0_combout  & ((!\state_machine|state_counter.0010~q  & ((\muxDst|Mux10~4_combout ))) # 
// (\state_machine|state_counter.0010~q  & (\Instr_Reg|ImmOut [5])))) ) )

	.dataa(!\state_machine|always1~0_combout ),
	.datab(!\Instr_Reg|ImmOut [5]),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\muxDst|Mux10~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~0 .extended_lut = "off";
defparam \logicBox|LessThan3~0 .lut_mask = 64'h01FB01FB00000000;
defparam \logicBox|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \logicBox|C~25 (
// Equation(s):
// \logicBox|C~25_combout  = ( \Instr_Reg|ImmOut [5] & ( !\muxSrc|Mux10~4_combout  $ (((!\muxDst|Mux10~4_combout  & ((!\state_machine|state_counter.0010~q ) # (!\state_machine|always1~0_combout ))))) ) ) # ( !\Instr_Reg|ImmOut [5] & ( 
// !\muxSrc|Mux10~4_combout  $ (((!\muxDst|Mux10~4_combout ) # ((\state_machine|state_counter.0010~q  & \state_machine|always1~0_combout )))) ) )

	.dataa(!\muxSrc|Mux10~4_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\muxDst|Mux10~4_combout ),
	.datad(!\state_machine|always1~0_combout ),
	.datae(gnd),
	.dataf(!\Instr_Reg|ImmOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~25 .extended_lut = "off";
defparam \logicBox|C~25 .lut_mask = 64'h5A595A595A6A5A6A;
defparam \logicBox|C~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \logicBox|LessThan3~1 (
// Equation(s):
// \logicBox|LessThan3~1_combout  = ( \immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux14~4_combout ) # ((!\muxSrc|Mux13~4_combout ) # ((!\muxSrc|Mux15~4_combout  & \immMux|mux_out[0]~1_combout ))) ) ) ) # ( 
// !\immMux|mux_out[1]~2_combout  & ( \immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux13~4_combout ) # ((!\muxSrc|Mux14~4_combout  & (!\muxSrc|Mux15~4_combout  & \immMux|mux_out[0]~1_combout ))) ) ) ) # ( \immMux|mux_out[1]~2_combout  & ( 
// !\immMux|mux_out[2]~4_combout  & ( (!\muxSrc|Mux13~4_combout  & ((!\muxSrc|Mux14~4_combout ) # ((!\muxSrc|Mux15~4_combout  & \immMux|mux_out[0]~1_combout )))) ) ) ) # ( !\immMux|mux_out[1]~2_combout  & ( !\immMux|mux_out[2]~4_combout  & ( 
// (!\muxSrc|Mux14~4_combout  & (!\muxSrc|Mux13~4_combout  & (!\muxSrc|Mux15~4_combout  & \immMux|mux_out[0]~1_combout ))) ) ) )

	.dataa(!\muxSrc|Mux14~4_combout ),
	.datab(!\muxSrc|Mux13~4_combout ),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(!\immMux|mux_out[0]~1_combout ),
	.datae(!\immMux|mux_out[1]~2_combout ),
	.dataf(!\immMux|mux_out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~1 .extended_lut = "off";
defparam \logicBox|LessThan3~1 .lut_mask = 64'h008088C8CCECEEFE;
defparam \logicBox|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \logicBox|LessThan3~2 (
// Equation(s):
// \logicBox|LessThan3~2_combout  = ( \muxSrc|Mux12~4_combout  & ( \logicBox|LessThan3~1_combout  & ( (!\logicBox|C~25_combout  & ((!\muxSrc|Mux11~4_combout  & ((\immMux|mux_out[4]~7_combout ) # (\immMux|mux_out[3]~3_combout ))) # (\muxSrc|Mux11~4_combout  & 
// (\immMux|mux_out[3]~3_combout  & \immMux|mux_out[4]~7_combout )))) ) ) ) # ( !\muxSrc|Mux12~4_combout  & ( \logicBox|LessThan3~1_combout  & ( (!\logicBox|C~25_combout  & ((!\muxSrc|Mux11~4_combout ) # (\immMux|mux_out[4]~7_combout ))) ) ) ) # ( 
// \muxSrc|Mux12~4_combout  & ( !\logicBox|LessThan3~1_combout  & ( (!\muxSrc|Mux11~4_combout  & (!\logicBox|C~25_combout  & \immMux|mux_out[4]~7_combout )) ) ) ) # ( !\muxSrc|Mux12~4_combout  & ( !\logicBox|LessThan3~1_combout  & ( (!\logicBox|C~25_combout  
// & ((!\muxSrc|Mux11~4_combout  & ((\immMux|mux_out[4]~7_combout ) # (\immMux|mux_out[3]~3_combout ))) # (\muxSrc|Mux11~4_combout  & (\immMux|mux_out[3]~3_combout  & \immMux|mux_out[4]~7_combout )))) ) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\logicBox|C~25_combout ),
	.datac(!\immMux|mux_out[3]~3_combout ),
	.datad(!\immMux|mux_out[4]~7_combout ),
	.datae(!\muxSrc|Mux12~4_combout ),
	.dataf(!\logicBox|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~2 .extended_lut = "off";
defparam \logicBox|LessThan3~2 .lut_mask = 64'h088C008888CC088C;
defparam \logicBox|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \logicBox|LessThan3~3 (
// Equation(s):
// \logicBox|LessThan3~3_combout  = ( \immMux|mux_out[6]~9_combout  & ( \logicBox|LessThan3~2_combout  & ( (!\immMux|mux_out[7]~8_combout  & \muxSrc|Mux8~4_combout ) ) ) ) # ( !\immMux|mux_out[6]~9_combout  & ( \logicBox|LessThan3~2_combout  & ( 
// (!\immMux|mux_out[7]~8_combout  & ((\muxSrc|Mux9~4_combout ) # (\muxSrc|Mux8~4_combout ))) # (\immMux|mux_out[7]~8_combout  & (\muxSrc|Mux8~4_combout  & \muxSrc|Mux9~4_combout )) ) ) ) # ( \immMux|mux_out[6]~9_combout  & ( !\logicBox|LessThan3~2_combout  
// & ( (!\immMux|mux_out[7]~8_combout  & (((!\logicBox|LessThan3~0_combout  & \muxSrc|Mux9~4_combout )) # (\muxSrc|Mux8~4_combout ))) # (\immMux|mux_out[7]~8_combout  & (!\logicBox|LessThan3~0_combout  & (\muxSrc|Mux8~4_combout  & \muxSrc|Mux9~4_combout ))) 
// ) ) ) # ( !\immMux|mux_out[6]~9_combout  & ( !\logicBox|LessThan3~2_combout  & ( (!\immMux|mux_out[7]~8_combout  & ((!\logicBox|LessThan3~0_combout ) # ((\muxSrc|Mux9~4_combout ) # (\muxSrc|Mux8~4_combout )))) # (\immMux|mux_out[7]~8_combout  & 
// (\muxSrc|Mux8~4_combout  & ((!\logicBox|LessThan3~0_combout ) # (\muxSrc|Mux9~4_combout )))) ) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\logicBox|LessThan3~0_combout ),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\muxSrc|Mux9~4_combout ),
	.datae(!\immMux|mux_out[6]~9_combout ),
	.dataf(!\logicBox|LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan3~3 .extended_lut = "off";
defparam \logicBox|LessThan3~3 .lut_mask = 64'h8EAF0A8E0AAF0A0A;
defparam \logicBox|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \flags|flags_out~14 (
// Equation(s):
// \flags|flags_out~14_combout  = ( \flags|flags_out~13_combout  & ( \logicBox|LessThan3~3_combout  & ( (!\muxSrc|Mux0~4_combout ) # ((\immMux|mux_out[7]~8_combout  & \muxSrc|Mux1~4_combout )) ) ) ) # ( !\flags|flags_out~13_combout  & ( 
// \logicBox|LessThan3~3_combout  & ( !\muxSrc|Mux0~4_combout  ) ) ) # ( \flags|flags_out~13_combout  & ( !\logicBox|LessThan3~3_combout  & ( (!\immMux|mux_out[7]~8_combout  & (!\muxSrc|Mux0~4_combout  & ((!\logicBox|Selector19~12_combout )))) # 
// (\immMux|mux_out[7]~8_combout  & ((!\muxSrc|Mux0~4_combout ) # ((\muxSrc|Mux1~4_combout  & !\logicBox|Selector19~12_combout )))) ) ) ) # ( !\flags|flags_out~13_combout  & ( !\logicBox|LessThan3~3_combout  & ( (!\muxSrc|Mux0~4_combout  & 
// ((!\logicBox|Selector19~12_combout ) # (\immMux|mux_out[7]~8_combout ))) ) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\logicBox|Selector19~12_combout ),
	.datae(!\flags|flags_out~13_combout ),
	.dataf(!\logicBox|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~14 .extended_lut = "off";
defparam \flags|flags_out~14 .lut_mask = 64'hCC44CD44CCCCCDCD;
defparam \flags|flags_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N21
cyclonev_lcell_comb \logicBox|C~26 (
// Equation(s):
// \logicBox|C~26_combout  = ( \immMux|mux_out[15]~5_combout  & ( !\muxSrc|Mux0~4_combout  ) ) # ( !\immMux|mux_out[15]~5_combout  & ( \muxSrc|Mux0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~26 .extended_lut = "off";
defparam \logicBox|C~26 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \logicBox|C~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \logicBox|C~27 (
// Equation(s):
// \logicBox|C~27_combout  = ( \immMux|mux_out[10]~13_combout  & ( !\muxSrc|Mux5~4_combout  ) ) # ( !\immMux|mux_out[10]~13_combout  & ( \muxSrc|Mux5~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux5~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\immMux|mux_out[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|C~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|C~27 .extended_lut = "off";
defparam \logicBox|C~27 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \logicBox|C~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N30
cyclonev_lcell_comb \logicBox|LessThan0~1 (
// Equation(s):
// \logicBox|LessThan0~1_combout  = ( \logicBox|LessThan3~3_combout  & ( !\logicBox|C~27_combout  & ( (!\muxSrc|Mux6~4_combout  & (((\immMux|mux_out[8]~15_combout  & !\muxSrc|Mux7~4_combout )) # (\immMux|mux_out[9]~14_combout ))) # (\muxSrc|Mux6~4_combout  & 
// (\immMux|mux_out[8]~15_combout  & (!\muxSrc|Mux7~4_combout  & \immMux|mux_out[9]~14_combout ))) ) ) ) # ( !\logicBox|LessThan3~3_combout  & ( !\logicBox|C~27_combout  & ( (!\muxSrc|Mux6~4_combout  & (((!\muxSrc|Mux7~4_combout ) # 
// (\immMux|mux_out[9]~14_combout )) # (\immMux|mux_out[8]~15_combout ))) # (\muxSrc|Mux6~4_combout  & (\immMux|mux_out[9]~14_combout  & ((!\muxSrc|Mux7~4_combout ) # (\immMux|mux_out[8]~15_combout )))) ) ) )

	.dataa(!\immMux|mux_out[8]~15_combout ),
	.datab(!\muxSrc|Mux7~4_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(!\immMux|mux_out[9]~14_combout ),
	.datae(!\logicBox|LessThan3~3_combout ),
	.dataf(!\logicBox|C~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~1 .extended_lut = "off";
defparam \logicBox|LessThan0~1 .lut_mask = 64'hD0FD40F400000000;
defparam \logicBox|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \logicBox|LessThan0~0 (
// Equation(s):
// \logicBox|LessThan0~0_combout  = (!\muxSrc|Mux5~4_combout  & \immMux|mux_out[10]~13_combout )

	.dataa(gnd),
	.datab(!\muxSrc|Mux5~4_combout ),
	.datac(!\immMux|mux_out[10]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~0 .extended_lut = "off";
defparam \logicBox|LessThan0~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \logicBox|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N15
cyclonev_lcell_comb \logicBox|LessThan0~2 (
// Equation(s):
// \logicBox|LessThan0~2_combout  = ( \logicBox|LessThan0~0_combout  & ( \immMux|mux_out[12]~0_combout  & ( (!\immMux|mux_out[11]~12_combout  & (\muxSrc|Mux3~4_combout  & \muxSrc|Mux4~4_combout )) ) ) ) # ( !\logicBox|LessThan0~0_combout  & ( 
// \immMux|mux_out[12]~0_combout  & ( (\muxSrc|Mux3~4_combout  & ((!\immMux|mux_out[11]~12_combout  & ((!\logicBox|LessThan0~1_combout ) # (\muxSrc|Mux4~4_combout ))) # (\immMux|mux_out[11]~12_combout  & (!\logicBox|LessThan0~1_combout  & 
// \muxSrc|Mux4~4_combout )))) ) ) ) # ( \logicBox|LessThan0~0_combout  & ( !\immMux|mux_out[12]~0_combout  & ( ((!\immMux|mux_out[11]~12_combout  & \muxSrc|Mux4~4_combout )) # (\muxSrc|Mux3~4_combout ) ) ) ) # ( !\logicBox|LessThan0~0_combout  & ( 
// !\immMux|mux_out[12]~0_combout  & ( ((!\immMux|mux_out[11]~12_combout  & ((!\logicBox|LessThan0~1_combout ) # (\muxSrc|Mux4~4_combout ))) # (\immMux|mux_out[11]~12_combout  & (!\logicBox|LessThan0~1_combout  & \muxSrc|Mux4~4_combout ))) # 
// (\muxSrc|Mux3~4_combout ) ) ) )

	.dataa(!\immMux|mux_out[11]~12_combout ),
	.datab(!\muxSrc|Mux3~4_combout ),
	.datac(!\logicBox|LessThan0~1_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\logicBox|LessThan0~0_combout ),
	.dataf(!\immMux|mux_out[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|LessThan0~2 .extended_lut = "off";
defparam \logicBox|LessThan0~2 .lut_mask = 64'hB3FB33BB20320022;
defparam \logicBox|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \flags|flags_out~5 (
// Equation(s):
// \flags|flags_out~5_combout  = ( \immMux|mux_out[14]~10_combout  & ( \logicBox|LessThan0~2_combout  & ( (!\logicBox|C~26_combout  & ((!\muxSrc|Mux1~4_combout ) # ((\immMux|mux_out[13]~11_combout  & !\muxSrc|Mux2~4_combout )))) ) ) ) # ( 
// !\immMux|mux_out[14]~10_combout  & ( \logicBox|LessThan0~2_combout  & ( (!\logicBox|C~26_combout  & (!\muxSrc|Mux1~4_combout  & (\immMux|mux_out[13]~11_combout  & !\muxSrc|Mux2~4_combout ))) ) ) ) # ( \immMux|mux_out[14]~10_combout  & ( 
// !\logicBox|LessThan0~2_combout  & ( (!\logicBox|C~26_combout  & ((!\muxSrc|Mux1~4_combout ) # ((!\muxSrc|Mux2~4_combout ) # (\immMux|mux_out[13]~11_combout )))) ) ) ) # ( !\immMux|mux_out[14]~10_combout  & ( !\logicBox|LessThan0~2_combout  & ( 
// (!\logicBox|C~26_combout  & (!\muxSrc|Mux1~4_combout  & ((!\muxSrc|Mux2~4_combout ) # (\immMux|mux_out[13]~11_combout )))) ) ) )

	.dataa(!\logicBox|C~26_combout ),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\immMux|mux_out[13]~11_combout ),
	.datad(!\muxSrc|Mux2~4_combout ),
	.datae(!\immMux|mux_out[14]~10_combout ),
	.dataf(!\logicBox|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~5 .extended_lut = "off";
defparam \flags|flags_out~5 .lut_mask = 64'h8808AA8A08008A88;
defparam \flags|flags_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \flags|flags_out~15 (
// Equation(s):
// \flags|flags_out~15_combout  = ( \flags|flags_out~14_combout  & ( \flags|flags_out~5_combout  & ( (\flags|flags_out[0]~3_combout  & \flags|flags_out[0]~11_combout ) ) ) ) # ( !\flags|flags_out~14_combout  & ( \flags|flags_out~5_combout  & ( 
// \flags|flags_out[0]~11_combout  ) ) ) # ( \flags|flags_out~14_combout  & ( !\flags|flags_out~5_combout  & ( (\flags|flags_out[0]~3_combout  & (\muxSrc|Mux0~4_combout  & (\flags|flags_out[0]~11_combout  & !\immMux|mux_out[15]~5_combout ))) ) ) ) # ( 
// !\flags|flags_out~14_combout  & ( !\flags|flags_out~5_combout  & ( (\flags|flags_out[0]~11_combout  & ((!\flags|flags_out[0]~3_combout ) # ((\muxSrc|Mux0~4_combout  & !\immMux|mux_out[15]~5_combout )))) ) ) )

	.dataa(!\flags|flags_out[0]~3_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\flags|flags_out[0]~11_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\flags|flags_out~14_combout ),
	.dataf(!\flags|flags_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~15 .extended_lut = "off";
defparam \flags|flags_out~15 .lut_mask = 64'h0B0A01000F0F0505;
defparam \flags|flags_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \flags|flags_out[0]~10 (
// Equation(s):
// \flags|flags_out[0]~10_combout  = ( \rst~input_o  & ( \state_machine|state_counter.0010~q  ) ) # ( !\rst~input_o  & ( \state_machine|state_counter.0010~q  ) ) # ( \rst~input_o  & ( !\state_machine|state_counter.0010~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\state_machine|state_counter.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out[0]~10 .extended_lut = "off";
defparam \flags|flags_out[0]~10 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \flags|flags_out[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N20
dffeas \flags|flags_out[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\flags|flags_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flags|flags_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[0] .is_wysiwyg = "true";
defparam \flags|flags_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \flags|flags_out~6 (
// Equation(s):
// \flags|flags_out~6_combout  = ( !\muxSrc|Mux6~4_combout  & ( (!\flags|flags_out[0]~3_combout  & (!\muxSrc|Mux7~4_combout  & !\muxSrc|Mux5~4_combout )) ) )

	.dataa(!\flags|flags_out[0]~3_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux7~4_combout ),
	.datad(!\muxSrc|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~6 .extended_lut = "off";
defparam \flags|flags_out~6 .lut_mask = 64'hA000A00000000000;
defparam \flags|flags_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \flags|flags_out~7 (
// Equation(s):
// \flags|flags_out~7_combout  = ( !\muxSrc|Mux1~4_combout  & ( \flags|flags_out~6_combout  & ( (!\muxSrc|Mux2~4_combout  & (!\muxSrc|Mux3~4_combout  & !\muxSrc|Mux4~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux2~4_combout ),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\muxSrc|Mux4~4_combout ),
	.datae(!\muxSrc|Mux1~4_combout ),
	.dataf(!\flags|flags_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~7 .extended_lut = "off";
defparam \flags|flags_out~7 .lut_mask = 64'h00000000C0000000;
defparam \flags|flags_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \flags|flags_out~8 (
// Equation(s):
// \flags|flags_out~8_combout  = ( \flags|flags_out~7_combout  & ( (!\muxSrc|Mux0~4_combout  & ((!\logicBox|LessThan3~3_combout ) # ((\flags|flags_out[0]~3_combout  & \immMux|mux_out[15]~5_combout )))) ) ) # ( !\flags|flags_out~7_combout  & ( 
// (\flags|flags_out[0]~3_combout  & (!\muxSrc|Mux0~4_combout  & \immMux|mux_out[15]~5_combout )) ) )

	.dataa(!\flags|flags_out[0]~3_combout ),
	.datab(!\muxSrc|Mux0~4_combout ),
	.datac(!\logicBox|LessThan3~3_combout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(gnd),
	.dataf(!\flags|flags_out~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~8 .extended_lut = "off";
defparam \flags|flags_out~8 .lut_mask = 64'h00440044C0C4C0C4;
defparam \flags|flags_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \flags|flags_out~9 (
// Equation(s):
// \flags|flags_out~9_combout  = ( \flags|flags_out~8_combout  & ( \flags|flags_out~5_combout  & ( (!\Instr_Reg|Opcode [6] & (!\rst~input_o  & ((\flags|flags_out[0]~3_combout ) # (\flags|flags_out[0]~4_combout )))) ) ) ) # ( !\flags|flags_out~8_combout  & ( 
// \flags|flags_out~5_combout  & ( (!\Instr_Reg|Opcode [6] & (\flags|flags_out[0]~3_combout  & !\rst~input_o )) ) ) ) # ( \flags|flags_out~8_combout  & ( !\flags|flags_out~5_combout  & ( (!\Instr_Reg|Opcode [6] & (!\rst~input_o  & 
// ((\flags|flags_out[0]~3_combout ) # (\flags|flags_out[0]~4_combout )))) ) ) )

	.dataa(!\Instr_Reg|Opcode [6]),
	.datab(!\flags|flags_out[0]~4_combout ),
	.datac(!\flags|flags_out[0]~3_combout ),
	.datad(!\rst~input_o ),
	.datae(!\flags|flags_out~8_combout ),
	.dataf(!\flags|flags_out~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~9 .extended_lut = "off";
defparam \flags|flags_out~9 .lut_mask = 64'h00002A000A002A00;
defparam \flags|flags_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N26
dffeas \flags|flags_out[3] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\flags|flags_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flags|flags_out[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[3] .is_wysiwyg = "true";
defparam \flags|flags_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \state_machine|Mux0~2 (
// Equation(s):
// \state_machine|Mux0~2_combout  = ( \flags|flags_out [3] & ( !\Instr_Reg|instruction [8] $ (((!\flags|flags_out [0] & \Instr_Reg|instruction [9]))) ) ) # ( !\flags|flags_out [3] & ( !\Instr_Reg|instruction [8] $ (((!\flags|flags_out [0]) # 
// (!\Instr_Reg|instruction [9]))) ) )

	.dataa(gnd),
	.datab(!\Instr_Reg|instruction [8]),
	.datac(!\flags|flags_out [0]),
	.datad(!\Instr_Reg|instruction [9]),
	.datae(gnd),
	.dataf(!\flags|flags_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Mux0~2 .extended_lut = "off";
defparam \state_machine|Mux0~2 .lut_mask = 64'h333C333CCC3CCC3C;
defparam \state_machine|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \logicBox|Equal0~7 (
// Equation(s):
// \logicBox|Equal0~7_combout  = ( !\logicBox|C~27_combout  & ( !\muxSrc|Mux4~4_combout  $ (\immMux|mux_out[11]~12_combout ) ) )

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[11]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|C~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~7 .extended_lut = "off";
defparam \logicBox|Equal0~7 .lut_mask = 64'hA5A5A5A500000000;
defparam \logicBox|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \logicBox|Equal0~6 (
// Equation(s):
// \logicBox|Equal0~6_combout  = ( \muxSrc|Mux7~4_combout  & ( \immMux|mux_out[9]~14_combout  & ( (\immMux|mux_out[8]~15_combout  & \muxSrc|Mux6~4_combout ) ) ) ) # ( !\muxSrc|Mux7~4_combout  & ( \immMux|mux_out[9]~14_combout  & ( 
// (!\immMux|mux_out[8]~15_combout  & \muxSrc|Mux6~4_combout ) ) ) ) # ( \muxSrc|Mux7~4_combout  & ( !\immMux|mux_out[9]~14_combout  & ( (\immMux|mux_out[8]~15_combout  & !\muxSrc|Mux6~4_combout ) ) ) ) # ( !\muxSrc|Mux7~4_combout  & ( 
// !\immMux|mux_out[9]~14_combout  & ( (!\immMux|mux_out[8]~15_combout  & !\muxSrc|Mux6~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\immMux|mux_out[8]~15_combout ),
	.datac(!\muxSrc|Mux6~4_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux7~4_combout ),
	.dataf(!\immMux|mux_out[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~6 .extended_lut = "off";
defparam \logicBox|Equal0~6 .lut_mask = 64'hC0C030300C0C0303;
defparam \logicBox|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N3
cyclonev_lcell_comb \logicBox|Equal0~4 (
// Equation(s):
// \logicBox|Equal0~4_combout  = ( \immMux|mux_out[14]~10_combout  & ( (\muxSrc|Mux1~4_combout  & !\logicBox|C~26_combout ) ) ) # ( !\immMux|mux_out[14]~10_combout  & ( (!\muxSrc|Mux1~4_combout  & !\logicBox|C~26_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\muxSrc|Mux1~4_combout ),
	.datad(!\logicBox|C~26_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~4 .extended_lut = "off";
defparam \logicBox|Equal0~4 .lut_mask = 64'hF000F0000F000F00;
defparam \logicBox|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N57
cyclonev_lcell_comb \logicBox|Equal0~5 (
// Equation(s):
// \logicBox|Equal0~5_combout  = ( \muxSrc|Mux3~4_combout  & ( \immMux|mux_out[12]~0_combout  & ( !\immMux|mux_out[13]~11_combout  $ (\muxSrc|Mux2~4_combout ) ) ) ) # ( !\muxSrc|Mux3~4_combout  & ( !\immMux|mux_out[12]~0_combout  & ( 
// !\immMux|mux_out[13]~11_combout  $ (\muxSrc|Mux2~4_combout ) ) ) )

	.dataa(!\immMux|mux_out[13]~11_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(gnd),
	.datae(!\muxSrc|Mux3~4_combout ),
	.dataf(!\immMux|mux_out[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~5 .extended_lut = "off";
defparam \logicBox|Equal0~5 .lut_mask = 64'hA5A500000000A5A5;
defparam \logicBox|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N27
cyclonev_lcell_comb \logicBox|Equal0~2 (
// Equation(s):
// \logicBox|Equal0~2_combout  = ( \immMux|mux_out[0]~1_combout  & ( (\muxSrc|Mux15~4_combout  & (!\muxSrc|Mux8~4_combout  $ (\immMux|mux_out[7]~8_combout ))) ) ) # ( !\immMux|mux_out[0]~1_combout  & ( (!\muxSrc|Mux15~4_combout  & (!\muxSrc|Mux8~4_combout  $ 
// (\immMux|mux_out[7]~8_combout ))) ) )

	.dataa(!\muxSrc|Mux8~4_combout ),
	.datab(gnd),
	.datac(!\muxSrc|Mux15~4_combout ),
	.datad(!\immMux|mux_out[7]~8_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~2 .extended_lut = "off";
defparam \logicBox|Equal0~2 .lut_mask = 64'hA050A0500A050A05;
defparam \logicBox|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N54
cyclonev_lcell_comb \logicBox|Equal0~0 (
// Equation(s):
// \logicBox|Equal0~0_combout  = ( \immMux|mux_out[2]~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (\muxSrc|Mux14~4_combout  & \muxSrc|Mux13~4_combout ) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( 
// (\muxSrc|Mux14~4_combout  & !\muxSrc|Mux13~4_combout ) ) ) ) # ( \immMux|mux_out[2]~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (!\muxSrc|Mux14~4_combout  & \muxSrc|Mux13~4_combout ) ) ) ) # ( !\immMux|mux_out[2]~4_combout  & ( 
// !\immMux|mux_out[1]~2_combout  & ( (!\muxSrc|Mux14~4_combout  & !\muxSrc|Mux13~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux14~4_combout ),
	.datac(!\muxSrc|Mux13~4_combout ),
	.datad(gnd),
	.datae(!\immMux|mux_out[2]~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~0 .extended_lut = "off";
defparam \logicBox|Equal0~0 .lut_mask = 64'hC0C00C0C30300303;
defparam \logicBox|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N21
cyclonev_lcell_comb \logicBox|Equal0~1 (
// Equation(s):
// \logicBox|Equal0~1_combout  = ( \immMux|mux_out[3]~3_combout  & ( (\muxSrc|Mux12~4_combout  & (\logicBox|Equal0~0_combout  & (!\muxSrc|Mux11~4_combout  $ (\immMux|mux_out[4]~7_combout )))) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( 
// (!\muxSrc|Mux12~4_combout  & (\logicBox|Equal0~0_combout  & (!\muxSrc|Mux11~4_combout  $ (\immMux|mux_out[4]~7_combout )))) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\immMux|mux_out[4]~7_combout ),
	.datac(!\muxSrc|Mux12~4_combout ),
	.datad(!\logicBox|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~1 .extended_lut = "off";
defparam \logicBox|Equal0~1 .lut_mask = 64'h0090009000090009;
defparam \logicBox|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N3
cyclonev_lcell_comb \logicBox|Equal0~3 (
// Equation(s):
// \logicBox|Equal0~3_combout  = ( !\logicBox|C~25_combout  & ( (\logicBox|Equal0~2_combout  & (\logicBox|Equal0~1_combout  & (!\immMux|mux_out[6]~9_combout  $ (\muxSrc|Mux9~4_combout )))) ) )

	.dataa(!\immMux|mux_out[6]~9_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\logicBox|Equal0~2_combout ),
	.datad(!\logicBox|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\logicBox|C~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~3 .extended_lut = "off";
defparam \logicBox|Equal0~3 .lut_mask = 64'h0009000900000000;
defparam \logicBox|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \logicBox|Equal0~8 (
// Equation(s):
// \logicBox|Equal0~8_combout  = ( \logicBox|Equal0~3_combout  & ( (\logicBox|Equal0~7_combout  & (\logicBox|Equal0~6_combout  & (\logicBox|Equal0~4_combout  & \logicBox|Equal0~5_combout ))) ) )

	.dataa(!\logicBox|Equal0~7_combout ),
	.datab(!\logicBox|Equal0~6_combout ),
	.datac(!\logicBox|Equal0~4_combout ),
	.datad(!\logicBox|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Equal0~8 .extended_lut = "off";
defparam \logicBox|Equal0~8 .lut_mask = 64'h0000000000010001;
defparam \logicBox|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \logicBox|Selector19~6 (
// Equation(s):
// \logicBox|Selector19~6_combout  = ( \immMux|mux_out[8]~15_combout  & ( (!\Instr_Reg|ImmOut [5] & (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [4] & !\muxSrc|Mux7~4_combout ))) ) ) # ( !\immMux|mux_out[8]~15_combout  & ( (!\Instr_Reg|ImmOut [5] & 
// (!\Instr_Reg|ImmOut [7] & \Instr_Reg|ImmOut [4])) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\Instr_Reg|ImmOut [4]),
	.datad(!\muxSrc|Mux7~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[8]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~6 .extended_lut = "off";
defparam \logicBox|Selector19~6 .lut_mask = 64'h0808080808000800;
defparam \logicBox|Selector19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \logicBox|Selector19~7 (
// Equation(s):
// \logicBox|Selector19~7_combout  = ( \logicBox|Selector19~6_combout  & ( \muxSrc|Mux6~4_combout  & ( (!\immMux|mux_out[9]~14_combout  & ((!\immMux|mux_out[10]~13_combout ) # (!\muxSrc|Mux5~4_combout ))) ) ) ) # ( \logicBox|Selector19~6_combout  & ( 
// !\muxSrc|Mux6~4_combout  & ( (!\immMux|mux_out[10]~13_combout ) # (!\muxSrc|Mux5~4_combout ) ) ) )

	.dataa(!\immMux|mux_out[10]~13_combout ),
	.datab(!\muxSrc|Mux5~4_combout ),
	.datac(!\immMux|mux_out[9]~14_combout ),
	.datad(gnd),
	.datae(!\logicBox|Selector19~6_combout ),
	.dataf(!\muxSrc|Mux6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~7 .extended_lut = "off";
defparam \logicBox|Selector19~7 .lut_mask = 64'h0000EEEE0000E0E0;
defparam \logicBox|Selector19~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N27
cyclonev_lcell_comb \logicBox|Selector19~4 (
// Equation(s):
// \logicBox|Selector19~4_combout  = ( \immMux|mux_out[13]~11_combout  & ( ((\muxSrc|Mux1~4_combout  & \immMux|mux_out[14]~10_combout )) # (\muxSrc|Mux2~4_combout ) ) ) # ( !\immMux|mux_out[13]~11_combout  & ( (\muxSrc|Mux1~4_combout  & 
// \immMux|mux_out[14]~10_combout ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux1~4_combout ),
	.datac(!\muxSrc|Mux2~4_combout ),
	.datad(!\immMux|mux_out[14]~10_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~4 .extended_lut = "off";
defparam \logicBox|Selector19~4 .lut_mask = 64'h003300330F3F0F3F;
defparam \logicBox|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \logicBox|Selector19~5 (
// Equation(s):
// \logicBox|Selector19~5_combout  = ( \immMux|mux_out[12]~0_combout  & ( ((\muxSrc|Mux4~4_combout  & \immMux|mux_out[11]~12_combout )) # (\muxSrc|Mux3~4_combout ) ) ) # ( !\immMux|mux_out[12]~0_combout  & ( (\muxSrc|Mux4~4_combout  & 
// \immMux|mux_out[11]~12_combout ) ) )

	.dataa(!\muxSrc|Mux4~4_combout ),
	.datab(gnd),
	.datac(!\immMux|mux_out[11]~12_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~5 .extended_lut = "off";
defparam \logicBox|Selector19~5 .lut_mask = 64'h0505050505FF05FF;
defparam \logicBox|Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N45
cyclonev_lcell_comb \logicBox|Selector19~8 (
// Equation(s):
// \logicBox|Selector19~8_combout  = ( !\logicBox|Selector19~4_combout  & ( !\logicBox|Selector19~5_combout  & ( (\logicBox|Selector19~7_combout  & ((!\muxSrc|Mux0~4_combout ) # (!\immMux|mux_out[15]~5_combout ))) ) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\logicBox|Selector19~7_combout ),
	.datac(gnd),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(!\logicBox|Selector19~4_combout ),
	.dataf(!\logicBox|Selector19~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~8 .extended_lut = "off";
defparam \logicBox|Selector19~8 .lut_mask = 64'h3322000000000000;
defparam \logicBox|Selector19~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \logicBox|Selector19~0 (
// Equation(s):
// \logicBox|Selector19~0_combout  = ( \muxSrc|Mux15~4_combout  & ( ((\muxSrc|Mux14~4_combout  & \immMux|mux_out[1]~2_combout )) # (\immMux|mux_out[0]~1_combout ) ) ) # ( !\muxSrc|Mux15~4_combout  & ( (\muxSrc|Mux14~4_combout  & \immMux|mux_out[1]~2_combout 
// ) ) )

	.dataa(gnd),
	.datab(!\muxSrc|Mux14~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\immMux|mux_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~0 .extended_lut = "off";
defparam \logicBox|Selector19~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \logicBox|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \logicBox|Selector19~1 (
// Equation(s):
// \logicBox|Selector19~1_combout  = ( \immMux|mux_out[3]~3_combout  & ( (!\logicBox|Selector19~0_combout  & (!\muxSrc|Mux12~4_combout  & ((!\muxSrc|Mux13~4_combout ) # (!\immMux|mux_out[2]~4_combout )))) ) ) # ( !\immMux|mux_out[3]~3_combout  & ( 
// (!\logicBox|Selector19~0_combout  & ((!\muxSrc|Mux13~4_combout ) # (!\immMux|mux_out[2]~4_combout ))) ) )

	.dataa(!\logicBox|Selector19~0_combout ),
	.datab(!\muxSrc|Mux13~4_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\muxSrc|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\immMux|mux_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~1 .extended_lut = "off";
defparam \logicBox|Selector19~1 .lut_mask = 64'hA8A8A8A8A800A800;
defparam \logicBox|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \logicBox|Selector19~2 (
// Equation(s):
// \logicBox|Selector19~2_combout  = ( \muxSrc|Mux10~4_combout  & ( (!\immMux|mux_out[5]~6_combout  & (\logicBox|Selector19~1_combout  & ((!\muxSrc|Mux11~4_combout ) # (!\immMux|mux_out[4]~7_combout )))) ) ) # ( !\muxSrc|Mux10~4_combout  & ( 
// (\logicBox|Selector19~1_combout  & ((!\muxSrc|Mux11~4_combout ) # (!\immMux|mux_out[4]~7_combout ))) ) )

	.dataa(!\muxSrc|Mux11~4_combout ),
	.datab(!\immMux|mux_out[4]~7_combout ),
	.datac(!\immMux|mux_out[5]~6_combout ),
	.datad(!\logicBox|Selector19~1_combout ),
	.datae(gnd),
	.dataf(!\muxSrc|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~2 .extended_lut = "off";
defparam \logicBox|Selector19~2 .lut_mask = 64'h00EE00EE00E000E0;
defparam \logicBox|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \logicBox|Selector19~3 (
// Equation(s):
// \logicBox|Selector19~3_combout  = ( \logicBox|Selector19~2_combout  & ( (!\immMux|mux_out[6]~9_combout  & (((!\muxSrc|Mux8~4_combout ) # (!\immMux|mux_out[7]~8_combout )))) # (\immMux|mux_out[6]~9_combout  & (!\muxSrc|Mux9~4_combout  & 
// ((!\muxSrc|Mux8~4_combout ) # (!\immMux|mux_out[7]~8_combout )))) ) )

	.dataa(!\immMux|mux_out[6]~9_combout ),
	.datab(!\muxSrc|Mux9~4_combout ),
	.datac(!\muxSrc|Mux8~4_combout ),
	.datad(!\immMux|mux_out[7]~8_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~3 .extended_lut = "off";
defparam \logicBox|Selector19~3 .lut_mask = 64'h00000000EEE0EEE0;
defparam \logicBox|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N30
cyclonev_lcell_comb \logicBox|Selector19~9 (
// Equation(s):
// \logicBox|Selector19~9_combout  = ( \logicBox|Equal0~8_combout  & ( (!\Instr_Reg|ImmOut [7] & (((\logicBox|Selector19~8_combout  & \logicBox|Selector19~3_combout )))) # (\Instr_Reg|ImmOut [7] & ((!\phoneCntl|mux_out[5]~1_combout ) # 
// ((\logicBox|Selector19~8_combout  & \logicBox|Selector19~3_combout )))) ) ) # ( !\logicBox|Equal0~8_combout  & ( (\logicBox|Selector19~8_combout  & \logicBox|Selector19~3_combout ) ) )

	.dataa(!\Instr_Reg|ImmOut [7]),
	.datab(!\phoneCntl|mux_out[5]~1_combout ),
	.datac(!\logicBox|Selector19~8_combout ),
	.datad(!\logicBox|Selector19~3_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~9 .extended_lut = "off";
defparam \logicBox|Selector19~9 .lut_mask = 64'h000F000F444F444F;
defparam \logicBox|Selector19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N57
cyclonev_lcell_comb \logicBox|Selector19~10 (
// Equation(s):
// \logicBox|Selector19~10_combout  = ( \logicBox|Selector19~9_combout  & ( (!\Instr_Reg|Opcode [5] & !\Instr_Reg|ImmOut [6]) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(gnd),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\logicBox|Selector19~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~10 .extended_lut = "off";
defparam \logicBox|Selector19~10 .lut_mask = 64'h00000000A0A0A0A0;
defparam \logicBox|Selector19~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N51
cyclonev_lcell_comb \logicBox|Selector19~13 (
// Equation(s):
// \logicBox|Selector19~13_combout  = ( \logicBox|Selector19~12_combout  & ( \logicBox|Equal0~8_combout  & ( (!\Instr_Reg|Opcode [5]) # ((\logicBox|Equal0~3_combout  & (!\immMux|mux_out[7]~8_combout  $ (\muxSrc|Mux0~4_combout )))) ) ) ) # ( 
// !\logicBox|Selector19~12_combout  & ( \logicBox|Equal0~8_combout  & ( !\Instr_Reg|Opcode [5] ) ) ) # ( \logicBox|Selector19~12_combout  & ( !\logicBox|Equal0~8_combout  & ( (\logicBox|Equal0~3_combout  & (\Instr_Reg|Opcode [5] & 
// (!\immMux|mux_out[7]~8_combout  $ (\muxSrc|Mux0~4_combout )))) ) ) )

	.dataa(!\logicBox|Equal0~3_combout ),
	.datab(!\immMux|mux_out[7]~8_combout ),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\Instr_Reg|Opcode [5]),
	.datae(!\logicBox|Selector19~12_combout ),
	.dataf(!\logicBox|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~13 .extended_lut = "off";
defparam \logicBox|Selector19~13 .lut_mask = 64'h00000041FF00FF41;
defparam \logicBox|Selector19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \logicBox|Selector19~14 (
// Equation(s):
// \logicBox|Selector19~14_combout  = ( !\Instr_Reg|Opcode [5] & ( (!\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [4] & (((\logicBox|Selector19~10_combout )))) # (\Instr_Reg|Opcode [4] & (\logicBox|Selector19~3_combout )))) # (\Instr_Reg|Opcode [7] & 
// (\Instr_Reg|Opcode [4] & (((\logicBox|Selector19~13_combout ))))) ) ) # ( \Instr_Reg|Opcode [5] & ( (!\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [4] & (((\logicBox|Selector19~10_combout ))))) # (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|Opcode [4] & 
// (\logicBox|Equal0~8_combout )) # (\Instr_Reg|Opcode [4] & (((\logicBox|Selector19~13_combout )))))) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\logicBox|Equal0~8_combout ),
	.datad(!\logicBox|Selector19~10_combout ),
	.datae(!\Instr_Reg|Opcode [5]),
	.dataf(!\logicBox|Selector19~13_combout ),
	.datag(!\logicBox|Selector19~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector19~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector19~14 .extended_lut = "on";
defparam \logicBox|Selector19~14 .lut_mask = 64'h028A048C139B159D;
defparam \logicBox|Selector19~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N51
cyclonev_lcell_comb \flags|flags_out~1 (
// Equation(s):
// \flags|flags_out~1_combout  = ( \logicBox|Selector19~14_combout  & ( (!\state_machine|state_counter.0010~q  & ((\flags|flags_out [1]))) # (\state_machine|state_counter.0010~q  & (!\Instr_Reg|Opcode [6])) ) ) # ( !\logicBox|Selector19~14_combout  & ( 
// (!\state_machine|state_counter.0010~q  & \flags|flags_out [1]) ) )

	.dataa(gnd),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\flags|flags_out [1]),
	.datae(gnd),
	.dataf(!\logicBox|Selector19~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~1 .extended_lut = "off";
defparam \flags|flags_out~1 .lut_mask = 64'h00CC00CC30FC30FC;
defparam \flags|flags_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N53
dffeas \flags|flags_out[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\flags|flags_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[1] .is_wysiwyg = "true";
defparam \flags|flags_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \state_machine|Mux0~4 (
// Equation(s):
// \state_machine|Mux0~4_combout  = ( \flags|flags_out [1] & ( !\Instr_Reg|instruction [8] $ (!\Instr_Reg|instruction [9]) ) ) # ( !\flags|flags_out [1] & ( !\Instr_Reg|instruction [8] $ (((\flags|flags_out [0] & !\Instr_Reg|instruction [9]))) ) )

	.dataa(!\flags|flags_out [0]),
	.datab(!\Instr_Reg|instruction [8]),
	.datac(!\Instr_Reg|instruction [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flags|flags_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Mux0~4 .extended_lut = "off";
defparam \state_machine|Mux0~4 .lut_mask = 64'h9C9C9C9C3C3C3C3C;
defparam \state_machine|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N54
cyclonev_lcell_comb \flags|flags_out~16 (
// Equation(s):
// \flags|flags_out~16_combout  = ( \logicBox|Add4~13_sumout  & ( (!\muxSrc|Mux0~4_combout  & (!\immMux|mux_out[15]~5_combout  & ((\logicBox|Add3~13_sumout ) # (\Instr_Reg|Opcode [5])))) # (\muxSrc|Mux0~4_combout  & (!\Instr_Reg|Opcode [5] & 
// (!\logicBox|Add3~13_sumout  & \immMux|mux_out[15]~5_combout ))) ) ) # ( !\logicBox|Add4~13_sumout  & ( (!\muxSrc|Mux0~4_combout  & (!\Instr_Reg|Opcode [5] & (\logicBox|Add3~13_sumout  & !\immMux|mux_out[15]~5_combout ))) # (\muxSrc|Mux0~4_combout  & 
// (\immMux|mux_out[15]~5_combout  & ((!\logicBox|Add3~13_sumout ) # (\Instr_Reg|Opcode [5])))) ) )

	.dataa(!\muxSrc|Mux0~4_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\logicBox|Add3~13_sumout ),
	.datad(!\immMux|mux_out[15]~5_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~16 .extended_lut = "off";
defparam \flags|flags_out~16 .lut_mask = 64'h085108512A402A40;
defparam \flags|flags_out~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N36
cyclonev_lcell_comb \flags|flags_out~18 (
// Equation(s):
// \flags|flags_out~18_combout  = ( !\Instr_Reg|Opcode [6] & ( (\Instr_Reg|Opcode [7] & (!\Instr_Reg|Opcode [5] & ((!\immMux|mux_out[7]~8_combout  & (\muxSrc|Mux0~4_combout  & !\logicBox|Add6~13_sumout )) # (\immMux|mux_out[7]~8_combout  & 
// (!\muxSrc|Mux0~4_combout  & \logicBox|Add6~13_sumout ))))) ) ) # ( \Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|Opcode [7] & (\flags|flags_out~16_combout ))) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\flags|flags_out~16_combout ),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Add6~13_sumout ),
	.datag(!\Instr_Reg|Opcode [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~18 .extended_lut = "on";
defparam \flags|flags_out~18 .lut_mask = 64'h00200C0C10000C0C;
defparam \flags|flags_out~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y23_N54
cyclonev_lcell_comb \logicBox|Selector18~1 (
// Equation(s):
// \logicBox|Selector18~1_combout  = ( \logicBox|Add2~13_sumout  & ( (!\immMux|mux_out[15]~5_combout  & (!\muxSrc|Mux0~4_combout  & ((\Instr_Reg|ImmOut [5]) # (\logicBox|Add1~13_sumout )))) # (\immMux|mux_out[15]~5_combout  & (!\logicBox|Add1~13_sumout  & 
// (\muxSrc|Mux0~4_combout  & !\Instr_Reg|ImmOut [5]))) ) ) # ( !\logicBox|Add2~13_sumout  & ( (!\immMux|mux_out[15]~5_combout  & (\logicBox|Add1~13_sumout  & (!\muxSrc|Mux0~4_combout  & !\Instr_Reg|ImmOut [5]))) # (\immMux|mux_out[15]~5_combout  & 
// (\muxSrc|Mux0~4_combout  & ((!\logicBox|Add1~13_sumout ) # (\Instr_Reg|ImmOut [5])))) ) )

	.dataa(!\logicBox|Add1~13_sumout ),
	.datab(!\immMux|mux_out[15]~5_combout ),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(gnd),
	.dataf(!\logicBox|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~1 .extended_lut = "off";
defparam \logicBox|Selector18~1 .lut_mask = 64'h4203420342C042C0;
defparam \logicBox|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N24
cyclonev_lcell_comb \logicBox|Selector18~0 (
// Equation(s):
// \logicBox|Selector18~0_combout  = ( \logicBox|Add8~13_sumout  & ( \muxSrc|Mux0~4_combout  & ( (!\logicBox|Add5~13_sumout  & (!\immMux|mux_out[15]~5_combout  & (!\Instr_Reg|ImmOut [5] & \Instr_Reg|ImmOut [4]))) ) ) ) # ( !\logicBox|Add8~13_sumout  & ( 
// \muxSrc|Mux0~4_combout  & ( (!\immMux|mux_out[15]~5_combout  & ((!\Instr_Reg|ImmOut [5] & (!\logicBox|Add5~13_sumout  & \Instr_Reg|ImmOut [4])) # (\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [4]))))) ) ) ) # ( \logicBox|Add8~13_sumout  & ( 
// !\muxSrc|Mux0~4_combout  & ( (\immMux|mux_out[15]~5_combout  & ((!\Instr_Reg|ImmOut [5] & (\logicBox|Add5~13_sumout  & \Instr_Reg|ImmOut [4])) # (\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [4]))))) ) ) ) # ( !\logicBox|Add8~13_sumout  & ( 
// !\muxSrc|Mux0~4_combout  & ( (\logicBox|Add5~13_sumout  & (\immMux|mux_out[15]~5_combout  & (!\Instr_Reg|ImmOut [5] & \Instr_Reg|ImmOut [4]))) ) ) )

	.dataa(!\logicBox|Add5~13_sumout ),
	.datab(!\immMux|mux_out[15]~5_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\Instr_Reg|ImmOut [4]),
	.datae(!\logicBox|Add8~13_sumout ),
	.dataf(!\muxSrc|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~0 .extended_lut = "off";
defparam \logicBox|Selector18~0 .lut_mask = 64'h001003100C800080;
defparam \logicBox|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N6
cyclonev_lcell_comb \logicBox|Selector18~2 (
// Equation(s):
// \logicBox|Selector18~2_combout  = ( \logicBox|Selector18~0_combout  & ( (!\Instr_Reg|ImmOut [7] & (\Instr_Reg|ImmOut [4] & (\logicBox|Selector18~1_combout  & \Instr_Reg|ImmOut [6]))) # (\Instr_Reg|ImmOut [7] & (((!\Instr_Reg|ImmOut [6])))) ) ) # ( 
// !\logicBox|Selector18~0_combout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [7] & (\logicBox|Selector18~1_combout  & \Instr_Reg|ImmOut [6]))) ) )

	.dataa(!\Instr_Reg|ImmOut [4]),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\logicBox|Selector18~1_combout ),
	.datad(!\Instr_Reg|ImmOut [6]),
	.datae(gnd),
	.dataf(!\logicBox|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~2 .extended_lut = "off";
defparam \logicBox|Selector18~2 .lut_mask = 64'h0004000433043304;
defparam \logicBox|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N15
cyclonev_lcell_comb \logicBox|Selector18~3 (
// Equation(s):
// \logicBox|Selector18~3_combout  = ( \logicBox|Selector18~2_combout  & ( (!\Instr_Reg|Opcode [5]) # ((!\immMux|mux_out[7]~8_combout  & (\muxSrc|Mux0~4_combout  & !\logicBox|Add10~13_sumout )) # (\immMux|mux_out[7]~8_combout  & (!\muxSrc|Mux0~4_combout  & 
// \logicBox|Add10~13_sumout ))) ) ) # ( !\logicBox|Selector18~2_combout  & ( (\Instr_Reg|Opcode [5] & ((!\immMux|mux_out[7]~8_combout  & (\muxSrc|Mux0~4_combout  & !\logicBox|Add10~13_sumout )) # (\immMux|mux_out[7]~8_combout  & (!\muxSrc|Mux0~4_combout  & 
// \logicBox|Add10~13_sumout )))) ) )

	.dataa(!\immMux|mux_out[7]~8_combout ),
	.datab(!\Instr_Reg|Opcode [5]),
	.datac(!\muxSrc|Mux0~4_combout ),
	.datad(!\logicBox|Add10~13_sumout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector18~3 .extended_lut = "off";
defparam \logicBox|Selector18~3 .lut_mask = 64'h02100210CEDCCEDC;
defparam \logicBox|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y24_N18
cyclonev_lcell_comb \flags|flags_out~17 (
// Equation(s):
// \flags|flags_out~17_combout  = ( \flags|flags_out [2] & ( \logicBox|Selector18~3_combout  & ( ((!\state_machine|state_counter.0010~q ) # ((\flags|flags_out~18_combout  & \Instr_Reg|Opcode [4]))) # (\logicBox|Selector16~0_combout ) ) ) ) # ( 
// !\flags|flags_out [2] & ( \logicBox|Selector18~3_combout  & ( (\state_machine|state_counter.0010~q  & (((\flags|flags_out~18_combout  & \Instr_Reg|Opcode [4])) # (\logicBox|Selector16~0_combout ))) ) ) ) # ( \flags|flags_out [2] & ( 
// !\logicBox|Selector18~3_combout  & ( (!\state_machine|state_counter.0010~q ) # ((\flags|flags_out~18_combout  & \Instr_Reg|Opcode [4])) ) ) ) # ( !\flags|flags_out [2] & ( !\logicBox|Selector18~3_combout  & ( (\state_machine|state_counter.0010~q  & 
// (\flags|flags_out~18_combout  & \Instr_Reg|Opcode [4])) ) ) )

	.dataa(!\logicBox|Selector16~0_combout ),
	.datab(!\state_machine|state_counter.0010~q ),
	.datac(!\flags|flags_out~18_combout ),
	.datad(!\Instr_Reg|Opcode [4]),
	.datae(!\flags|flags_out [2]),
	.dataf(!\logicBox|Selector18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~17 .extended_lut = "off";
defparam \flags|flags_out~17 .lut_mask = 64'h0003CCCF1113DDDF;
defparam \flags|flags_out~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \flags|flags_out[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\flags|flags_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[2] .is_wysiwyg = "true";
defparam \flags|flags_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \state_machine|Mux0~3 (
// Equation(s):
// \state_machine|Mux0~3_combout  = ( \flags|flags_out [3] & ( !\Instr_Reg|instruction [8] $ (((!\flags|flags_out [2]) # (\Instr_Reg|instruction [9]))) ) ) # ( !\flags|flags_out [3] & ( !\Instr_Reg|instruction [8] $ (((!\Instr_Reg|instruction [9] & 
// ((!\flags|flags_out [2]))) # (\Instr_Reg|instruction [9] & (\flags|flags_out [1])))) ) )

	.dataa(!\flags|flags_out [1]),
	.datab(!\Instr_Reg|instruction [9]),
	.datac(!\Instr_Reg|instruction [8]),
	.datad(!\flags|flags_out [2]),
	.datae(gnd),
	.dataf(!\flags|flags_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Mux0~3 .extended_lut = "off";
defparam \state_machine|Mux0~3 .lut_mask = 64'h2DE12DE10FC30FC3;
defparam \state_machine|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N33
cyclonev_lcell_comb \flags|flags_out~2 (
// Equation(s):
// \flags|flags_out~2_combout  = ( \logicBox|Selector16~1_combout  & ( (\flags|flags_out [4]) # (\state_machine|state_counter.0010~q ) ) ) # ( !\logicBox|Selector16~1_combout  & ( (!\state_machine|state_counter.0010~q  & \flags|flags_out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_machine|state_counter.0010~q ),
	.datad(!\flags|flags_out [4]),
	.datae(gnd),
	.dataf(!\logicBox|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flags|flags_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flags|flags_out~2 .extended_lut = "off";
defparam \flags|flags_out~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flags|flags_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N34
dffeas \flags|flags_out[4] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\flags|flags_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flags|flags_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flags|flags_out[4] .is_wysiwyg = "true";
defparam \flags|flags_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \state_machine|Mux0~1 (
// Equation(s):
// \state_machine|Mux0~1_combout  = ( \flags|flags_out [4] & ( !\Instr_Reg|instruction [8] $ (((!\flags|flags_out [1] & !\Instr_Reg|instruction [9]))) ) ) # ( !\flags|flags_out [4] & ( !\Instr_Reg|instruction [8] $ (((!\flags|flags_out [1]) # 
// (\Instr_Reg|instruction [9]))) ) )

	.dataa(!\flags|flags_out [1]),
	.datab(gnd),
	.datac(!\Instr_Reg|instruction [9]),
	.datad(!\Instr_Reg|instruction [8]),
	.datae(gnd),
	.dataf(!\flags|flags_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Mux0~1 .extended_lut = "off";
defparam \state_machine|Mux0~1 .lut_mask = 64'h50AF50AF5FA05FA0;
defparam \state_machine|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \state_machine|Mux0~5 (
// Equation(s):
// \state_machine|Mux0~5_combout  = ( \state_machine|Mux0~3_combout  & ( \state_machine|Mux0~1_combout  & ( (!\Instr_Reg|instruction [10]) # ((!\Instr_Reg|instruction [11] & (\state_machine|Mux0~2_combout )) # (\Instr_Reg|instruction [11] & 
// ((\state_machine|Mux0~4_combout )))) ) ) ) # ( !\state_machine|Mux0~3_combout  & ( \state_machine|Mux0~1_combout  & ( (!\Instr_Reg|instruction [10] & (((!\Instr_Reg|instruction [11])))) # (\Instr_Reg|instruction [10] & ((!\Instr_Reg|instruction [11] & 
// (\state_machine|Mux0~2_combout )) # (\Instr_Reg|instruction [11] & ((\state_machine|Mux0~4_combout ))))) ) ) ) # ( \state_machine|Mux0~3_combout  & ( !\state_machine|Mux0~1_combout  & ( (!\Instr_Reg|instruction [10] & (((\Instr_Reg|instruction [11])))) # 
// (\Instr_Reg|instruction [10] & ((!\Instr_Reg|instruction [11] & (\state_machine|Mux0~2_combout )) # (\Instr_Reg|instruction [11] & ((\state_machine|Mux0~4_combout ))))) ) ) ) # ( !\state_machine|Mux0~3_combout  & ( !\state_machine|Mux0~1_combout  & ( 
// (\Instr_Reg|instruction [10] & ((!\Instr_Reg|instruction [11] & (\state_machine|Mux0~2_combout )) # (\Instr_Reg|instruction [11] & ((\state_machine|Mux0~4_combout ))))) ) ) )

	.dataa(!\state_machine|Mux0~2_combout ),
	.datab(!\Instr_Reg|instruction [10]),
	.datac(!\state_machine|Mux0~4_combout ),
	.datad(!\Instr_Reg|instruction [11]),
	.datae(!\state_machine|Mux0~3_combout ),
	.dataf(!\state_machine|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Mux0~5 .extended_lut = "off";
defparam \state_machine|Mux0~5 .lut_mask = 64'h110311CFDD03DDCF;
defparam \state_machine|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \prog_count|Add0~1 (
// Equation(s):
// \prog_count|Add0~1_sumout  = SUM(( \prog_count|PC [15] ) + ( (\state_machine|Mux0~5_combout  & (\Instr_Reg|ImmOut [7] & \state_machine|state_counter.0110~q )) ) + ( \prog_count|Add0~6  ))

	.dataa(!\state_machine|Mux0~5_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\prog_count|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0110~q ),
	.datag(gnd),
	.cin(\prog_count|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\prog_count|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prog_count|Add0~1 .extended_lut = "off";
defparam \prog_count|Add0~1 .lut_mask = 64'h0000FFEE00000F0F;
defparam \prog_count|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N47
dffeas \prog_count|PC[15] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\prog_count|Add0~1_sumout ),
	.asdata(\muxSrc|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(\prog_count|PC~1_combout ),
	.ena(!\prog_count|PC[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_count|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_count|PC[15] .is_wysiwyg = "true";
defparam \prog_count|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N9
cyclonev_lcell_comb \LScntl|mux_out[15]~0 (
// Equation(s):
// \LScntl|mux_out[15]~0_combout  = ( \muxDst|Mux0~4_combout  & ( (\state_machine|WideOr2~combout ) # (\prog_count|PC [15]) ) ) # ( !\muxDst|Mux0~4_combout  & ( (\prog_count|PC [15] & !\state_machine|WideOr2~combout ) ) )

	.dataa(!\prog_count|PC [15]),
	.datab(gnd),
	.datac(!\state_machine|WideOr2~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[15]~0 .extended_lut = "off";
defparam \LScntl|mux_out[15]~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \LScntl|mux_out[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y20_N55
dffeas \memory|ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LScntl|mux_out[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026AAA005";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a109~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a93~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a125~portadataout ))) ) ) 
// ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a109~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a93~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a109~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a93~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a109~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a93~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000801000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060094A48410000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000004949494949494949494949494949498C0112380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004005000000000000000000000000000000000000000000000000000000000000218B00000000000000000000000000000000000000000000000000000000000020C500000000000000000000000000000000000000000000000000000000000002E4";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux2~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a45~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1] & \memory|ram_rtl_0|auto_generated|ram_block1a45~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1]) # (\memory|ram_rtl_0|auto_generated|ram_block1a45~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_a [1] & \memory|ram_rtl_0|auto_generated|ram_block1a45~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [2] & 
// \memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l2_w13_n1_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N27
cyclonev_lcell_comb \state_machine|Equal4~0 (
// Equation(s):
// \state_machine|Equal4~0_combout  = ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout  & 
// \memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w14_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Equal4~0 .extended_lut = "off";
defparam \state_machine|Equal4~0 .lut_mask = 64'h00F000F000000000;
defparam \state_machine|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \state_machine|state_counter~21 (
// Equation(s):
// \state_machine|state_counter~21_combout  = ( \state_machine|Equal4~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( (!\rst~input_o  & (\state_machine|Equal2~0_combout  & (\state_machine|state_counter.0001~q  & 
// !\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\state_machine|Equal2~0_combout ),
	.datac(!\state_machine|state_counter.0001~q ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\state_machine|Equal4~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~21 .extended_lut = "off";
defparam \state_machine|state_counter~21 .lut_mask = 64'h0000000000000200;
defparam \state_machine|state_counter~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N56
dffeas \state_machine|state_counter.0011 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\state_machine|state_counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0011 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N51
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout  = ( !\LScntl|mux_out[14]~1_combout  & ( (\state_machine|state_counter.0011~q  & (!\LScntl|mux_out[15]~0_combout  & \LScntl|mux_out[13]~2_combout )) ) )

	.dataa(!\state_machine|state_counter.0011~q ),
	.datab(!\LScntl|mux_out[15]~0_combout ),
	.datac(gnd),
	.datad(!\LScntl|mux_out[13]~2_combout ),
	.datae(gnd),
	.dataf(!\LScntl|mux_out[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .lut_mask = 64'h0044004400000000;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002809000000000000000000000000000000000000000000000000000000000000011800000000000000000000000000000000000000000000000000000000002800040000000000000000000000000000000000000000000000000004000000000004";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201D08403C00000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000018A8A8A8A88888888888888888888883AC6040C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001400C100000000000000000000000000000000000000000000000000000000000042410000000000000000000000000000000000000000000000000000000000004D210000000000000000000000000000000000000000000000000000000002739F08";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] 
// & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a39~portadataout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \memory|ram_rtl_0|auto_generated|ram_block1a39~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout  & (\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a39~portadataout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a55~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout  & (\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// \memory|ram_rtl_0|auto_generated|ram_block1a39~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "3C00000000000000000000000000003C0F03C0F03C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F03C00000000000000000000000000003C0F03C0F03C0000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0F03C0F03C00000000000000000000000000003C0F03C0F03C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026AAA005";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux8~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\memory|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000003C000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N51
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a103~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0]) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a87~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a119~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N39
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_a 
// [2] & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\memory|ram_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|mux4|l2_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w7_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h555500005555FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N48
cyclonev_lcell_comb \state_machine|state_counter~20 (
// Equation(s):
// \state_machine|state_counter~20_combout  = ( \state_machine|Equal4~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( (!\rst~input_o  & (\state_machine|Equal2~0_combout  & 
// (\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \state_machine|state_counter.0001~q ))) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\state_machine|Equal2~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\state_machine|state_counter.0001~q ),
	.datae(!\state_machine|Equal4~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~20 .extended_lut = "off";
defparam \state_machine|state_counter~20 .lut_mask = 64'h0000000000000002;
defparam \state_machine|state_counter~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N50
dffeas \state_machine|state_counter.0111 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\state_machine|state_counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0111 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N57
cyclonev_lcell_comb \state_machine|WideOr2 (
// Equation(s):
// \state_machine|WideOr2~combout  = ( !\state_machine|state_counter.0111~q  & ( (!\state_machine|state_counter.0001~q  & \state_machine|state_counter.0000~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_machine|state_counter.0001~q ),
	.datad(!\state_machine|state_counter.0000~q ),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|WideOr2 .extended_lut = "off";
defparam \state_machine|WideOr2 .lut_mask = 64'h00F000F000000000;
defparam \state_machine|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N0
cyclonev_lcell_comb \LScntl|mux_out[13]~2 (
// Equation(s):
// \LScntl|mux_out[13]~2_combout  = ( \muxDst|Mux2~4_combout  & ( (\prog_count|PC [13]) # (\state_machine|WideOr2~combout ) ) ) # ( !\muxDst|Mux2~4_combout  & ( (!\state_machine|WideOr2~combout  & \prog_count|PC [13]) ) )

	.dataa(gnd),
	.datab(!\state_machine|WideOr2~combout ),
	.datac(!\prog_count|PC [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\muxDst|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LScntl|mux_out[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LScntl|mux_out[13]~2 .extended_lut = "off";
defparam \LScntl|mux_out[13]~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \LScntl|mux_out[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N21
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout  = ( \state_machine|state_counter.0011~q  & ( (\LScntl|mux_out[13]~2_combout  & (\LScntl|mux_out[15]~0_combout  & \LScntl|mux_out[14]~1_combout )) ) )

	.dataa(!\LScntl|mux_out[13]~2_combout ),
	.datab(!\LScntl|mux_out[15]~0_combout ),
	.datac(gnd),
	.datad(!\LScntl|mux_out[14]~1_combout ),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAA6AAA005";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [0]) # ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a127~portadataout ))) ) ) 
// ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((!\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_a [1])))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a111~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a79~portadataout  & ( (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a127~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \memory|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\muxSrc|Mux0~4_combout }),
	.portaaddr({\LScntl|mux_out[12]~15_combout ,\LScntl|mux_out[11]~14_combout ,\LScntl|mux_out[10]~13_combout ,\LScntl|mux_out[9]~12_combout ,\LScntl|mux_out[8]~11_combout ,\LScntl|mux_out[7]~10_combout ,\LScntl|mux_out[6]~9_combout ,\LScntl|mux_out[5]~8_combout ,
\LScntl|mux_out[4]~7_combout ,\LScntl|mux_out[3]~6_combout ,\LScntl|mux_out[2]~5_combout ,\LScntl|mux_out[1]~4_combout ,\LScntl|mux_out[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\screener|addr_gen|ram_addr [12],\screener|addr_gen|ram_addr [11],\screener|addr_gen|ram_addr [10],\screener|addr_gen|ram_addr [9],\screener|addr_gen|ram_addr [8],\screener|addr_gen|ram_addr [7],\screener|addr_gen|ram_addr [6],\screener|addr_gen|ram_addr [5],\screener|addr_gen|ram_addr [4],
\screener|addr_gen|ram_addr [3],\screener|addr_gen|ram_addr [2],\screener|addr_gen|ram_addr [1],\screener|addr_gen|ram_addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/lab4.ram0_bram_337df6.hdl.mif";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "bram:memory|altsyncram:ram_rtl_0|altsyncram_qq42:auto_generated|ALTSYNCRAM";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009AB000000000000000000000000000000000000000000000000000000000000008300000000000000000000000000000000000000000000000000000000000A00070000000000000000000000000000000000000000000000000000000000000007";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E40B5AD87F0000000000000000000000000000000000000000000000000000000000000000";
defparam \memory|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000005B5B5B5B5B5B5B5B5B5B5B5B5B5B5B8C01327F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D00D000000000000000000000000000000000000000000000000000000000000259B00000000000000000000000000000000000000000000000000000000000022CD00000000000000000000000000000000000000000000000000000000010843F7";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a 
// [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a47~portadataout )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( \memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_a [0]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout )))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a47~portadataout )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout ))) # (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a47~portadataout )) # (\memory|ram_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a63~portadataout  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (\memory|ram_rtl_0|auto_generated|address_reg_a [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_a [1] & (!\memory|ram_rtl_0|auto_generated|address_reg_a [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a47~portadataout )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N57
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_a [2]) # 
// (\memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout  & 
// \memory|ram_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|mux4|l2_w15_n1_mux_dataout~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N3
cyclonev_lcell_comb \state_machine|Equal2~0 (
// Equation(s):
// \state_machine|Equal2~0_combout  = ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( 
// !\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w15_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|Equal2~0 .extended_lut = "off";
defparam \state_machine|Equal2~0 .lut_mask = 64'hF0F0000000000000;
defparam \state_machine|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N18
cyclonev_lcell_comb \state_machine|state_counter~19 (
// Equation(s):
// \state_machine|state_counter~19_combout  = ( \state_machine|Equal4~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  & ( (!\rst~input_o  & (\state_machine|Equal2~0_combout  & 
// (!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & \state_machine|state_counter.0001~q ))) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\state_machine|Equal2~0_combout ),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\state_machine|state_counter.0001~q ),
	.datae(!\state_machine|Equal4~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~19 .extended_lut = "off";
defparam \state_machine|state_counter~19 .lut_mask = 64'h0000002000000000;
defparam \state_machine|state_counter~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y24_N20
dffeas \state_machine|state_counter.0100 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\state_machine|state_counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0100 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N21
cyclonev_lcell_comb \state_machine|state_counter~16 (
// Equation(s):
// \state_machine|state_counter~16_combout  = ( \state_machine|state_counter.0100~q  & ( !\rst~input_o  ) )

	.dataa(gnd),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_machine|state_counter.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_machine|state_counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_machine|state_counter~16 .extended_lut = "off";
defparam \state_machine|state_counter~16 .lut_mask = 64'h00000000CCCCCCCC;
defparam \state_machine|state_counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N26
dffeas \state_machine|state_counter.0101 (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state_machine|state_counter~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_machine|state_counter.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_machine|state_counter.0101 .is_wysiwyg = "true";
defparam \state_machine|state_counter.0101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N18
cyclonev_lcell_comb \logicBox|Selector3~8 (
// Equation(s):
// \logicBox|Selector3~8_combout  = ( \logicBox|Add3~1_sumout  & ( (!\Instr_Reg|Opcode [7] & ((\Instr_Reg|Opcode [6]))) # (\Instr_Reg|Opcode [7] & (\logicBox|Add6~1_sumout  & !\Instr_Reg|Opcode [6])) ) ) # ( !\logicBox|Add3~1_sumout  & ( (\Instr_Reg|Opcode 
// [7] & (\logicBox|Add6~1_sumout  & !\Instr_Reg|Opcode [6])) ) )

	.dataa(!\Instr_Reg|Opcode [7]),
	.datab(gnd),
	.datac(!\logicBox|Add6~1_sumout ),
	.datad(!\Instr_Reg|Opcode [6]),
	.datae(gnd),
	.dataf(!\logicBox|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~8 .extended_lut = "off";
defparam \logicBox|Selector3~8 .lut_mask = 64'h0500050005AA05AA;
defparam \logicBox|Selector3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N48
cyclonev_lcell_comb \logicBox|Selector3~9 (
// Equation(s):
// \logicBox|Selector3~9_combout  = ( \logicBox|Add4~1_sumout  & ( (!\Instr_Reg|Opcode [7] & (((\muxSrc|Mux3~4_combout ) # (\Instr_Reg|Opcode [6])))) # (\Instr_Reg|Opcode [7] & (\immMux|mux_out[4]~7_combout  & (\Instr_Reg|Opcode [6]))) ) ) # ( 
// !\logicBox|Add4~1_sumout  & ( (!\Instr_Reg|Opcode [7] & (((!\Instr_Reg|Opcode [6] & \muxSrc|Mux3~4_combout )))) # (\Instr_Reg|Opcode [7] & (\immMux|mux_out[4]~7_combout  & (\Instr_Reg|Opcode [6]))) ) )

	.dataa(!\immMux|mux_out[4]~7_combout ),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\Instr_Reg|Opcode [6]),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~9 .extended_lut = "off";
defparam \logicBox|Selector3~9 .lut_mask = 64'h01C101C10DCD0DCD;
defparam \logicBox|Selector3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N54
cyclonev_lcell_comb \logicBox|Selector3~7 (
// Equation(s):
// \logicBox|Selector3~7_combout  = ( \logicBox|Add10~1_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\Instr_Reg|Opcode [7]) # (\muxSrc|Mux3~4_combout )))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & (\logicBox|Add0~1_sumout )) # (\Instr_Reg|Opcode [7] 
// & ((\muxSrc|Mux3~4_combout ))))) ) ) # ( !\logicBox|Add10~1_sumout  & ( (!\Instr_Reg|Opcode [6] & (((\muxSrc|Mux3~4_combout  & !\Instr_Reg|Opcode [7])))) # (\Instr_Reg|Opcode [6] & ((!\Instr_Reg|Opcode [7] & (\logicBox|Add0~1_sumout )) # 
// (\Instr_Reg|Opcode [7] & ((\muxSrc|Mux3~4_combout ))))) ) )

	.dataa(!\logicBox|Add0~1_sumout ),
	.datab(!\Instr_Reg|Opcode [6]),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(gnd),
	.dataf(!\logicBox|Add10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~7 .extended_lut = "off";
defparam \logicBox|Selector3~7 .lut_mask = 64'h1D031D031DCF1DCF;
defparam \logicBox|Selector3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N6
cyclonev_lcell_comb \logicBox|Selector3~5 (
// Equation(s):
// \logicBox|Selector3~5_combout  = ( \flags|flags_out[0]~0_combout  & ( \logicBox|Add8~1_sumout  & ( (!\Instr_Reg|ImmOut [4]) # ((\logicBox|Add5~1_sumout  & !\Instr_Reg|ImmOut [5])) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( \logicBox|Add8~1_sumout  & ( 
// \muxSrc|Mux3~4_combout  ) ) ) # ( \flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~1_sumout  & ( (\logicBox|Add5~1_sumout  & (\Instr_Reg|ImmOut [4] & !\Instr_Reg|ImmOut [5])) ) ) ) # ( !\flags|flags_out[0]~0_combout  & ( !\logicBox|Add8~1_sumout  & ( 
// \muxSrc|Mux3~4_combout  ) ) )

	.dataa(!\logicBox|Add5~1_sumout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\Instr_Reg|ImmOut [5]),
	.datae(!\flags|flags_out[0]~0_combout ),
	.dataf(!\logicBox|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~5 .extended_lut = "off";
defparam \logicBox|Selector3~5 .lut_mask = 64'h0F0F11000F0FDDCC;
defparam \logicBox|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N36
cyclonev_lcell_comb \logicBox|Selector3~21 (
// Equation(s):
// \logicBox|Selector3~21_combout  = ( \muxSrc|Mux3~4_combout  & ( \logicBox|Add1~1_sumout  & ( (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [5] $ (\immMux|mux_out[12]~0_combout )))) ) ) ) # ( !\muxSrc|Mux3~4_combout  & ( 
// \logicBox|Add1~1_sumout  & ( (!\Instr_Reg|ImmOut [5] & ((!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|ImmOut [6])))) # (\Instr_Reg|ImmOut [5] & (((!\Instr_Reg|ImmOut [6] & !\immMux|mux_out[12]~0_combout )))) ) ) ) # ( \muxSrc|Mux3~4_combout  & ( 
// !\logicBox|Add1~1_sumout  & ( (!\Instr_Reg|ImmOut [4] & (\Instr_Reg|ImmOut [5] & (\Instr_Reg|ImmOut [6]))) # (\Instr_Reg|ImmOut [4] & (!\Instr_Reg|ImmOut [5] $ (((!\Instr_Reg|ImmOut [6] & \immMux|mux_out[12]~0_combout ))))) ) ) ) # ( 
// !\muxSrc|Mux3~4_combout  & ( !\logicBox|Add1~1_sumout  & ( (!\Instr_Reg|ImmOut [5]) # ((!\Instr_Reg|ImmOut [6] & ((!\immMux|mux_out[12]~0_combout ))) # (\Instr_Reg|ImmOut [6] & (!\Instr_Reg|ImmOut [4]))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\Instr_Reg|ImmOut [6]),
	.datad(!\immMux|mux_out[12]~0_combout ),
	.datae(!\muxSrc|Mux3~4_combout ),
	.dataf(!\logicBox|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~21 .extended_lut = "off";
defparam \logicBox|Selector3~21 .lut_mask = 64'hFEAE2616F8A82010;
defparam \logicBox|Selector3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N0
cyclonev_lcell_comb \logicBox|ShiftLeft0~0 (
// Equation(s):
// \logicBox|ShiftLeft0~0_combout  = ( \muxSrc|Mux5~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout ) # (\muxSrc|Mux6~4_combout ) ) ) ) # ( !\muxSrc|Mux5~4_combout  & ( \immMux|mux_out[1]~2_combout  & ( (\muxSrc|Mux6~4_combout 
//  & \immMux|mux_out[0]~1_combout ) ) ) ) # ( \muxSrc|Mux5~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux3~4_combout ))) # (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux4~4_combout )) ) ) ) # ( 
// !\muxSrc|Mux5~4_combout  & ( !\immMux|mux_out[1]~2_combout  & ( (!\immMux|mux_out[0]~1_combout  & ((\muxSrc|Mux3~4_combout ))) # (\immMux|mux_out[0]~1_combout  & (\muxSrc|Mux4~4_combout )) ) ) )

	.dataa(!\muxSrc|Mux6~4_combout ),
	.datab(!\muxSrc|Mux4~4_combout ),
	.datac(!\immMux|mux_out[0]~1_combout ),
	.datad(!\muxSrc|Mux3~4_combout ),
	.datae(!\muxSrc|Mux5~4_combout ),
	.dataf(!\immMux|mux_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~0 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \logicBox|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N54
cyclonev_lcell_comb \logicBox|ShiftLeft0~4 (
// Equation(s):
// \logicBox|ShiftLeft0~4_combout  = ( \logicBox|ShiftLeft0~2_combout  & ( \logicBox|ShiftLeft0~0_combout  & ( (!\immMux|mux_out[3]~3_combout ) # ((!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~1_combout ))) # (\immMux|mux_out[2]~4_combout  & 
// (\logicBox|ShiftLeft0~3_combout ))) ) ) ) # ( !\logicBox|ShiftLeft0~2_combout  & ( \logicBox|ShiftLeft0~0_combout  & ( (!\immMux|mux_out[3]~3_combout  & (((!\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[3]~3_combout  & 
// ((!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~1_combout ))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~3_combout )))) ) ) ) # ( \logicBox|ShiftLeft0~2_combout  & ( !\logicBox|ShiftLeft0~0_combout  & ( 
// (!\immMux|mux_out[3]~3_combout  & (((\immMux|mux_out[2]~4_combout )))) # (\immMux|mux_out[3]~3_combout  & ((!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~1_combout ))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~3_combout )))) ) ) ) 
// # ( !\logicBox|ShiftLeft0~2_combout  & ( !\logicBox|ShiftLeft0~0_combout  & ( (\immMux|mux_out[3]~3_combout  & ((!\immMux|mux_out[2]~4_combout  & ((\logicBox|ShiftLeft0~1_combout ))) # (\immMux|mux_out[2]~4_combout  & (\logicBox|ShiftLeft0~3_combout )))) 
// ) ) )

	.dataa(!\immMux|mux_out[3]~3_combout ),
	.datab(!\logicBox|ShiftLeft0~3_combout ),
	.datac(!\immMux|mux_out[2]~4_combout ),
	.datad(!\logicBox|ShiftLeft0~1_combout ),
	.datae(!\logicBox|ShiftLeft0~2_combout ),
	.dataf(!\logicBox|ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|ShiftLeft0~4 .extended_lut = "off";
defparam \logicBox|ShiftLeft0~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \logicBox|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N12
cyclonev_lcell_comb \logicBox|Selector3~1 (
// Equation(s):
// \logicBox|Selector3~1_combout  = ( \logicBox|ShiftRight3~0_combout  & ( \logicBox|Selector3~0_combout  & ( (\Instr_Reg|Opcode [7] & ((\Instr_Reg|ImmOut [4]) # (\logicBox|ShiftLeft0~4_combout ))) ) ) ) # ( !\logicBox|ShiftRight3~0_combout  & ( 
// \logicBox|Selector3~0_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & (\logicBox|ShiftLeft0~4_combout )) # (\Instr_Reg|ImmOut [4] & ((!\phoneCntl|mux_out[13]~0_combout ))))) ) ) ) # ( \logicBox|ShiftRight3~0_combout  & ( 
// !\logicBox|Selector3~0_combout  & ( (\Instr_Reg|Opcode [7] & ((!\Instr_Reg|ImmOut [4] & (\logicBox|ShiftLeft0~4_combout )) # (\Instr_Reg|ImmOut [4] & ((\phoneCntl|mux_out[13]~0_combout ))))) ) ) ) # ( !\logicBox|ShiftRight3~0_combout  & ( 
// !\logicBox|Selector3~0_combout  & ( (\logicBox|ShiftLeft0~4_combout  & (!\Instr_Reg|ImmOut [4] & \Instr_Reg|Opcode [7])) ) ) )

	.dataa(!\logicBox|ShiftLeft0~4_combout ),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\phoneCntl|mux_out[13]~0_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|ShiftRight3~0_combout ),
	.dataf(!\logicBox|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~1 .extended_lut = "off";
defparam \logicBox|Selector3~1 .lut_mask = 64'h0044004700740077;
defparam \logicBox|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y24_N15
cyclonev_lcell_comb \logicBox|Selector3~20 (
// Equation(s):
// \logicBox|Selector3~20_combout  = ( \logicBox|Selector3~2_combout  & ( (\logicBox|ShiftRight2~0_combout  & \logicBox|Selector4~0_combout ) ) ) # ( !\logicBox|Selector3~2_combout  & ( (\logicBox|Selector4~0_combout  & (\Instr_Reg|ImmOut [5] & 
// \muxSrc|Mux0~4_combout )) ) )

	.dataa(!\logicBox|ShiftRight2~0_combout ),
	.datab(!\logicBox|Selector4~0_combout ),
	.datac(!\Instr_Reg|ImmOut [5]),
	.datad(!\muxSrc|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\logicBox|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~20 .extended_lut = "off";
defparam \logicBox|Selector3~20 .lut_mask = 64'h0003000311111111;
defparam \logicBox|Selector3~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N24
cyclonev_lcell_comb \logicBox|Selector3~22 (
// Equation(s):
// \logicBox|Selector3~22_combout  = ( \logicBox|Selector3~21_combout  & ( \logicBox|Selector3~20_combout  & ( \Instr_Reg|ImmOut [6] ) ) ) # ( !\logicBox|Selector3~21_combout  & ( \logicBox|Selector3~20_combout  & ( (!\Instr_Reg|Opcode [7]) # 
// (\Instr_Reg|ImmOut [6]) ) ) ) # ( \logicBox|Selector3~21_combout  & ( !\logicBox|Selector3~20_combout  & ( (\Instr_Reg|ImmOut [6] & (\logicBox|ShiftLeft0~4_combout  & \logicBox|Selector3~3_combout )) ) ) ) # ( !\logicBox|Selector3~21_combout  & ( 
// !\logicBox|Selector3~20_combout  & ( (!\Instr_Reg|Opcode [7]) # ((\Instr_Reg|ImmOut [6] & (\logicBox|ShiftLeft0~4_combout  & \logicBox|Selector3~3_combout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|ShiftLeft0~4_combout ),
	.datad(!\logicBox|Selector3~3_combout ),
	.datae(!\logicBox|Selector3~21_combout ),
	.dataf(!\logicBox|Selector3~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~22 .extended_lut = "off";
defparam \logicBox|Selector3~22 .lut_mask = 64'hCCCD0005DDDD5555;
defparam \logicBox|Selector3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N30
cyclonev_lcell_comb \logicBox|Selector3~23 (
// Equation(s):
// \logicBox|Selector3~23_combout  = ( \logicBox|Selector3~21_combout  & ( \logicBox|Selector3~22_combout  & ( (!\Instr_Reg|ImmOut [4]) # ((\muxSrc|Mux3~4_combout  & \Instr_Reg|Opcode [7])) ) ) ) # ( !\logicBox|Selector3~21_combout  & ( 
// \logicBox|Selector3~22_combout  & ( (!\Instr_Reg|ImmOut [4]) # ((!\Instr_Reg|Opcode [7] & (!\Instr_Reg|ImmOut [5])) # (\Instr_Reg|Opcode [7] & ((\muxSrc|Mux3~4_combout )))) ) ) ) # ( \logicBox|Selector3~21_combout  & ( !\logicBox|Selector3~22_combout  & ( 
// (\Instr_Reg|ImmOut [4] & (\muxSrc|Mux3~4_combout  & \Instr_Reg|Opcode [7])) ) ) ) # ( !\logicBox|Selector3~21_combout  & ( !\logicBox|Selector3~22_combout  & ( (\Instr_Reg|ImmOut [4] & ((!\Instr_Reg|Opcode [7] & (!\Instr_Reg|ImmOut [5])) # 
// (\Instr_Reg|Opcode [7] & ((\muxSrc|Mux3~4_combout ))))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [5]),
	.datab(!\Instr_Reg|ImmOut [4]),
	.datac(!\muxSrc|Mux3~4_combout ),
	.datad(!\Instr_Reg|Opcode [7]),
	.datae(!\logicBox|Selector3~21_combout ),
	.dataf(!\logicBox|Selector3~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~23 .extended_lut = "off";
defparam \logicBox|Selector3~23 .lut_mask = 64'h22030003EECFCCCF;
defparam \logicBox|Selector3~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N0
cyclonev_lcell_comb \logicBox|Selector3~4 (
// Equation(s):
// \logicBox|Selector3~4_combout  = ( \logicBox|Add2~1_sumout  & ( \logicBox|Selector3~23_combout  & ( (((!\Instr_Reg|Opcode [7] & !\logicBox|Selector3~21_combout )) # (\logicBox|Selector3~1_combout )) # (\Instr_Reg|ImmOut [6]) ) ) ) # ( 
// !\logicBox|Add2~1_sumout  & ( \logicBox|Selector3~23_combout  & ( (((!\Instr_Reg|Opcode [7] & !\logicBox|Selector3~21_combout )) # (\logicBox|Selector3~1_combout )) # (\Instr_Reg|ImmOut [6]) ) ) ) # ( \logicBox|Add2~1_sumout  & ( 
// !\logicBox|Selector3~23_combout  & ( (!\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|Opcode [7] & !\logicBox|Selector3~21_combout )) # (\logicBox|Selector3~1_combout ))) # (\Instr_Reg|ImmOut [6] & (!\Instr_Reg|Opcode [7] & (!\logicBox|Selector3~21_combout ))) ) 
// ) ) # ( !\logicBox|Add2~1_sumout  & ( !\logicBox|Selector3~23_combout  & ( (!\Instr_Reg|ImmOut [6] & (((!\Instr_Reg|Opcode [7] & !\logicBox|Selector3~21_combout )) # (\logicBox|Selector3~1_combout ))) ) ) )

	.dataa(!\Instr_Reg|ImmOut [6]),
	.datab(!\Instr_Reg|Opcode [7]),
	.datac(!\logicBox|Selector3~21_combout ),
	.datad(!\logicBox|Selector3~1_combout ),
	.datae(!\logicBox|Add2~1_sumout ),
	.dataf(!\logicBox|Selector3~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~4 .extended_lut = "off";
defparam \logicBox|Selector3~4 .lut_mask = 64'h80AAC0EAD5FFD5FF;
defparam \logicBox|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N18
cyclonev_lcell_comb \logicBox|Selector3~28 (
// Equation(s):
// \logicBox|Selector3~28_combout  = ( !\Instr_Reg|Opcode [6] & ( ((!\Instr_Reg|ImmOut [7] & (\logicBox|Selector3~4_combout )) # (\Instr_Reg|ImmOut [7] & (((\logicBox|Selector3~5_combout ))))) ) ) # ( \Instr_Reg|Opcode [6] & ( (!\Instr_Reg|ImmOut [7] & 
// ((!\logicBox|Selector3~6_combout  & (((\immMux|mux_out[12]~0_combout )))) # (\logicBox|Selector3~6_combout  & (\muxSrc|Mux3~4_combout )))) # (\Instr_Reg|ImmOut [7] & (\muxSrc|Mux3~4_combout )) ) )

	.dataa(!\muxSrc|Mux3~4_combout ),
	.datab(!\Instr_Reg|ImmOut [7]),
	.datac(!\immMux|mux_out[12]~0_combout ),
	.datad(!\logicBox|Selector3~6_combout ),
	.datae(!\Instr_Reg|Opcode [6]),
	.dataf(!\logicBox|Selector3~5_combout ),
	.datag(!\logicBox|Selector3~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~28 .extended_lut = "on";
defparam \logicBox|Selector3~28 .lut_mask = 64'h0C0C1D553F3F1D55;
defparam \logicBox|Selector3~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N42
cyclonev_lcell_comb \logicBox|Selector3~10 (
// Equation(s):
// \logicBox|Selector3~10_combout  = ( \logicBox|Selector3~7_combout  & ( \logicBox|Selector3~28_combout  & ( (!\Instr_Reg|Opcode [4]) # ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector3~8_combout )) # (\Instr_Reg|Opcode [5] & ((\logicBox|Selector3~9_combout 
// )))) ) ) ) # ( !\logicBox|Selector3~7_combout  & ( \logicBox|Selector3~28_combout  & ( (!\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode [4]) # ((\logicBox|Selector3~8_combout )))) # (\Instr_Reg|Opcode [5] & (\Instr_Reg|Opcode [4] & 
// ((\logicBox|Selector3~9_combout )))) ) ) ) # ( \logicBox|Selector3~7_combout  & ( !\logicBox|Selector3~28_combout  & ( (!\Instr_Reg|Opcode [5] & (\Instr_Reg|Opcode [4] & (\logicBox|Selector3~8_combout ))) # (\Instr_Reg|Opcode [5] & ((!\Instr_Reg|Opcode 
// [4]) # ((\logicBox|Selector3~9_combout )))) ) ) ) # ( !\logicBox|Selector3~7_combout  & ( !\logicBox|Selector3~28_combout  & ( (\Instr_Reg|Opcode [4] & ((!\Instr_Reg|Opcode [5] & (\logicBox|Selector3~8_combout )) # (\Instr_Reg|Opcode [5] & 
// ((\logicBox|Selector3~9_combout ))))) ) ) )

	.dataa(!\Instr_Reg|Opcode [5]),
	.datab(!\Instr_Reg|Opcode [4]),
	.datac(!\logicBox|Selector3~8_combout ),
	.datad(!\logicBox|Selector3~9_combout ),
	.datae(!\logicBox|Selector3~7_combout ),
	.dataf(!\logicBox|Selector3~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\logicBox|Selector3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \logicBox|Selector3~10 .extended_lut = "off";
defparam \logicBox|Selector3~10 .lut_mask = 64'h021346578A9BCEDF;
defparam \logicBox|Selector3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N18
cyclonev_lcell_comb \phoneCntl|mux_out[12]~2 (
// Equation(s):
// \phoneCntl|mux_out[12]~2_combout  = ( \logicBox|Selector3~10_combout  & ( (!\state_machine|state_counter.1000~q  & ((!\state_machine|state_counter.0101~q ) # (\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ))) ) ) # ( 
// !\logicBox|Selector3~10_combout  & ( (\state_machine|state_counter.0101~q  & (\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout  & !\state_machine|state_counter.1000~q )) ) )

	.dataa(!\state_machine|state_counter.0101~q ),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux4|l3_w12_n0_mux_dataout~0_combout ),
	.datad(!\state_machine|state_counter.1000~q ),
	.datae(gnd),
	.dataf(!\logicBox|Selector3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phoneCntl|mux_out[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phoneCntl|mux_out[12]~2 .extended_lut = "off";
defparam \phoneCntl|mux_out[12]~2 .lut_mask = 64'h05000500AF00AF00;
defparam \phoneCntl|mux_out[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y23_N38
dffeas \registers|r[13][12] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\phoneCntl|mux_out[12]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\registers|r[13][9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|r[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|r[13][12] .is_wysiwyg = "true";
defparam \registers|r[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N54
cyclonev_lcell_comb \seg4|WideOr6~0 (
// Equation(s):
// \seg4|WideOr6~0_combout  = (!\registers|r[13][12]~q  & ((!\registers|r[13][15]~q  $ (!\registers|r[13][14]~q )) # (\registers|r[13][13]~q ))) # (\registers|r[13][12]~q  & ((!\registers|r[13][14]~q  $ (!\registers|r[13][13]~q )) # (\registers|r[13][15]~q 
// )))

	.dataa(!\registers|r[13][12]~q ),
	.datab(!\registers|r[13][15]~q ),
	.datac(!\registers|r[13][14]~q ),
	.datad(!\registers|r[13][13]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr6~0 .extended_lut = "off";
defparam \seg4|WideOr6~0 .lut_mask = 64'h3DFB3DFB3DFB3DFB;
defparam \seg4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N57
cyclonev_lcell_comb \seg4|WideOr5~0 (
// Equation(s):
// \seg4|WideOr5~0_combout  = (!\registers|r[13][12]~q  & (!\registers|r[13][15]~q  & (!\registers|r[13][14]~q  & \registers|r[13][13]~q ))) # (\registers|r[13][12]~q  & (!\registers|r[13][15]~q  $ (((\registers|r[13][14]~q  & !\registers|r[13][13]~q )))))

	.dataa(!\registers|r[13][12]~q ),
	.datab(!\registers|r[13][15]~q ),
	.datac(!\registers|r[13][14]~q ),
	.datad(!\registers|r[13][13]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr5~0 .extended_lut = "off";
defparam \seg4|WideOr5~0 .lut_mask = 64'h41C441C441C441C4;
defparam \seg4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N21
cyclonev_lcell_comb \seg4|WideOr4~0 (
// Equation(s):
// \seg4|WideOr4~0_combout  = (!\registers|r[13][13]~q  & ((!\registers|r[13][14]~q  & ((\registers|r[13][12]~q ))) # (\registers|r[13][14]~q  & (!\registers|r[13][15]~q )))) # (\registers|r[13][13]~q  & (((!\registers|r[13][15]~q  & \registers|r[13][12]~q 
// ))))

	.dataa(!\registers|r[13][13]~q ),
	.datab(!\registers|r[13][14]~q ),
	.datac(!\registers|r[13][15]~q ),
	.datad(!\registers|r[13][12]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr4~0 .extended_lut = "off";
defparam \seg4|WideOr4~0 .lut_mask = 64'h20F820F820F820F8;
defparam \seg4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N24
cyclonev_lcell_comb \seg4|WideOr3~0 (
// Equation(s):
// \seg4|WideOr3~0_combout  = ( \registers|r[13][15]~q  & ( (!\registers|r[13][13]~q  & (\registers|r[13][12]~q  & !\registers|r[13][14]~q )) # (\registers|r[13][13]~q  & (!\registers|r[13][12]~q  $ (\registers|r[13][14]~q ))) ) ) # ( !\registers|r[13][15]~q 
//  & ( (!\registers|r[13][13]~q  & (!\registers|r[13][12]~q  $ (!\registers|r[13][14]~q ))) # (\registers|r[13][13]~q  & (\registers|r[13][12]~q  & \registers|r[13][14]~q )) ) )

	.dataa(!\registers|r[13][13]~q ),
	.datab(!\registers|r[13][12]~q ),
	.datac(gnd),
	.datad(!\registers|r[13][14]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr3~0 .extended_lut = "off";
defparam \seg4|WideOr3~0 .lut_mask = 64'h2299229966116611;
defparam \seg4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N27
cyclonev_lcell_comb \seg4|WideOr2~0 (
// Equation(s):
// \seg4|WideOr2~0_combout  = ( \registers|r[13][15]~q  & ( (\registers|r[13][14]~q  & ((!\registers|r[13][12]~q ) # (\registers|r[13][13]~q ))) ) ) # ( !\registers|r[13][15]~q  & ( (!\registers|r[13][12]~q  & (!\registers|r[13][14]~q  & 
// \registers|r[13][13]~q )) ) )

	.dataa(gnd),
	.datab(!\registers|r[13][12]~q ),
	.datac(!\registers|r[13][14]~q ),
	.datad(!\registers|r[13][13]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr2~0 .extended_lut = "off";
defparam \seg4|WideOr2~0 .lut_mask = 64'h00C000C00C0F0C0F;
defparam \seg4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N18
cyclonev_lcell_comb \seg4|WideOr1~0 (
// Equation(s):
// \seg4|WideOr1~0_combout  = ( \registers|r[13][15]~q  & ( (!\registers|r[13][12]~q  & ((\registers|r[13][14]~q ))) # (\registers|r[13][12]~q  & (\registers|r[13][13]~q )) ) ) # ( !\registers|r[13][15]~q  & ( (\registers|r[13][14]~q  & 
// (!\registers|r[13][13]~q  $ (!\registers|r[13][12]~q ))) ) )

	.dataa(!\registers|r[13][13]~q ),
	.datab(!\registers|r[13][14]~q ),
	.datac(!\registers|r[13][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|r[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr1~0 .extended_lut = "off";
defparam \seg4|WideOr1~0 .lut_mask = 64'h1212121235353535;
defparam \seg4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N48
cyclonev_lcell_comb \seg4|WideOr0~0 (
// Equation(s):
// \seg4|WideOr0~0_combout  = ( \registers|r[13][12]~q  & ( (!\registers|r[13][15]~q  & (!\registers|r[13][14]~q  & !\registers|r[13][13]~q )) # (\registers|r[13][15]~q  & (!\registers|r[13][14]~q  $ (!\registers|r[13][13]~q ))) ) ) # ( 
// !\registers|r[13][12]~q  & ( (!\registers|r[13][15]~q  & (\registers|r[13][14]~q  & !\registers|r[13][13]~q )) ) )

	.dataa(!\registers|r[13][15]~q ),
	.datab(!\registers|r[13][14]~q ),
	.datac(!\registers|r[13][13]~q ),
	.datad(gnd),
	.datae(!\registers|r[13][12]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg4|WideOr0~0 .extended_lut = "off";
defparam \seg4|WideOr0~0 .lut_mask = 64'h2020949420209494;
defparam \seg4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N42
cyclonev_lcell_comb \seg3|WideOr6~0 (
// Equation(s):
// \seg3|WideOr6~0_combout  = ( \registers|r[13][10]~q  & ( (!\registers|r[13][9]~q  & ((!\registers|r[13][11]~q ) # (\registers|r[13][8]~q ))) # (\registers|r[13][9]~q  & ((!\registers|r[13][8]~q ) # (\registers|r[13][11]~q ))) ) ) # ( 
// !\registers|r[13][10]~q  & ( (\registers|r[13][11]~q ) # (\registers|r[13][9]~q ) ) )

	.dataa(gnd),
	.datab(!\registers|r[13][9]~q ),
	.datac(!\registers|r[13][11]~q ),
	.datad(!\registers|r[13][8]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr6~0 .extended_lut = "off";
defparam \seg3|WideOr6~0 .lut_mask = 64'h3F3F3F3FF3CFF3CF;
defparam \seg3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N39
cyclonev_lcell_comb \seg3|WideOr5~0 (
// Equation(s):
// \seg3|WideOr5~0_combout  = ( \registers|r[13][10]~q  & ( (\registers|r[13][8]~q  & (!\registers|r[13][9]~q  $ (!\registers|r[13][11]~q ))) ) ) # ( !\registers|r[13][10]~q  & ( (!\registers|r[13][11]~q  & ((\registers|r[13][8]~q ) # (\registers|r[13][9]~q 
// ))) ) )

	.dataa(gnd),
	.datab(!\registers|r[13][9]~q ),
	.datac(!\registers|r[13][8]~q ),
	.datad(!\registers|r[13][11]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr5~0 .extended_lut = "off";
defparam \seg3|WideOr5~0 .lut_mask = 64'h3F003F00030C030C;
defparam \seg3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N48
cyclonev_lcell_comb \seg3|WideOr4~0 (
// Equation(s):
// \seg3|WideOr4~0_combout  = ( \registers|r[13][9]~q  & ( (\registers|r[13][8]~q  & !\registers|r[13][11]~q ) ) ) # ( !\registers|r[13][9]~q  & ( (!\registers|r[13][10]~q  & (\registers|r[13][8]~q )) # (\registers|r[13][10]~q  & ((!\registers|r[13][11]~q 
// ))) ) )

	.dataa(!\registers|r[13][10]~q ),
	.datab(!\registers|r[13][8]~q ),
	.datac(!\registers|r[13][11]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|r[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr4~0 .extended_lut = "off";
defparam \seg3|WideOr4~0 .lut_mask = 64'h7272727230303030;
defparam \seg3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N51
cyclonev_lcell_comb \seg3|WideOr3~0 (
// Equation(s):
// \seg3|WideOr3~0_combout  = (!\registers|r[13][8]~q  & ((!\registers|r[13][10]~q  & (\registers|r[13][9]~q  & \registers|r[13][11]~q )) # (\registers|r[13][10]~q  & (!\registers|r[13][9]~q  & !\registers|r[13][11]~q )))) # (\registers|r[13][8]~q  & 
// (!\registers|r[13][10]~q  $ ((\registers|r[13][9]~q ))))

	.dataa(!\registers|r[13][10]~q ),
	.datab(!\registers|r[13][8]~q ),
	.datac(!\registers|r[13][9]~q ),
	.datad(!\registers|r[13][11]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr3~0 .extended_lut = "off";
defparam \seg3|WideOr3~0 .lut_mask = 64'h6129612961296129;
defparam \seg3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N54
cyclonev_lcell_comb \seg3|WideOr2~0 (
// Equation(s):
// \seg3|WideOr2~0_combout  = ( \registers|r[13][9]~q  & ( (!\registers|r[13][10]~q  & (!\registers|r[13][8]~q  & !\registers|r[13][11]~q )) # (\registers|r[13][10]~q  & ((\registers|r[13][11]~q ))) ) ) # ( !\registers|r[13][9]~q  & ( (\registers|r[13][10]~q 
//  & (!\registers|r[13][8]~q  & \registers|r[13][11]~q )) ) )

	.dataa(!\registers|r[13][10]~q ),
	.datab(!\registers|r[13][8]~q ),
	.datac(!\registers|r[13][11]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\registers|r[13][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr2~0 .extended_lut = "off";
defparam \seg3|WideOr2~0 .lut_mask = 64'h0404040485858585;
defparam \seg3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N6
cyclonev_lcell_comb \seg3|WideOr1~0 (
// Equation(s):
// \seg3|WideOr1~0_combout  = ( \registers|r[13][10]~q  & ( (!\registers|r[13][8]~q  & ((\registers|r[13][9]~q ) # (\registers|r[13][11]~q ))) # (\registers|r[13][8]~q  & (!\registers|r[13][11]~q  $ (\registers|r[13][9]~q ))) ) ) # ( !\registers|r[13][10]~q  
// & ( (\registers|r[13][8]~q  & (\registers|r[13][11]~q  & \registers|r[13][9]~q )) ) )

	.dataa(gnd),
	.datab(!\registers|r[13][8]~q ),
	.datac(!\registers|r[13][11]~q ),
	.datad(!\registers|r[13][9]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr1~0 .extended_lut = "off";
defparam \seg3|WideOr1~0 .lut_mask = 64'h000300033CCF3CCF;
defparam \seg3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N57
cyclonev_lcell_comb \seg3|WideOr0~0 (
// Equation(s):
// \seg3|WideOr0~0_combout  = (!\registers|r[13][10]~q  & (\registers|r[13][8]~q  & (!\registers|r[13][9]~q  $ (\registers|r[13][11]~q )))) # (\registers|r[13][10]~q  & (!\registers|r[13][9]~q  & (!\registers|r[13][8]~q  $ (\registers|r[13][11]~q ))))

	.dataa(!\registers|r[13][10]~q ),
	.datab(!\registers|r[13][8]~q ),
	.datac(!\registers|r[13][9]~q ),
	.datad(!\registers|r[13][11]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr0~0 .extended_lut = "off";
defparam \seg3|WideOr0~0 .lut_mask = 64'h6012601260126012;
defparam \seg3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N15
cyclonev_lcell_comb \seg2|WideOr6~0 (
// Equation(s):
// \seg2|WideOr6~0_combout  = ( \registers|r[13][4]~q  & ( (!\registers|r[13][5]~q  $ (!\registers|r[13][6]~q )) # (\registers|r[13][7]~q ) ) ) # ( !\registers|r[13][4]~q  & ( (!\registers|r[13][6]~q  $ (!\registers|r[13][7]~q )) # (\registers|r[13][5]~q ) ) 
// )

	.dataa(!\registers|r[13][5]~q ),
	.datab(!\registers|r[13][6]~q ),
	.datac(gnd),
	.datad(!\registers|r[13][7]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr6~0 .extended_lut = "off";
defparam \seg2|WideOr6~0 .lut_mask = 64'h77DD77DD66FF66FF;
defparam \seg2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N54
cyclonev_lcell_comb \seg2|WideOr5~0 (
// Equation(s):
// \seg2|WideOr5~0_combout  = ( \registers|r[13][6]~q  & ( \registers|r[13][4]~q  & ( !\registers|r[13][5]~q  $ (!\registers|r[13][7]~q ) ) ) ) # ( !\registers|r[13][6]~q  & ( \registers|r[13][4]~q  & ( !\registers|r[13][7]~q  ) ) ) # ( 
// !\registers|r[13][6]~q  & ( !\registers|r[13][4]~q  & ( (\registers|r[13][5]~q  & !\registers|r[13][7]~q ) ) ) )

	.dataa(!\registers|r[13][5]~q ),
	.datab(gnd),
	.datac(!\registers|r[13][7]~q ),
	.datad(gnd),
	.datae(!\registers|r[13][6]~q ),
	.dataf(!\registers|r[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr5~0 .extended_lut = "off";
defparam \seg2|WideOr5~0 .lut_mask = 64'h50500000F0F05A5A;
defparam \seg2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N21
cyclonev_lcell_comb \seg2|WideOr4~0 (
// Equation(s):
// \seg2|WideOr4~0_combout  = ( \registers|r[13][6]~q  & ( (!\registers|r[13][7]~q  & ((!\registers|r[13][5]~q ) # (\registers|r[13][4]~q ))) ) ) # ( !\registers|r[13][6]~q  & ( (\registers|r[13][4]~q  & ((!\registers|r[13][7]~q ) # (!\registers|r[13][5]~q 
// ))) ) )

	.dataa(!\registers|r[13][7]~q ),
	.datab(gnd),
	.datac(!\registers|r[13][5]~q ),
	.datad(!\registers|r[13][4]~q ),
	.datae(!\registers|r[13][6]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr4~0 .extended_lut = "off";
defparam \seg2|WideOr4~0 .lut_mask = 64'h00FAA0AA00FAA0AA;
defparam \seg2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N48
cyclonev_lcell_comb \seg2|WideOr3~0 (
// Equation(s):
// \seg2|WideOr3~0_combout  = ( \registers|r[13][6]~q  & ( \registers|r[13][4]~q  & ( \registers|r[13][5]~q  ) ) ) # ( !\registers|r[13][6]~q  & ( \registers|r[13][4]~q  & ( !\registers|r[13][5]~q  ) ) ) # ( \registers|r[13][6]~q  & ( !\registers|r[13][4]~q  
// & ( (!\registers|r[13][5]~q  & !\registers|r[13][7]~q ) ) ) ) # ( !\registers|r[13][6]~q  & ( !\registers|r[13][4]~q  & ( (\registers|r[13][5]~q  & \registers|r[13][7]~q ) ) ) )

	.dataa(!\registers|r[13][5]~q ),
	.datab(gnd),
	.datac(!\registers|r[13][7]~q ),
	.datad(gnd),
	.datae(!\registers|r[13][6]~q ),
	.dataf(!\registers|r[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr3~0 .extended_lut = "off";
defparam \seg2|WideOr3~0 .lut_mask = 64'h0505A0A0AAAA5555;
defparam \seg2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N27
cyclonev_lcell_comb \seg2|WideOr2~0 (
// Equation(s):
// \seg2|WideOr2~0_combout  = ( \registers|r[13][6]~q  & ( \registers|r[13][5]~q  & ( \registers|r[13][7]~q  ) ) ) # ( !\registers|r[13][6]~q  & ( \registers|r[13][5]~q  & ( (!\registers|r[13][7]~q  & !\registers|r[13][4]~q ) ) ) ) # ( \registers|r[13][6]~q  
// & ( !\registers|r[13][5]~q  & ( (\registers|r[13][7]~q  & !\registers|r[13][4]~q ) ) ) )

	.dataa(!\registers|r[13][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\registers|r[13][4]~q ),
	.datae(!\registers|r[13][6]~q ),
	.dataf(!\registers|r[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr2~0 .extended_lut = "off";
defparam \seg2|WideOr2~0 .lut_mask = 64'h00005500AA005555;
defparam \seg2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N6
cyclonev_lcell_comb \seg2|WideOr1~0 (
// Equation(s):
// \seg2|WideOr1~0_combout  = ( \registers|r[13][7]~q  & ( \registers|r[13][6]~q  & ( (!\registers|r[13][4]~q ) # (\registers|r[13][5]~q ) ) ) ) # ( !\registers|r[13][7]~q  & ( \registers|r[13][6]~q  & ( !\registers|r[13][4]~q  $ (!\registers|r[13][5]~q ) ) 
// ) ) # ( \registers|r[13][7]~q  & ( !\registers|r[13][6]~q  & ( (\registers|r[13][4]~q  & \registers|r[13][5]~q ) ) ) )

	.dataa(!\registers|r[13][4]~q ),
	.datab(gnd),
	.datac(!\registers|r[13][5]~q ),
	.datad(gnd),
	.datae(!\registers|r[13][7]~q ),
	.dataf(!\registers|r[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr1~0 .extended_lut = "off";
defparam \seg2|WideOr1~0 .lut_mask = 64'h000005055A5AAFAF;
defparam \seg2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y19_N30
cyclonev_lcell_comb \seg2|WideOr0~0 (
// Equation(s):
// \seg2|WideOr0~0_combout  = ( \registers|r[13][6]~q  & ( \registers|r[13][4]~q  & ( (!\registers|r[13][5]~q  & \registers|r[13][7]~q ) ) ) ) # ( !\registers|r[13][6]~q  & ( \registers|r[13][4]~q  & ( !\registers|r[13][5]~q  $ (\registers|r[13][7]~q ) ) ) ) 
// # ( \registers|r[13][6]~q  & ( !\registers|r[13][4]~q  & ( (!\registers|r[13][5]~q  & !\registers|r[13][7]~q ) ) ) )

	.dataa(!\registers|r[13][5]~q ),
	.datab(gnd),
	.datac(!\registers|r[13][7]~q ),
	.datad(gnd),
	.datae(!\registers|r[13][6]~q ),
	.dataf(!\registers|r[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr0~0 .extended_lut = "off";
defparam \seg2|WideOr0~0 .lut_mask = 64'h0000A0A0A5A50A0A;
defparam \seg2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N30
cyclonev_lcell_comb \seg1|WideOr6~0 (
// Equation(s):
// \seg1|WideOr6~0_combout  = ( \registers|r[13][0]~q  & ( (!\registers|r[13][2]~q  $ (!\registers|r[13][1]~q )) # (\registers|r[13][3]~q ) ) ) # ( !\registers|r[13][0]~q  & ( (!\registers|r[13][2]~q  $ (!\registers|r[13][3]~q )) # (\registers|r[13][1]~q ) ) 
// )

	.dataa(!\registers|r[13][2]~q ),
	.datab(gnd),
	.datac(!\registers|r[13][1]~q ),
	.datad(!\registers|r[13][3]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr6~0 .extended_lut = "off";
defparam \seg1|WideOr6~0 .lut_mask = 64'h5FAF5FAF5AFF5AFF;
defparam \seg1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N33
cyclonev_lcell_comb \seg1|WideOr5~0 (
// Equation(s):
// \seg1|WideOr5~0_combout  = (!\registers|r[13][2]~q  & (!\registers|r[13][3]~q  & ((\registers|r[13][1]~q ) # (\registers|r[13][0]~q )))) # (\registers|r[13][2]~q  & (\registers|r[13][0]~q  & (!\registers|r[13][3]~q  $ (!\registers|r[13][1]~q ))))

	.dataa(!\registers|r[13][2]~q ),
	.datab(!\registers|r[13][3]~q ),
	.datac(!\registers|r[13][0]~q ),
	.datad(!\registers|r[13][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr5~0 .extended_lut = "off";
defparam \seg1|WideOr5~0 .lut_mask = 64'h098C098C098C098C;
defparam \seg1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N42
cyclonev_lcell_comb \seg1|WideOr4~0 (
// Equation(s):
// \seg1|WideOr4~0_combout  = ( \registers|r[13][0]~q  & ( (!\registers|r[13][3]~q ) # ((!\registers|r[13][1]~q  & !\registers|r[13][2]~q )) ) ) # ( !\registers|r[13][0]~q  & ( (!\registers|r[13][1]~q  & (!\registers|r[13][3]~q  & \registers|r[13][2]~q )) ) 
// )

	.dataa(gnd),
	.datab(!\registers|r[13][1]~q ),
	.datac(!\registers|r[13][3]~q ),
	.datad(!\registers|r[13][2]~q ),
	.datae(!\registers|r[13][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr4~0 .extended_lut = "off";
defparam \seg1|WideOr4~0 .lut_mask = 64'h00C0FCF000C0FCF0;
defparam \seg1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N21
cyclonev_lcell_comb \seg1|WideOr3~0 (
// Equation(s):
// \seg1|WideOr3~0_combout  = ( \registers|r[13][2]~q  & ( (!\registers|r[13][0]~q  & (!\registers|r[13][3]~q  & !\registers|r[13][1]~q )) # (\registers|r[13][0]~q  & ((\registers|r[13][1]~q ))) ) ) # ( !\registers|r[13][2]~q  & ( (!\registers|r[13][0]~q  & 
// (\registers|r[13][3]~q  & \registers|r[13][1]~q )) # (\registers|r[13][0]~q  & ((!\registers|r[13][1]~q ))) ) )

	.dataa(gnd),
	.datab(!\registers|r[13][0]~q ),
	.datac(!\registers|r[13][3]~q ),
	.datad(!\registers|r[13][1]~q ),
	.datae(gnd),
	.dataf(!\registers|r[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr3~0 .extended_lut = "off";
defparam \seg1|WideOr3~0 .lut_mask = 64'h330C330CC033C033;
defparam \seg1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N0
cyclonev_lcell_comb \seg1|WideOr2~0 (
// Equation(s):
// \seg1|WideOr2~0_combout  = ( \registers|r[13][0]~q  & ( (\registers|r[13][1]~q  & (\registers|r[13][3]~q  & \registers|r[13][2]~q )) ) ) # ( !\registers|r[13][0]~q  & ( (!\registers|r[13][3]~q  & (\registers|r[13][1]~q  & !\registers|r[13][2]~q )) # 
// (\registers|r[13][3]~q  & ((\registers|r[13][2]~q ))) ) )

	.dataa(gnd),
	.datab(!\registers|r[13][1]~q ),
	.datac(!\registers|r[13][3]~q ),
	.datad(!\registers|r[13][2]~q ),
	.datae(!\registers|r[13][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr2~0 .extended_lut = "off";
defparam \seg1|WideOr2~0 .lut_mask = 64'h300F0003300F0003;
defparam \seg1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N27
cyclonev_lcell_comb \seg1|WideOr1~0 (
// Equation(s):
// \seg1|WideOr1~0_combout  = ( \registers|r[13][1]~q  & ( (!\registers|r[13][0]~q  & (\registers|r[13][2]~q )) # (\registers|r[13][0]~q  & ((\registers|r[13][3]~q ))) ) ) # ( !\registers|r[13][1]~q  & ( (\registers|r[13][2]~q  & (!\registers|r[13][0]~q  $ 
// (!\registers|r[13][3]~q ))) ) )

	.dataa(!\registers|r[13][2]~q ),
	.datab(!\registers|r[13][0]~q ),
	.datac(!\registers|r[13][3]~q ),
	.datad(gnd),
	.datae(!\registers|r[13][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr1~0 .extended_lut = "off";
defparam \seg1|WideOr1~0 .lut_mask = 64'h1414474714144747;
defparam \seg1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y24_N42
cyclonev_lcell_comb \seg1|WideOr0~0 (
// Equation(s):
// \seg1|WideOr0~0_combout  = ( !\registers|r[13][1]~q  & ( \registers|r[13][2]~q  & ( !\registers|r[13][0]~q  $ (\registers|r[13][3]~q ) ) ) ) # ( \registers|r[13][1]~q  & ( !\registers|r[13][2]~q  & ( (\registers|r[13][0]~q  & \registers|r[13][3]~q ) ) ) ) 
// # ( !\registers|r[13][1]~q  & ( !\registers|r[13][2]~q  & ( (\registers|r[13][0]~q  & !\registers|r[13][3]~q ) ) ) )

	.dataa(gnd),
	.datab(!\registers|r[13][0]~q ),
	.datac(gnd),
	.datad(!\registers|r[13][3]~q ),
	.datae(!\registers|r[13][1]~q ),
	.dataf(!\registers|r[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr0~0 .extended_lut = "off";
defparam \seg1|WideOr0~0 .lut_mask = 64'h33000033CC330000;
defparam \seg1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \screener|control|hsync~0 (
// Equation(s):
// \screener|control|hsync~0_combout  = ( \screener|control|hcount [7] & ( \screener|control|hcount [9] ) ) # ( !\screener|control|hcount [7] & ( \screener|control|hcount [9] ) ) # ( \screener|control|hcount [7] & ( !\screener|control|hcount [9] ) ) # ( 
// !\screener|control|hcount [7] & ( !\screener|control|hcount [9] & ( ((!\screener|control|hcount [5] & (!\screener|control|hcount [6] & !\screener|control|hcount [4])) # (\screener|control|hcount [5] & (\screener|control|hcount [6] & 
// \screener|control|hcount [4]))) # (\screener|control|hcount [8]) ) ) )

	.dataa(!\screener|control|hcount [8]),
	.datab(!\screener|control|hcount [5]),
	.datac(!\screener|control|hcount [6]),
	.datad(!\screener|control|hcount [4]),
	.datae(!\screener|control|hcount [7]),
	.dataf(!\screener|control|hcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|hsync~0 .extended_lut = "off";
defparam \screener|control|hsync~0 .lut_mask = 64'hD557FFFFFFFFFFFF;
defparam \screener|control|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N48
cyclonev_lcell_comb \screener|control|vsync~0 (
// Equation(s):
// \screener|control|vsync~0_combout  = ( \screener|control|vcount [1] & ( (\screener|control|vcount [3] & (!\screener|control|vcount [9] & (!\screener|control|vcount [4] & !\screener|control|vcount [2]))) ) )

	.dataa(!\screener|control|vcount [3]),
	.datab(!\screener|control|vcount [9]),
	.datac(!\screener|control|vcount [4]),
	.datad(!\screener|control|vcount [2]),
	.datae(!\screener|control|vcount [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vsync~0 .extended_lut = "off";
defparam \screener|control|vsync~0 .lut_mask = 64'h0000400000004000;
defparam \screener|control|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N45
cyclonev_lcell_comb \screener|control|vsync~1 (
// Equation(s):
// \screener|control|vsync~1_combout  = ( \screener|control|vcount [8] & ( (!\screener|control|vcount [5]) # ((!\screener|control|vcount [6]) # ((!\screener|control|vsync~0_combout ) # (!\screener|control|vcount [7]))) ) ) # ( !\screener|control|vcount [8] )

	.dataa(!\screener|control|vcount [5]),
	.datab(!\screener|control|vcount [6]),
	.datac(!\screener|control|vsync~0_combout ),
	.datad(!\screener|control|vcount [7]),
	.datae(gnd),
	.dataf(!\screener|control|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|control|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|control|vsync~1 .extended_lut = "off";
defparam \screener|control|vsync~1 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \screener|control|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N40
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\screener|addr_gen|ram_addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder_combout  = ( \screener|addr_gen|ram_addr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screener|addr_gen|ram_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N31
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = ( \screener|addr_gen|ram_addr [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screener|addr_gen|ram_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N14
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N27
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # ((\memory|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 
// ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 
// )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  
// & (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N32
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_b [0]) # (\memory|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_b [0])) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  & !\memory|ram_rtl_0|auto_generated|address_reg_b [0])))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b [0])) # (\memory|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_b [0]) # (\memory|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  & ((\memory|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0  & !\memory|ram_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0  & ((\memory|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N0
cyclonev_lcell_comb \screener|addr_gen|Add4~1 (
// Equation(s):
// \screener|addr_gen|Add4~1_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  ) + ( \screener|control|hcount [0] ) + ( !VCC ))
// \screener|addr_gen|Add4~2  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  ) + ( \screener|control|hcount [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|hcount [0]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~1_sumout ),
	.cout(\screener|addr_gen|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~1 .extended_lut = "off";
defparam \screener|addr_gen|Add4~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \screener|addr_gen|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N13
dffeas \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE (
	.clk(\clk_in~inputCLKENA0_outclk ),
	.d(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N21
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N3
cyclonev_lcell_comb \screener|addr_gen|Add4~5 (
// Equation(s):
// \screener|addr_gen|Add4~5_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  ) + ( \screener|addr_gen|Add0~1_sumout  ) + ( \screener|addr_gen|Add4~2  ))
// \screener|addr_gen|Add4~6  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  ) + ( \screener|addr_gen|Add0~1_sumout  ) + ( \screener|addr_gen|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|addr_gen|Add0~1_sumout ),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~5_sumout ),
	.cout(\screener|addr_gen|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~5 .extended_lut = "off";
defparam \screener|addr_gen|Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \screener|addr_gen|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N42
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0  & 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y20_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( (\memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [2]) ) ) # ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [2] & 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N6
cyclonev_lcell_comb \screener|addr_gen|Add4~9 (
// Equation(s):
// \screener|addr_gen|Add4~9_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  ) + ( \screener|control|vcount [0] ) + ( \screener|addr_gen|Add4~6  ))
// \screener|addr_gen|Add4~10  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  ) + ( \screener|control|vcount [0] ) + ( \screener|addr_gen|Add4~6  ))

	.dataa(gnd),
	.datab(!\screener|control|vcount [0]),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~9_sumout ),
	.cout(\screener|addr_gen|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~9 .extended_lut = "off";
defparam \screener|addr_gen|Add4~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \screener|addr_gen|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N9
cyclonev_lcell_comb \screener|addr_gen|Add4~13 (
// Equation(s):
// \screener|addr_gen|Add4~13_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  ) + ( \screener|control|vcount [1] ) + ( \screener|addr_gen|Add4~10  ))
// \screener|addr_gen|Add4~14  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  ) + ( \screener|control|vcount [1] ) + ( \screener|addr_gen|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screener|control|vcount [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~13_sumout ),
	.cout(\screener|addr_gen|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~13 .extended_lut = "off";
defparam \screener|addr_gen|Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \screener|addr_gen|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N54
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// \memory|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0  & (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N12
cyclonev_lcell_comb \screener|addr_gen|Add4~17 (
// Equation(s):
// \screener|addr_gen|Add4~17_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~14  ))
// \screener|addr_gen|Add4~18  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~17_sumout ),
	.cout(\screener|addr_gen|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~17 .extended_lut = "off";
defparam \screener|addr_gen|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  & \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0  & \memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N0
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N15
cyclonev_lcell_comb \screener|addr_gen|Add4~21 (
// Equation(s):
// \screener|addr_gen|Add4~21_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~18  ))
// \screener|addr_gen|Add4~22  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~21_sumout ),
	.cout(\screener|addr_gen|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~21 .extended_lut = "off";
defparam \screener|addr_gen|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0  & \memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N18
cyclonev_lcell_comb \screener|addr_gen|Add4~25 (
// Equation(s):
// \screener|addr_gen|Add4~25_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~22  ))
// \screener|addr_gen|Add4~26  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~25_sumout ),
	.cout(\screener|addr_gen|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~25 .extended_lut = "off";
defparam \screener|addr_gen|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N48
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((\memory|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & 
// ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (\memory|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ))))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((!\memory|ram_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & ((\memory|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h440C770C443F773F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N45
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( ((!\memory|ram_rtl_0|auto_generated|address_reg_b 
// [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0]) ) ) ) 
// # ( !\memory|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [0] 
// & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((\memory|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b [0] & (((\memory|ram_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b [0] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N21
cyclonev_lcell_comb \screener|addr_gen|Add4~29 (
// Equation(s):
// \screener|addr_gen|Add4~29_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~26  ))
// \screener|addr_gen|Add4~30  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~29_sumout ),
	.cout(\screener|addr_gen|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~29 .extended_lut = "off";
defparam \screener|addr_gen|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N18
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N24
cyclonev_lcell_comb \screener|addr_gen|Add4~33 (
// Equation(s):
// \screener|addr_gen|Add4~33_sumout  = SUM(( GND ) + ( \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout  ) + ( \screener|addr_gen|Add4~30  ))
// \screener|addr_gen|Add4~34  = CARRY(( GND ) + ( \memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout  ) + ( \screener|addr_gen|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux5|l3_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~33_sumout ),
	.cout(\screener|addr_gen|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~33 .extended_lut = "off";
defparam \screener|addr_gen|Add4~33 .lut_mask = 64'h0000F0F000000000;
defparam \screener|addr_gen|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N3
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h20702A7A25752F7F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N27
cyclonev_lcell_comb \screener|addr_gen|Add4~37 (
// Equation(s):
// \screener|addr_gen|Add4~37_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~34  ))
// \screener|addr_gen|Add4~38  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~37_sumout ),
	.cout(\screener|addr_gen|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~37 .extended_lut = "off";
defparam \screener|addr_gen|Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  & 
// !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0  & !\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0  & ((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N30
cyclonev_lcell_comb \screener|addr_gen|Add4~41 (
// Equation(s):
// \screener|addr_gen|Add4~41_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~38  ))
// \screener|addr_gen|Add4~42  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w10_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~41_sumout ),
	.cout(\screener|addr_gen|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~41 .extended_lut = "off";
defparam \screener|addr_gen|Add4~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (((\memory|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q 
// ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\memory|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 
// )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b [1] & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b [1] & (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # (\memory|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )) # (\memory|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) # 
// (\memory|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & \memory|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N33
cyclonev_lcell_comb \screener|addr_gen|Add4~45 (
// Equation(s):
// \screener|addr_gen|Add4~45_sumout  = SUM(( \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~42  ))
// \screener|addr_gen|Add4~46  = CARRY(( \memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout  ) + ( GND ) + ( \screener|addr_gen|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|ram_rtl_0|auto_generated|mux5|l3_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~45_sumout ),
	.cout(\screener|addr_gen|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~45 .extended_lut = "off";
defparam \screener|addr_gen|Add4~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \screener|addr_gen|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 )) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( 
// (!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\memory|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N9
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( \memory|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( 
// ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\memory|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\memory|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 )))) # (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// \memory|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \memory|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) # 
// (\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\memory|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// !\memory|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\memory|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\memory|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datab(!\memory|ram_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory|ram_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datad(!\memory|ram_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datae(!\memory|ram_rtl_0|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.dataf(!\memory|ram_rtl_0|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h440C770C443F773F;
defparam \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N27
cyclonev_lcell_comb \memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout  = ( \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  ) ) # ( 
// !\memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) ) # ( 
// \memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout  & ( !\memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout  & ( \memory|ram_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(!\memory|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0_combout ),
	.dataf(!\memory|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y12_N36
cyclonev_lcell_comb \screener|addr_gen|Add4~49 (
// Equation(s):
// \screener|addr_gen|Add4~49_sumout  = SUM(( GND ) + ( \memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout  ) + ( \screener|addr_gen|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screener|addr_gen|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screener|addr_gen|Add4~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|addr_gen|Add4~49 .extended_lut = "off";
defparam \screener|addr_gen|Add4~49 .lut_mask = 64'h0000F0F000000000;
defparam \screener|addr_gen|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000008CEF113B88CD137FB901FDC6FB36D90810007333ECCC80000000110088000000";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000699B00000000699DD57F08FF01FFBAEF3000FF77FFEEC00001009922994408000000000000000000000003000C00000000003751CEA80000000000000000000006640000000006622200220044004400000000000000000000006600660000000000000000000000000003000C00000000003705CE0A000000005210A48000008CEF113B88CD137FB901FDC6FB36D90810007333ECCC80000000110088000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000000CEB01110888037D9101BDC6DB36980800003311CC8800000000100080000000";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000699B00000000699DD57F08FF01FFBAEF3000FF77FFEEC00001009922994408000000000000000000000003000C00000000003751CEA80000000000000000000006640000000006622200220044004400000000000000000000006600660000000000000000000000000003000C00000000003705CE0A000000005210A48000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000080000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000000000004400220000008000000000001001000000000008000000001000800000";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N48
cyclonev_lcell_comb \screener|bgen|Equal0~1 (
// Equation(s):
// \screener|bgen|Equal0~1_combout  = ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14~portadataout  & (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15~portadataout  & 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16~portadataout  & !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13~portadataout ))) ) ) )

	.dataa(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|Equal0~1 .extended_lut = "off";
defparam \screener|bgen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \screener|bgen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003333CCCC000000003753CEAC000000002000400000006FFF000000006FFFF77F2AFF45FFFEEF3000FF77FFEEC0000100FF22FF44080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE268CEF113B88CD137FB911FDCEFB37D98810007333ECCC80000000110088000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003333CCCC000000003753CEAC000000002000400000006FFF000000006FFFF77F2AFF45FFFEEF3000FF77FFEEC0000100FF22FF44080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE268CEF113B88CD137FB911FDCEFB37D98810007333ECCC80000000110088000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000699B00000000699DD57F08FF01FFBAEF3000FF77FFEEC00001009922994408000000000000000000000003000C00000000003751CEA80000000000000000000006640000000006622200220044004400000000000000000000006600660000000000000000000000000003000C00000000003705CE0A000000005210A48000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000699B00000000699DD57F08FF01FFBAEF3000FF77FFEEC00001009922994408000000000000000000000003000C00000000003751CEA80000000000000000000006640000000006622200220044004400000000000000000000006600660000000000000000000000000003000C00000000003705CE0A000000005210A48000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N24
cyclonev_lcell_comb \screener|bgen|Equal0~3 (
// Equation(s):
// \screener|bgen|Equal0~3_combout  = ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10~portadataout  & (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout  & !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11~portadataout ))) ) ) )

	.dataa(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|Equal0~3 .extended_lut = "off";
defparam \screener|bgen|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \screener|bgen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003033C0CC000000000002000400000000200040000000699B00000000699DD57F08880111BAEF3000997799EEC000010099229944080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE260000000000000000001000080001008000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003333CCCC000000003753CEAC000000002000400000006FFF000000006FFFF77F2AFF45FFFEEF3000FF77FFEEC0000100FF22FF44080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE260000000000000000001000080001008000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003333CCCC000000003753CEAC000000002000400000006FFF000000006FFFF77F2AFF45FFFEEF3000FF77FFEEC0000100FF22FF44080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE260000000000000000001000080001008000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003033C0CC000000000002000400000000200040000000699B00000000699DD57F08880111BAEF3000997799EEC000010099229944080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE260000000000000000001000080001008000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003033C0CC000000000002000400000000200040000000699B00000000699DD57F08880111BAEF3000997799EEC000010099229944080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE260CEB01110888037D9111BDCEDB37988800003311CC8800000000100080000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003033C0CC000000000002000400000000200040000000699B00000000699DD57F08880111BAEF3000997799EEC000010099229944080026EF00000000467FF731088C0113FEC80001408820110008374680001000CE260000000000000000001000080001008000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N18
cyclonev_lcell_comb \screener|bgen|Equal0~2 (
// Equation(s):
// \screener|bgen|Equal0~2_combout  = ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2~portadataout  & 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3~portadataout  & !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout ))) ) ) )

	.dataa(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|Equal0~2 .extended_lut = "off";
defparam \screener|bgen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \screener|bgen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000080000000000000000000000000000007700EE000000006600660000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000C00000000003705CE0A000000005210A48000000CEB015508AA037D9181BDC6DB36981801003311CC8808000000101080800000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100881100888006640000000006622200227744EE44000000660066000000000066006600000001378800110008CEF7338FCC1F33FECC7FEEF771FEE8EF77E731000000007EC806640000000006622200227744EE440000006600660000000000660066000000000000110088000000003333CCCC000000003777CEEE000000007310EC8000008CEF1DFF8BFF137FB989FFF7FFFED91911107333ECCC88800000111188880000";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100881100888006640000000006622200227744EE44000000660066000000000066006600000001378800110008CEF7338FCC1F33FECC7FEEF771FEE8EF77E731000000007EC806640000000006622200227744EE440000006600660000000000660066000000000000110088000000003333CCCC000000003777CEEE000000007310EC80000000000CC4033200000088023104C8001101100000000008800000001100880000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100801100888006640000000006622200227744EE44000000660066000000000066006600000001378800110008CEF7338FCC1F33FECC7FEEF771FEE8EF77E731000000007EC806640000000006622200227744EE440000006600660000000000660066000000000000110088000000003333CCCC000000003777CEEE000000007310EC80000000000C80031000000008023104C8000100100000000000800000000100080000";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\screener|addr_gen|Add4~49_sumout ,\screener|addr_gen|Add4~45_sumout ,\screener|addr_gen|Add4~41_sumout ,\screener|addr_gen|Add4~37_sumout ,\screener|addr_gen|Add4~33_sumout ,\screener|addr_gen|Add4~29_sumout ,\screener|addr_gen|Add4~25_sumout ,
\screener|addr_gen|Add4~21_sumout ,\screener|addr_gen|Add4~17_sumout ,\screener|addr_gen|Add4~13_sumout ,\screener|addr_gen|Add4~9_sumout ,\screener|addr_gen|Add4~5_sumout ,\screener|addr_gen|Add4~1_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .init_file = "db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "vga:screener|address_generator:addr_gen|glyph_rom:glyphs|altsyncram:glyph_rom_rtl_0|altsyncram_74d1:auto_generated|ALTSYNCRAM";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100801100888006640000000006622200227744EE44000000660066000000000066006600000001378800110008CEF7338FCC1F33FECC7FEEF771FEE8EF77E731000000007EC806640000000006622200227744EE440000006600660000000000660066000000000000110088000000003333CCCC000000003777CEEE000000007310EC8000008CEF1DBB8BDD137FB909FFF7FFFED90910107333ECCC80800000110188080000";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N0
cyclonev_lcell_comb \screener|bgen|Equal0~0 (
// Equation(s):
// \screener|bgen|Equal0~0_combout  = ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20~portadataout  & (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout  & 
// (!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23~portadataout  & !\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) )

	.dataa(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datac(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|Equal0~0 .extended_lut = "off";
defparam \screener|bgen|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \screener|bgen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N21
cyclonev_lcell_comb \screener|bgen|rgb[0]~0 (
// Equation(s):
// \screener|bgen|rgb[0]~0_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~2_combout ) # (!\screener|bgen|Equal0~0_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|bgen|Equal0~0_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[0]~0 .extended_lut = "off";
defparam \screener|bgen|rgb[0]~0 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N30
cyclonev_lcell_comb \screener|bgen|rgb[1]~1 (
// Equation(s):
// \screener|bgen|rgb[1]~1_combout  = ( \screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// ((!\screener|bgen|Equal0~1_combout ) # (!\screener|bgen|Equal0~2_combout )))) ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & 
// \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout ) ) ) ) # ( \screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & 
// \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout ) ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & 
// \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout ) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|control|vga_blank_n~1_combout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\screener|bgen|Equal0~0_combout ),
	.dataf(!\screener|bgen|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[1]~1 .extended_lut = "off";
defparam \screener|bgen|rgb[1]~1 .lut_mask = 64'h0033003300330032;
defparam \screener|bgen|rgb[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N48
cyclonev_lcell_comb \screener|bgen|rgb[2]~2 (
// Equation(s):
// \screener|bgen|rgb[2]~2_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2~portadataout  & ((!\screener|bgen|Equal0~0_combout ) # 
// ((!\screener|bgen|Equal0~3_combout ) # (!\screener|bgen|Equal0~2_combout )))) ) ) ) # ( \screener|control|vga_blank_n~1_combout  & ( !\screener|bgen|Equal0~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2~portadataout  
// ) ) )

	.dataa(!\screener|bgen|Equal0~0_combout ),
	.datab(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\screener|bgen|Equal0~3_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|bgen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[2]~2 .extended_lut = "off";
defparam \screener|bgen|rgb[2]~2 .lut_mask = 64'h0000333300003332;
defparam \screener|bgen|rgb[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N15
cyclonev_lcell_comb \screener|bgen|rgb[3]~3 (
// Equation(s):
// \screener|bgen|rgb[3]~3_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~2_combout ) # (!\screener|bgen|Equal0~0_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|bgen|Equal0~0_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[3]~3 .extended_lut = "off";
defparam \screener|bgen|rgb[3]~3 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N57
cyclonev_lcell_comb \screener|bgen|rgb[4]~4 (
// Equation(s):
// \screener|bgen|rgb[4]~4_combout  = ( \screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout  & (\screener|control|vga_blank_n~1_combout  & 
// ((!\screener|bgen|Equal0~1_combout ) # (!\screener|bgen|Equal0~2_combout )))) ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// \screener|control|vga_blank_n~1_combout ) ) ) ) # ( \screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout  & \screener|control|vga_blank_n~1_combout ) 
// ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout  & \screener|control|vga_blank_n~1_combout ) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|control|vga_blank_n~1_combout ),
	.datae(!\screener|bgen|Equal0~0_combout ),
	.dataf(!\screener|bgen|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[4]~4 .extended_lut = "off";
defparam \screener|bgen|rgb[4]~4 .lut_mask = 64'h0033003300330032;
defparam \screener|bgen|rgb[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N30
cyclonev_lcell_comb \screener|bgen|rgb[5]~5 (
// Equation(s):
// \screener|bgen|rgb[5]~5_combout  = ( \screener|bgen|Equal0~3_combout  & ( \screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout  & (\screener|control|vga_blank_n~1_combout  & 
// ((!\screener|bgen|Equal0~0_combout ) # (!\screener|bgen|Equal0~2_combout )))) ) ) ) # ( !\screener|bgen|Equal0~3_combout  & ( \screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// \screener|control|vga_blank_n~1_combout ) ) ) ) # ( \screener|bgen|Equal0~3_combout  & ( !\screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout  & \screener|control|vga_blank_n~1_combout ) 
// ) ) ) # ( !\screener|bgen|Equal0~3_combout  & ( !\screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout  & \screener|control|vga_blank_n~1_combout ) ) ) )

	.dataa(!\screener|bgen|Equal0~0_combout ),
	.datab(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(!\screener|control|vga_blank_n~1_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|bgen|Equal0~3_combout ),
	.dataf(!\screener|bgen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[5]~5 .extended_lut = "off";
defparam \screener|bgen|rgb[5]~5 .lut_mask = 64'h0303030303030302;
defparam \screener|bgen|rgb[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N36
cyclonev_lcell_comb \screener|bgen|rgb[6]~6 (
// Equation(s):
// \screener|bgen|rgb[6]~6_combout  = ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \screener|control|vga_blank_n~1_combout  & ( (!\screener|bgen|Equal0~0_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~1_combout ) # (!\screener|bgen|Equal0~2_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~0_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~1_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\screener|control|vga_blank_n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[6]~6 .extended_lut = "off";
defparam \screener|bgen|rgb[6]~6 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N27
cyclonev_lcell_comb \screener|bgen|rgb[7]~7 (
// Equation(s):
// \screener|bgen|rgb[7]~7_combout  = ( \screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout  & (\screener|control|vga_blank_n~1_combout  & 
// ((!\screener|bgen|Equal0~3_combout ) # (!\screener|bgen|Equal0~2_combout )))) ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// \screener|control|vga_blank_n~1_combout ) ) ) ) # ( \screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout  & \screener|control|vga_blank_n~1_combout ) 
// ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~1_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout  & \screener|control|vga_blank_n~1_combout ) ) ) )

	.dataa(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(!\screener|control|vga_blank_n~1_combout ),
	.datac(!\screener|bgen|Equal0~3_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|bgen|Equal0~0_combout ),
	.dataf(!\screener|bgen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[7]~7 .extended_lut = "off";
defparam \screener|bgen|rgb[7]~7 .lut_mask = 64'h1111111111111110;
defparam \screener|bgen|rgb[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N42
cyclonev_lcell_comb \screener|bgen|rgb[8]~8 (
// Equation(s):
// \screener|bgen|rgb[8]~8_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\screener|bgen|Equal0~0_combout ) # ((!\screener|bgen|Equal0~2_combout ) # 
// ((!\screener|bgen|Equal0~1_combout ) # (!\screener|bgen|Equal0~3_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~0_combout ),
	.datab(!\screener|bgen|Equal0~2_combout ),
	.datac(!\screener|bgen|Equal0~1_combout ),
	.datad(!\screener|bgen|Equal0~3_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[8]~8 .extended_lut = "off";
defparam \screener|bgen|rgb[8]~8 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N42
cyclonev_lcell_comb \screener|bgen|rgb[9]~9 (
// Equation(s):
// \screener|bgen|rgb[9]~9_combout  = ( \screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout  & (\screener|control|vga_blank_n~1_combout  & 
// ((!\screener|bgen|Equal0~1_combout ) # (!\screener|bgen|Equal0~2_combout )))) ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout  & 
// \screener|control|vga_blank_n~1_combout ) ) ) ) # ( \screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout  & \screener|control|vga_blank_n~1_combout ) 
// ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout  & \screener|control|vga_blank_n~1_combout ) ) ) )

	.dataa(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\screener|control|vga_blank_n~1_combout ),
	.datac(!\screener|bgen|Equal0~1_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|bgen|Equal0~0_combout ),
	.dataf(!\screener|bgen|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[9]~9 .extended_lut = "off";
defparam \screener|bgen|rgb[9]~9 .lut_mask = 64'h1111111111111110;
defparam \screener|bgen|rgb[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N15
cyclonev_lcell_comb \screener|bgen|rgb[10]~10 (
// Equation(s):
// \screener|bgen|rgb[10]~10_combout  = ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \screener|bgen|Equal0~1_combout  & ( (\screener|control|vga_blank_n~1_combout  & ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~2_combout ) # (!\screener|bgen|Equal0~0_combout )))) ) ) ) # ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\screener|bgen|Equal0~1_combout  & ( \screener|control|vga_blank_n~1_combout  
// ) ) )

	.dataa(!\screener|bgen|Equal0~3_combout ),
	.datab(!\screener|bgen|Equal0~2_combout ),
	.datac(!\screener|control|vga_blank_n~1_combout ),
	.datad(!\screener|bgen|Equal0~0_combout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\screener|bgen|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[10]~10 .extended_lut = "off";
defparam \screener|bgen|rgb[10]~10 .lut_mask = 64'h00000F0F00000F0E;
defparam \screener|bgen|rgb[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N45
cyclonev_lcell_comb \screener|bgen|rgb[11]~11 (
// Equation(s):
// \screener|bgen|rgb[11]~11_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\screener|bgen|Equal0~0_combout ) # ((!\screener|bgen|Equal0~2_combout ) # 
// ((!\screener|bgen|Equal0~3_combout ) # (!\screener|bgen|Equal0~1_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~0_combout ),
	.datab(!\screener|bgen|Equal0~2_combout ),
	.datac(!\screener|bgen|Equal0~3_combout ),
	.datad(!\screener|bgen|Equal0~1_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[11]~11 .extended_lut = "off";
defparam \screener|bgen|rgb[11]~11 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N18
cyclonev_lcell_comb \screener|bgen|rgb[12]~12 (
// Equation(s):
// \screener|bgen|rgb[12]~12_combout  = ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \screener|control|vga_blank_n~1_combout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~0_combout ) # (!\screener|bgen|Equal0~2_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~0_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\screener|control|vga_blank_n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[12]~12 .extended_lut = "off";
defparam \screener|bgen|rgb[12]~12 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N12
cyclonev_lcell_comb \screener|bgen|rgb[13]~13 (
// Equation(s):
// \screener|bgen|rgb[13]~13_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~0_combout ) # (!\screener|bgen|Equal0~2_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~0_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[13]~13 .extended_lut = "off";
defparam \screener|bgen|rgb[13]~13 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N36
cyclonev_lcell_comb \screener|bgen|rgb[14]~14 (
// Equation(s):
// \screener|bgen|rgb[14]~14_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~0_combout ) # (!\screener|bgen|Equal0~2_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~0_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[14]~14 .extended_lut = "off";
defparam \screener|bgen|rgb[14]~14 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N39
cyclonev_lcell_comb \screener|bgen|rgb[15]~15 (
// Equation(s):
// \screener|bgen|rgb[15]~15_combout  = ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \screener|control|vga_blank_n~1_combout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~2_combout ) # (!\screener|bgen|Equal0~0_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|bgen|Equal0~0_combout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\screener|control|vga_blank_n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[15]~15 .extended_lut = "off";
defparam \screener|bgen|rgb[15]~15 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N54
cyclonev_lcell_comb \screener|bgen|rgb[16]~16 (
// Equation(s):
// \screener|bgen|rgb[16]~16_combout  = ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16~portadataout  & ( \screener|control|vga_blank_n~1_combout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~0_combout ) # (!\screener|bgen|Equal0~2_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~0_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\screener|control|vga_blank_n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[16]~16 .extended_lut = "off";
defparam \screener|bgen|rgb[16]~16 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N57
cyclonev_lcell_comb \screener|bgen|rgb[17]~17 (
// Equation(s):
// \screener|bgen|rgb[17]~17_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~2_combout ) # (!\screener|bgen|Equal0~0_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|bgen|Equal0~0_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[17]~17 .extended_lut = "off";
defparam \screener|bgen|rgb[17]~17 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N0
cyclonev_lcell_comb \screener|bgen|rgb[18]~18 (
// Equation(s):
// \screener|bgen|rgb[18]~18_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~0_combout ) # (!\screener|bgen|Equal0~2_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~0_combout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[18]~18 .extended_lut = "off";
defparam \screener|bgen|rgb[18]~18 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N3
cyclonev_lcell_comb \screener|bgen|rgb[19]~19 (
// Equation(s):
// \screener|bgen|rgb[19]~19_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~2_combout ) # (!\screener|bgen|Equal0~0_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|bgen|Equal0~0_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[19]~19 .extended_lut = "off";
defparam \screener|bgen|rgb[19]~19 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N6
cyclonev_lcell_comb \screener|bgen|rgb[20]~20 (
// Equation(s):
// \screener|bgen|rgb[20]~20_combout  = ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \screener|control|vga_blank_n~1_combout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~2_combout ) # 
// ((!\screener|bgen|Equal0~0_combout ) # (!\screener|bgen|Equal0~3_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~2_combout ),
	.datac(!\screener|bgen|Equal0~0_combout ),
	.datad(!\screener|bgen|Equal0~3_combout ),
	.datae(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\screener|control|vga_blank_n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[20]~20 .extended_lut = "off";
defparam \screener|bgen|rgb[20]~20 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N9
cyclonev_lcell_comb \screener|bgen|rgb[21]~21 (
// Equation(s):
// \screener|bgen|rgb[21]~21_combout  = ( \screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & (\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout  & 
// ((!\screener|bgen|Equal0~1_combout ) # (!\screener|bgen|Equal0~2_combout )))) ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( \screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & 
// \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( \screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & 
// \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( !\screener|bgen|Equal0~0_combout  & ( !\screener|bgen|Equal0~3_combout  & ( (\screener|control|vga_blank_n~1_combout  & 
// \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|control|vga_blank_n~1_combout ),
	.datac(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\screener|bgen|Equal0~2_combout ),
	.datae(!\screener|bgen|Equal0~0_combout ),
	.dataf(!\screener|bgen|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[21]~21 .extended_lut = "off";
defparam \screener|bgen|rgb[21]~21 .lut_mask = 64'h0303030303030302;
defparam \screener|bgen|rgb[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N39
cyclonev_lcell_comb \screener|bgen|rgb[22]~22 (
// Equation(s):
// \screener|bgen|rgb[22]~22_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\screener|bgen|Equal0~0_combout ) # ((!\screener|bgen|Equal0~3_combout ) # 
// ((!\screener|bgen|Equal0~2_combout ) # (!\screener|bgen|Equal0~1_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~0_combout ),
	.datab(!\screener|bgen|Equal0~3_combout ),
	.datac(!\screener|bgen|Equal0~2_combout ),
	.datad(!\screener|bgen|Equal0~1_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[22]~22 .extended_lut = "off";
defparam \screener|bgen|rgb[22]~22 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y21_N9
cyclonev_lcell_comb \screener|bgen|rgb[23]~23 (
// Equation(s):
// \screener|bgen|rgb[23]~23_combout  = ( \screener|control|vga_blank_n~1_combout  & ( \screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\screener|bgen|Equal0~1_combout ) # ((!\screener|bgen|Equal0~2_combout ) # 
// ((!\screener|bgen|Equal0~3_combout ) # (!\screener|bgen|Equal0~0_combout ))) ) ) )

	.dataa(!\screener|bgen|Equal0~1_combout ),
	.datab(!\screener|bgen|Equal0~2_combout ),
	.datac(!\screener|bgen|Equal0~3_combout ),
	.datad(!\screener|bgen|Equal0~0_combout ),
	.datae(!\screener|control|vga_blank_n~1_combout ),
	.dataf(!\screener|addr_gen|glyphs|glyph_rom_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screener|bgen|rgb[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screener|bgen|rgb[23]~23 .extended_lut = "off";
defparam \screener|bgen|rgb[23]~23 .lut_mask = 64'h000000000000FFFE;
defparam \screener|bgen|rgb[23]~23 .shared_arith = "off";
// synopsys translate_on

endmodule
