EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# ADS1115IRUGR
#
DEF ADS1115IRUGR U 0 40 Y Y 1 L N
F0 "U" -500 730 50 H V L BNN
F1 "ADS1115IRUGR" -500 -700 50 H V L BNN
F2 "IC_ADS1115IRUGR" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "Texas Instruments" 0 0 50 H I L BNN "MF"
F5 "16-Bit, 860SPS, 4-Ch Delta-Sigma ADC w/ PGA, Oscillator, Voltage Reference, Comparator & I2C 10-X2QFN -40 to 125" 0 0 50 H I L BNN "DESCRIPTION"
F6 "XFQFN-10 Texas Instruments" 0 0 50 H I L BNN "PACKAGE"
F7 "None" 0 0 50 H I L BNN "PRICE"
F8 "ADS1115IRUGR" 0 0 50 H I L BNN "MP"
F9 "Unavailable" 0 0 50 H I L BNN "AVAILABILITY"
DRAW
S -500 -600 500 700 0 0 10 f
X ADDR 1 -700 400 200 R 40 40 0 0 I 
X AIN0 4 -700 300 200 R 40 40 0 0 I 
X AIN1 5 -700 200 200 R 40 40 0 0 I 
X AIN2 6 -700 100 200 R 40 40 0 0 I 
X AIN3 7 -700 0 200 R 40 40 0 0 I 
X ALERT/RDY 2 700 400 200 L 40 40 0 0 O 
X GND 3 700 -500 200 L 40 40 0 0 W 
X SCL 10 -700 -200 200 R 40 40 0 0 I C
X SDA 9 -700 -300 200 R 40 40 0 0 B 
X VDD 8 700 600 200 L 40 40 0 0 W 
ENDDRAW
ENDDEF
#
# End Library