// Seed: 4187327413
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    output wor   id_2
);
  wire id_4, id_5;
  assign id_2 = 1;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    inout tri1 id_14,
    input tri0 id_15,
    output wor id_16,
    output wor id_17,
    input wand id_18,
    input tri0 id_19,
    input tri id_20,
    output tri0 id_21,
    output tri1 id_22,
    input supply0 void id_23,
    output tri0 id_24
    , id_40,
    input tri1 id_25,
    input wire id_26,
    input tri1 id_27,
    input tri0 id_28,
    input wand id_29,
    input supply1 id_30
    , id_41,
    input supply1 id_31,
    input supply1 id_32,
    output wand id_33,
    input wire id_34
    , id_42,
    input uwire id_35,
    output uwire id_36,
    output tri0 id_37,
    output wor id_38
);
  assign id_24 = 1;
  module_0(
      id_6, id_23, id_2
  );
endmodule
