###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        32437   # Number of WRITE/WRITEP commands
num_reads_done                 =       614859   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       489248   # Number of read row buffer hits
num_read_cmds                  =       614858   # Number of READ/READP commands
num_writes_done                =        32438   # Number of read requests issued
num_write_row_hits             =        19242   # Number of write row buffer hits
num_act_cmds                   =       139327   # Number of ACT commands
num_pre_cmds                   =       139297   # Number of PRE commands
num_ondemand_pres              =       118998   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9103247   # Cyles of rank active rank.0
rank_active_cycles.1           =      8713680   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       896753   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1286320   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       596805   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10213   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4680   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6438   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5199   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1387   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1181   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1751   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3220   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2368   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14055   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           67   # Write cmd latency (cycles)
write_latency[100-119]         =           76   # Write cmd latency (cycles)
write_latency[120-139]         =          168   # Write cmd latency (cycles)
write_latency[140-159]         =          173   # Write cmd latency (cycles)
write_latency[160-179]         =          308   # Write cmd latency (cycles)
write_latency[180-199]         =          447   # Write cmd latency (cycles)
write_latency[200-]            =        31151   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       243431   # Read request latency (cycles)
read_latency[40-59]            =        78490   # Read request latency (cycles)
read_latency[60-79]            =        73219   # Read request latency (cycles)
read_latency[80-99]            =        34121   # Read request latency (cycles)
read_latency[100-119]          =        26399   # Read request latency (cycles)
read_latency[120-139]          =        24215   # Read request latency (cycles)
read_latency[140-159]          =        16544   # Read request latency (cycles)
read_latency[160-179]          =        13592   # Read request latency (cycles)
read_latency[180-199]          =        11464   # Read request latency (cycles)
read_latency[200-]             =        93383   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.61926e+08   # Write energy
read_energy                    =  2.47911e+09   # Read energy
act_energy                     =  3.81199e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.30441e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.17434e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68043e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.43734e+09   # Active standby energy rank.1
average_read_latency           =      121.908   # Average read request latency (cycles)
average_interarrival           =      15.4483   # Average request interarrival latency (cycles)
total_energy                   =  1.58925e+10   # Total energy (pJ)
average_power                  =      1589.25   # Average power (mW)
average_bandwidth              =       5.5236   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        32932   # Number of WRITE/WRITEP commands
num_reads_done                 =       662224   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       514595   # Number of read row buffer hits
num_read_cmds                  =       662222   # Number of READ/READP commands
num_writes_done                =        32934   # Number of read requests issued
num_write_row_hits             =        19004   # Number of write row buffer hits
num_act_cmds                   =       162171   # Number of ACT commands
num_pre_cmds                   =       162140   # Number of PRE commands
num_ondemand_pres              =       140490   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8900340   # Cyles of rank active rank.0
rank_active_cycles.1           =      8837581   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1099660   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1162419   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       645352   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10344   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4315   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6439   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5008   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1220   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1150   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1719   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3275   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2334   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14002   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            7   # Write cmd latency (cycles)
write_latency[60-79]           =           38   # Write cmd latency (cycles)
write_latency[80-99]           =           70   # Write cmd latency (cycles)
write_latency[100-119]         =           89   # Write cmd latency (cycles)
write_latency[120-139]         =          165   # Write cmd latency (cycles)
write_latency[140-159]         =          201   # Write cmd latency (cycles)
write_latency[160-179]         =          340   # Write cmd latency (cycles)
write_latency[180-199]         =          520   # Write cmd latency (cycles)
write_latency[200-]            =        31499   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       231105   # Read request latency (cycles)
read_latency[40-59]            =        83122   # Read request latency (cycles)
read_latency[60-79]            =        87964   # Read request latency (cycles)
read_latency[80-99]            =        40326   # Read request latency (cycles)
read_latency[100-119]          =        31396   # Read request latency (cycles)
read_latency[120-139]          =        28408   # Read request latency (cycles)
read_latency[140-159]          =        19187   # Read request latency (cycles)
read_latency[160-179]          =        14726   # Read request latency (cycles)
read_latency[180-199]          =        12119   # Read request latency (cycles)
read_latency[200-]             =       113869   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.64397e+08   # Write energy
read_energy                    =  2.67008e+09   # Read energy
act_energy                     =    4.437e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.27837e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.57961e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.55381e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.51465e+09   # Active standby energy rank.1
average_read_latency           =      143.859   # Average read request latency (cycles)
average_interarrival           =      14.3847   # Average request interarrival latency (cycles)
total_energy                   =  1.61371e+10   # Total energy (pJ)
average_power                  =      1613.71   # Average power (mW)
average_bandwidth              =      5.93201   # Average bandwidth
