
<html><head><title>Getting Started</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946373" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Demonstrates how you perform various design verification tasks using Virtuoso ADE Verifier" />
<meta name="DocTitle" content="Virtuoso ADE Verifier Workflow: Tutorial" />
<meta name="DocType" content="Getting Started" />
<meta name="FileTitle" content="Getting Started" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="verifierWorkflow" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946373" />
<meta name="NextFile" content="basicFlow.html" />
<meta name="Group" content="ADE Verifier" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Analog Design Environment" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso ADE Verifier Workflow: Tutorial -- Getting Started" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="verifierWorkflowICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verifierWorkflowTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="verifierWorkflow.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="basicFlow.html" title="Performing Basic Verification Flow Tasks">Performing Basic Verification  ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso ADE Verifier Workflow: Tutorial<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1073659"></a></h1>
<h1>
<a id="pgfId-1074543"></a><hr />
Getting Started<hr />
</h1>

<p>
<a id="pgfId-1086152"></a>This chapter introduces Virtuoso ADE Verifier (Verifier). It includes the following topics:</p>
<ul><li>
<a id="pgfId-1086156"></a><a href="overview.html#75061">Introducing Verifier</a></li><li>
<a id="pgfId-1088235"></a><a href="overview.html#72430">Using Verifier in Design Flows</a></li><li>
<a id="pgfId-1087792"></a><a href="overview.html#66358">About the Sample Design Used in this Verifier Tutorial</a></li></ul>



<div class="webflare-information-macro webflare-macro-video">
<a id="pgfId-1112185"></a>
For a video overview of Verifier, see <em><a actuate="user" class="URL" href="http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:VideoViewer;DocumentType=video,norcfeat;q=Video/Custom_IC_Design/vdn/adeVerifierIntro.html;src=wp" show="replace" xml:link="simple">Introducing Virtuoso ADE Verifier</a></em> on Cadence Online Support.</div>
<p>
<a id="pgfId-1112717"></a><img width="74" height="28" src="images/overview-3.gif" /></p>

<p class="webflare-indent1">
<a id="pgfId-1112779"></a>You can download the <a actuate="user" class="URL" href="http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:DocumentViewer;src=wp;q=ProductInformation/Custom_IC_Design/ApplicationPackages/CIC_RAK_Home.htm" show="replace" xml:link="simple">Virtuoso ADE Verifier Rapid Adoption Kit</a> from Cadence Online Support. This kit also contains the sample design database and instructions on how to implement the basic verification flow for a design. This sample design database is also packaged with this tutorial. See <a href="overview.html#90971">&#8220;Obtaining the Sample Design&#8221;</a>. </p>

<h2>
<a id="pgfId-1087794"></a><a id="75061"></a>Introducing Verifier</h2>

<p>
<a id="pgfId-1099503"></a>Verifier is a comprehensive application to conduct and monitor requirements-driven verification flows for analog designs. You can use Verifier to meet the following objectives for your design verification flows: </p>
<ul><li>
<a id="pgfId-1099840"></a>Define the verification requirements for a design project.</li><li>
<a id="pgfId-1099841"></a>Map the verification requirements with their implementations, which can be ADE Assembler and ADE Explorer cellviews of the type <code>maestro</code>, their tests, and outputs.</li><li>
<a id="pgfId-1099842"></a>Set owners of requirements when multiple designers are involved in the project.</li><li>
<a id="pgfId-1075056"></a>Simulate multiple implementation cellviews individually, serially, or in parallel.</li><li>
<a id="pgfId-1074947"></a>Perform and monitor large batch-based verification regression runs.</li><li>
<a id="pgfId-1075761"></a>Monitor the requirements-based verification status of the design project through various reports.</li></ul>





<p>
<a id="pgfId-1111658"></a>Verifier maintains verification data in cellviews of the type <code>verifier</code> that contain:</p>
<ul><li>
<a id="pgfId-1100983"></a>The verification plan, structured as a hierarchy of verification requirements</li><li>
<a id="pgfId-1100984"></a>Implementation links and the mapping between requirements and their corresponding implementations</li><li>
<a id="pgfId-1094772"></a>Verifier preferences, such as the default job policy to use, the source for verification specifications that Verifier uses to determine verification results, among other settings</li></ul>


<p>
<a id="pgfId-1094063"></a>Verifier also lets you create owner cellviews of the type <code>verifier</code> based on the owners of the requirements. This feature helps project managers assign owners to design verification requirements and monitor the verification status of the owned requirements. Requirement owners can create implementations and map them to their requirements.</p>
<p>
<a id="pgfId-1100952"></a>Verifier also provides advanced features, such as the ability to add your own custom fields. It also offers a configurable environment and full data access through an extensive set of SKILL functions. For details on these functions, see <em><a actuate="user" class="URL" href="../verifierSkillRef/verifierSkillRefTOC.html" show="replace" xml:link="simple">Virtuoso ADE Verifier SKILL Reference</a></em>.</p>
<p>
<a id="pgfId-1101266"></a>The following table describes the key elements of Verifier.</p>
<table class="webflareTable" id="#id1111409">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1111435">
<a id="pgfId-1111435"></a>Element</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1111437">
<a id="pgfId-1111437"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111439"></a>Requirements<a id="reqTree"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111466"></a>A design verification plan includes a set of verification requirements structured in a hierarchical tree. A verification requirement is an abstract description of an aspect of a design that needs to be verified. It includes details like the title, description, and verification goal with the applicable range of acceptable output values. In a multi-user design environment, requirements can have owners. You can also specify custom fields to include additional information.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111443"></a>Implementations</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111812"></a>An implementation represents the simulation setup, testbench, or the measured output of a requirement. Implementation data is stored in cellviews of the type <code>maestro</code>. You map requirements to the corresponding implementations. To determine the status of a design verification requirement, you simulate the associated implementation. Verifier compares the outputs with the specification values set in the related implementations or requirement and determines the verification results.</p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1111445"></a>Verifier supports the checks and asserts defined in cellviews as implementations.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111447"></a>Verification status and reports</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1111449"></a>Verifier presents the overall requirements-based design verification status and detailed verification results in its user interface. You can also generate reports in HTML format. </p>
</td>
</tr>
</tbody></table>

<h2>
<a id="pgfId-1102799"></a><a id="72430"></a>Using Verifier in Design Flows<a id="flows"></a></h2>

<p>
<a id="pgfId-1099329"></a>You can customize the use of Verifier according to your design verification needs. For example, you can use Verifier in a top-down flow where you define requirements before you add their implementations. Alternatively, you can use Verifier in a bottom-up flow where you add implementations before you start developing the verification plan in the form of requirements. You can also use Verifier in a meet-in-the-middle flow that has a mix of the top-down and bottom-up elements. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1092242"></a>The top-down flow is recommended when you want to reuse a verification plan in different projects. Use the bottom-up flow if the design project is in progress and implementations already exist. </div>
<p>
<a id="pgfId-1094993"></a><a id="loadData"></a>When you launch a new Verifier setup, Verifier prompts you to include implementations for a bottom-up flow, include requirements for a top-down flow, or start Verifier without any data.</p>
<p>
<a id="pgfId-1094998"></a>The following figure, with links to relevant sections, illustrates how you can use Verifier in a generic top-down verification flow.</p>

<p>
<a id="pgfId-1092355"></a></p>
<div class="webflare-div-image">
<img width="669" height="309" src="images/overview-4.gif" /></div>

<p>
<a id="pgfId-1092363"></a><a id="bottomup"></a>The following figure, with links to relevant sections, illustrates how you can use Verifier in a generic bottom-up verification flow.</p>

<p>
<a id="pgfId-1112324"></a></p>
<div class="webflare-div-image">
<img width="669" height="312" src="images/overview-5.gif" /></div>
<h2>
<a id="pgfId-1112378"></a><a id="66358"></a>About the Sample Design Used in this Verifier Tutorial<a id="sampleDesign"></a></h2>

<p>
<a id="pgfId-1112379"></a>This section describes the following topics:</p>
<ul><li>
<a id="pgfId-1097094"></a><a href="overview.html#70209">Introducing the Sample Design</a></li><li>
<a id="pgfId-1097173"></a><a href="overview.html#90971">Obtaining the Sample Design</a></li></ul>


<h3>
<a id="pgfId-1097151"></a><a id="70209"></a>Introducing the Sample Design</h3>

<p>
<a id="pgfId-1102568"></a>This tutorial demonstrates how you can use Verifier to perform design verification tasks for a sample design. This sample design is part of the unified Rapid Adopt Kit (RAK) database for ADE Explorer, ADE Assembler, and ADE Verifier. </p>
<p>
<a id="pgfId-1112409"></a>The verification project for this design is called Analog Verification Project (AVP). This tutorial illustrates a simple <h-hot><a href="overview.html#flows">top-down verification flow</a></h-hot> for the sample design. It also illustrates how you use various advanced features of Verifier for the sample design. </p>

<div class="webflare-information-macro webflare-macro-tip">
<a id="pgfId-1104727"></a>
You can use the <a href="overview.html#flows">top-down</a> and <a href="overview.html#bottomup">bottom-up</a> verification flow diagrams in this document to learn about employing Verifier in these flows. These diagrams contain links to the topics where you can find details on the related tasks.</div>

<p>
<a id="pgfId-1078206"></a>The sample design consists of the following blocks:</p>
<ul><li>
<a id="pgfId-1078207"></a>OpAmp</li><li>
<a id="pgfId-1078208"></a>Filter</li><li>
<a id="pgfId-1078209"></a>PowerAmp</li><li>
<a id="pgfId-1078210"></a>VCO</li></ul>



<p>
<a id="pgfId-1078211"></a>This tutorial assumes that the current status of the sample design project is as follows:</p>
<ul><li>
<a id="pgfId-1078212"></a>Different designers and verification engineers are working on different blocks in this design project.</li><li>
<a id="pgfId-1078213"></a>The design and verification cycle of the OpAmp and VCO blocks is in progress. </li><li>
<a id="pgfId-1097215"></a>The design and verification cycle of the Filter and PowerAmp blocks is planned for the future.</li></ul>


<p>
<a id="pgfId-1097180"></a>The following figure illustrates the library structure of the sample design. </p>

<p>
<a id="pgfId-1091577"></a></p>
<div class="webflare-div-image">
<img width="557" height="397" src="images/overview-7.gif" /></div>

<p>
<a id="pgfId-1091560"></a>Note the following:</p>
<ul><li>
<a id="pgfId-1091561"></a>The VCO block data is stored in the library <code>amsPLL</code> and the OpAmp block data is stored in the library <code>Two_Stage_Opamp</code>. This tutorial uses these libraries to demonstrate the basic verification flow performed using Verifier.</li><li>
<a id="pgfId-1091633"></a>The libraries <code>amsPLL</code> contain cellviews of the type <code>verifier</code> that is used to demonstrate how you use Verifier. </li></ul>


<h3>
<a id="pgfId-1097336"></a><a id="90971"></a>Obtaining the Sample Design</h3>

<p>
<a id="pgfId-1112834"></a>The <code>.tar.gz</code> file that contains the sample design is packaged with this tutorial. Download and extract this file to a location from where you want to use Verifier. See the following procedure for details. The procedure described below assumes that the filename is <code>EAV_RAK.tar.gz</code>.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1112835"></a>The <a actuate="user" class="URL" href="http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:DocumentViewer;src=wp;q=ProductInformation/Custom_IC_Design/ApplicationPackages/CIC_RAK_Home.htm" show="replace" xml:link="simple">Virtuoso ADE Verifier Rapid Adoption Kit</a> on Cadence Online Support also contains the sample design database and instructions on how to implement the basic verification flow for a design. </div>
<p>
<a id="pgfId-1112836"></a><strong>To obtain and prepare the sample design database for exploring Verifier</strong></p>

<ol><li>
<a id="pgfId-1097128"></a>Copy the <code>.tar.gz</code> file from the <code>dbSrc</code> directory of this tutorial to your destination directory from where you want to explore Verifier.<br />
<a id="pgfId-1097484"></a>For example:<br />
<a id="pgfId-1097507"></a><strong>$</strong><code> cp /<span class="webflare-courier-new" style="white-space:pre"><em>Virtuoso_Installation_Dir</em></span><code>/doc/verifierWorkflow/dbSrc/EAV_RAK.tar.gz /</code><span class="webflare-courier-new" style="white-space:pre"><em>myHome</em></span></code><br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1098347"></a>If you are accessing this tutorial from Cadence Help, right-click the page and select <em>Copy Current Location</em>. Use the copied text to identify the location of this tutorial and its <code>dbSrc</code> directory.</div></li><li>
<a id="pgfId-1097416"></a>Change to the destination directory.<br />
<a id="pgfId-1097760"></a>For example:<br />
<a id="pgfId-1097728"></a><strong>$</strong><code> cd /</code><span class="webflare-courier-new" style="white-space:pre"><em>myHome</em></span></li><li>
<a id="pgfId-1097720"></a>Extract the contents of the tar file containing the design database.<br />
<a id="pgfId-1112585"></a>For example:<br />
<a id="pgfId-1112586"></a><strong>$</strong><code> tar -xvf EAV_RAK.tar.gz</code></li><li>
<a id="pgfId-1112587"></a>Change to the directory containing the extracted sample design database.<br />
<a id="pgfId-1097132"></a>For example, if the directory created by extracting the <code>.tar.gz</code> file is <code>EAV_RAK</code>, change to this directory.<br />
<a id="pgfId-1097133"></a><strong>$</strong><code> cd EAV_RAK</code></li><li>
<a id="pgfId-1098035"></a>Start Virtuoso after ensuring that the Virtuoso and MMSIM paths are set correctly.<br />
<a id="pgfId-1098115"></a><strong>$</strong><code> virtuoso &amp;</code></li></ol>























<p>
<a id="pgfId-1095772"></a>You can now use Library Manager to access the design database and start exploring Verifier by performing the tasks described in the subsequent chapters. For more information on the sample design, contact your Cadence representative.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="basicFlow.html" id="nex" title="Performing Basic Verification Flow Tasks">Performing Basic Verification  ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>