
---------- Begin Simulation Statistics ----------
simSeconds                                   0.577156                       # Number of seconds simulated (Second)
simTicks                                 577156470500                       # Number of ticks simulated (Tick)
finalTick                                577156470500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    331.56                       # Real time elapsed on the host (Second)
hostTickRate                               1740728762                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  406613744                       # Number of bytes of host memory used (Byte)
simInsts                                    118949895                       # Number of instructions simulated (Count)
simOps                                      139094032                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   358758                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     419514                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        516482369                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       154140426                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                  1136438                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      154351757                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 191009                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             16182832                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          10838595                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               87365                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           276009744                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.559226                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.345701                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 217239119     78.71%     78.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  21118031      7.65%     86.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  12917969      4.68%     91.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   8645545      3.13%     94.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7144040      2.59%     96.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3925185      1.42%     98.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2669158      0.97%     99.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1561456      0.57%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    789241      0.29%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             276009744                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  439550     15.29%     15.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   3356      0.12%     15.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                  238936      8.31%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     23.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1547      0.05%     23.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                   1036      0.04%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     23.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1493452     51.96%     75.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                696443     24.23%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        12707      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     101835617     65.98%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       416143      0.27%     66.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         36655      0.02%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         9726      0.01%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        22345      0.01%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        12622      0.01%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         9476      0.01%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     30639838     19.85%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     21356628     13.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      154351757                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.298852                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2874320                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.018622                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                587575982                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               171382185                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       147750021                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                   202605                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  115089                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses           93830                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   157112119                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      101251                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                       1112505                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                       22301515                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                      4723073                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                  155565065                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                   304552                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     27115102                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    21963742                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    835261                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         86515                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                      4581374                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents              38724                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect             389738                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect          761239                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                  1150977                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                         152878461                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      30160410                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1186770                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              288201                       # Number of nop insts executed (Count)
system.cpu.numRefs                           51263321                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       27825890                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     21102911                       # Number of stores executed (Count)
system.cpu.numRate                           0.295999                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                    148060495                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                   147843851                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      73295906                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     124497806                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.286251                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.588733                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                         2220626                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       240472625                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.quiesceCycles                    637830661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu.committedInsts                   118949895                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     139094032                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.342016                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.342016                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.230308                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.230308                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  179623696                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 107675223                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                     125530                       # number of vector regfile reads (Count)
system.cpu.vecRegfileWrites                     65319                       # number of vector regfile writes (Count)
system.cpu.ccRegfileReads                    30953705                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   30723786                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 987817897                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  2172812                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       27115102                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      21963742                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2543206                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2527214                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                33352327                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          21146134                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1557552                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             16095611                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                14430594                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.896555                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 5036909                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              39598                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          547015                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             391965                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           155050                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        38744                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        16239173                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls         1049073                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1048714                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    273271661                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.509866                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.469514                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       222959056     81.59%     81.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        23492805      8.60%     90.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         8564964      3.13%     93.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3813158      1.40%     94.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         4400804      1.61%     96.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2161979      0.79%     97.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1499307      0.55%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1175959      0.43%     98.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5203629      1.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    273271661                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            119187768                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              139331905                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    44294865                       # Number of memory references committed (Count)
system.cpu.commit.loads                      24060872                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      730916                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   26046531                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions            87225                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   129067717                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               4030540                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        10567      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     94559612     67.87%     67.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       381998      0.27%     68.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34722      0.02%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         9055      0.01%     68.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        20697      0.01%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        11508      0.01%     68.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         8881      0.01%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     24060872     17.27%     85.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     20233993     14.52%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    139331905                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5203629                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       39435491                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          39435491                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      39872242                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         39872242                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      4267326                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         4267326                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      4447166                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        4447166                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 181685542299                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 181685542299                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 181685542299                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 181685542299                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     43702817                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      43702817                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     44319408                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     44319408                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.097644                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.097644                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.100344                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.100344                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 42575.969659                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 42575.969659                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 40854.229930                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 40854.229930                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs     13455116                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        16615                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       623282                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          208                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      21.587525                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    79.879808                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1058371                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1058371                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2978677                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2978677                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2978677                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2978677                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1288649                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1288649                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1461289                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1461289                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data        49405                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        49405                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  67171044312                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  67171044312                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  81024235464                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  81024235464                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data   3955687500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   3955687500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.029487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.029487                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.032972                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.032972                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 52125.166987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 52125.166987                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55447.098735                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55447.098735                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 80066.541848                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 80066.541848                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                1457349                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data    151918977                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total    151918977                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrHits::cpu.data         3078                       # number of CleanInvalidReq MSHR hits (Count)
system.cpu.dcache.CleanInvalidReq.mshrHits::total         3078                       # number of CleanInvalidReq MSHR hits (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data         8108                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total         8108                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data    205512799                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total    205512799                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 25346.916502                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 25346.916502                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.missLatency::cpu.data     10091152                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.missLatency::total     10091152                       # number of CleanSharedReq miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.avgMissLatency::cpu.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.mshrHits::cpu.data         2521                       # number of CleanSharedReq MSHR hits (Count)
system.cpu.dcache.CleanSharedReq.mshrHits::total         2521                       # number of CleanSharedReq MSHR hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data        78319                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total        78319                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data    855786246                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total    855786246                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data 10926.930196                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total 10926.930196                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.InvalidateReq.mshrMisses::cpu.data          771                       # number of InvalidateReq MSHR misses (Count)
system.cpu.dcache.InvalidateReq.mshrMisses::total          771                       # number of InvalidateReq MSHR misses (Count)
system.cpu.dcache.InvalidateReq.mshrMissLatency::cpu.data      7709852                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.dcache.InvalidateReq.mshrMissLatency::total      7709852                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.dcache.InvalidateReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.dcache.InvalidateReq.avgMshrMissLatency::cpu.data  9999.808042                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.dcache.InvalidateReq.avgMshrMissLatency::total  9999.808042                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data       440722                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total       440722                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data        48426                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total        48426                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data   3533052000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total   3533052000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data       489148                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total       489148                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.099001                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.099001                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 72957.749969                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 72957.749969                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data        44820                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total        44820                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data         3606                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total         3606                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data    283117500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total    283117500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.007372                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.007372                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 78512.895175                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 78512.895175                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     22787924                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        22787924                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1259095                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1259095                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  86656948000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  86656948000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     24047019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     24047019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.052360                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.052360                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 68824.789234                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 68824.789234                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       686992                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       686992                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       572103                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       572103                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data        24960                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        24960                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  43546765017                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  43546765017                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data   3955687500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   3955687500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.023791                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.023791                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 76117.001689                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 76117.001689                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 158481.069712                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 158481.069712                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data       422562                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total       422562                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data       164745                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total       164745                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data       587307                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total       587307                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.280509                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.280509                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data       157648                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total       157648                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data  12748367000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total  12748367000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.268425                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.268425                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 80866.024307                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 80866.024307                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        14189                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         14189                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        15095                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        15095                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        29284                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        29284                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.515469                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.515469                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        14992                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        14992                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data   1104824152                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total   1104824152                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.511952                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.511952                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 73694.247065                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 73694.247065                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data       464494                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total       464494                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data       464494                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total       464494                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::cpu.data        43533                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        43533                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       355681                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       355681                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   6035096942                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   6035096942                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       399214                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       399214                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.890953                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.890953                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 16967.723724                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 16967.723724                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data         3545                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total         3545                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data       352136                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total       352136                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   5564019484                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   5564019484                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.882073                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.882073                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 15800.768692                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 15800.768692                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     16604034                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       16604034                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      2652550                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2652550                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  88993497357                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  88993497357                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     19256584                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     19256584                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.137748                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.137748                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 33550.167709                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 33550.167709                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      2288140                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      2288140                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       364410                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       364410                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data        24445                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        24445                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  18060259811                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  18060259811                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.018924                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.018924                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49560.274995                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49560.274995                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.552794                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             42246555                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1463806                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              28.860761                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            13121000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.552794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998587                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998587                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          745                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          134                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           92195500                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          92195500                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                114663019                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             130595442                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  25344700                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               4294078                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1112505                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             13997857                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                513991                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              161908808                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1529558                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles          103358012                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      150470965                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    33352327                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           19859468                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     120432330                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3246022                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                   49813795                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                27977                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         95843                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles       643909                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14867                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  24966971                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                963300                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                    55543                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          276009744                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.633928                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.864419                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                238689975     86.48%     86.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  4984351      1.81%     88.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  5225355      1.89%     90.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4597840      1.67%     91.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4350597      1.58%     93.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3466104      1.26%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2317196      0.84%     95.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1921069      0.70%     96.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 10457257      3.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            276009744                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.064576                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.291338                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       22103155                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          22103155                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      22103155                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         22103155                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      2862400                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         2862400                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      2862400                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        2862400                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 189695416292                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 189695416292                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 189695416292                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 189695416292                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     24965555                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      24965555                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     24965555                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     24965555                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.114654                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.114654                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.114654                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.114654                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66271.456223                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 66271.456223                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66271.456223                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 66271.456223                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs       256113                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets          408                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         3502                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      73.133352                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          408                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      2563808                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           2563808                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst       298058                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        298058                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst       298058                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       298058                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      2564342                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      2564342                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      2564342                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      2564342                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrUncacheable::cpu.inst         1360                       # number of overall MSHR uncacheable misses (Count)
system.cpu.icache.overallMshrUncacheable::total         1360                       # number of overall MSHR uncacheable misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 171204827871                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 171204827871                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 171204827871                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 171204827871                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrUncacheableLatency::cpu.inst     72164500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.icache.overallMshrUncacheableLatency::total     72164500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.102715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.102715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.102715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.102715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66763.648480                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66763.648480                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66763.648480                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66763.648480                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrUncacheableLatency::cpu.inst 53062.132353                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrUncacheableLatency::total 53062.132353                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.icache.replacements                2563806                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     22103155                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        22103155                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      2862400                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       2862400                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 189695416292                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 189695416292                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     24965555                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     24965555                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.114654                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.114654                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66271.456223                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66271.456223                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst       298058                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       298058                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      2564342                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      2564342                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrUncacheable::cpu.inst         1360                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.icache.ReadReq.mshrUncacheable::total         1360                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 171204827871                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 171204827871                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrUncacheableLatency::cpu.inst     72164500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.icache.ReadReq.mshrUncacheableLatency::total     72164500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.102715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.102715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66763.648480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66763.648480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrUncacheableLatency::cpu.inst 53062.132353                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrUncacheableLatency::total 53062.132353                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.732662                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             24667497                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            2564342                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               9.619426                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick            12972000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.732662                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          160                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          276                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           52495452                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          52495452                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      804053                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3054230                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 3468                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               38724                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1729749                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               265490                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 601078                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           23461971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             16.073305                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            72.184903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               22097888     94.19%     94.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                56649      0.24%     94.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                14876      0.06%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                12404      0.05%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                16159      0.07%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                15662      0.07%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                12817      0.05%     94.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                10506      0.04%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                14314      0.06%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                23574      0.10%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             185057      0.79%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             142278      0.61%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              55540      0.24%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             113351      0.48%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              36891      0.16%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              76172      0.32%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             156271      0.67%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              41500      0.18%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              14394      0.06%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               6889      0.03%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               6140      0.03%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               5715      0.02%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               5648      0.02%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               5534      0.02%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               5812      0.02%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               7412      0.03%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               6824      0.03%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               7292      0.03%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               9748      0.04%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               8893      0.04%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           289761      1.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             23461971                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                  26252044                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                  221298                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                 21091115                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                  77027                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                      42593                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                        12                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                   1449                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid               1576                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                    22                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                1923                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                     72                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                9697                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                   2016                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses              26473342                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses             21168142                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                      47343159                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                      298325                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                  47641484                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                288628                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor       288587                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         1545                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        41048                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore       181653                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples       106975                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean 14833.947184                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev 92006.761023                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-524287       106475     99.53%     99.53% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::524288-1.04858e+06          443      0.41%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::1.04858e+06-1.57286e+06           30      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::1.57286e+06-2.09715e+06            7      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::2.09715e+06-2.62144e+06            3      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::2.62144e+06-3.14573e+06            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::3.14573e+06-3.67002e+06            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::3.67002e+06-4.1943e+06            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::4.1943e+06-4.71859e+06            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::4.71859e+06-5.24288e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::5.24288e+06-5.76717e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::5.76717e+06-6.29146e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total       106975                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples       156274                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 190139.357795                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 165272.258910                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 102647.199834                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-524287       153938     98.51%     98.51% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::524288-1.04858e+06         2316      1.48%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::1.04858e+06-1.57286e+06           17      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::1.57286e+06-2.09715e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::5.76717e+06-6.29146e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total       156274                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 229261866524                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.669114                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     1.326278                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0-3 227151210024     99.08%     99.08% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4-7   1132119500      0.49%     99.57% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8-11    335422000      0.15%     99.72% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12-15    162655000      0.07%     99.79% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::16-19    238384000      0.10%     99.89% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::20-23     47428500      0.02%     99.92% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::24-27     21957000      0.01%     99.92% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::28-31     27500000      0.01%     99.94% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::32-35    139634500      0.06%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::36-39      4537500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::40-43       666500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::44-47       333000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::48-51         5000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::52-55        10000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::56-59         4000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 229261866524                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB        41048     96.37%     96.37% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB         1545      3.63%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total        42593                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data       288587                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total       288587                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data        42593                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total        42593                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total       331180                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                  25019764                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                  235163                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                     205472                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                        12                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                   1449                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid               1576                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                    22                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                 864                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                   2194                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses              25254927                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                      25019764                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                      235163                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                  25254927                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                235163                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor       234754                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          733                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3       204739                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore        25728                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples       209435                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  8870.704515                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev 40720.441613                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-65535       199151     95.09%     95.09% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::65536-131071         2865      1.37%     96.46% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::131072-196607         4453      2.13%     98.58% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::196608-262143         2110      1.01%     99.59% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::262144-327679          481      0.23%     99.82% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::327680-393215          135      0.06%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::393216-458751          155      0.07%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::458752-524287           58      0.03%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::524288-589823           19      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::589824-655359            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::655360-720895            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total       209435                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples       230791                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 203107.749002                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 192368.680025                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 69852.610062                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-131071         8427      3.65%      3.65% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-262143       191502     82.98%     86.63% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::262144-393215        23732     10.28%     96.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::393216-524287         6123      2.65%     99.56% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::524288-655359          907      0.39%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::655360-786431           88      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::786432-917503           10      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::1.04858e+06-1.17965e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total       230791                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples 220672264932                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     0.954203                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::stdev     0.236433                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0  11167843456      5.06%      5.06% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1 208640177476     94.55%     99.61% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2    718035500      0.33%     99.93% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::3    112694500      0.05%     99.98% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::4     23917500      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::5      5658000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::6      1750000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::7      1469000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::8       226000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::9       134000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::10       112000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::11        84000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::12        53500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::13       110000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total 220672264932                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB       204739     99.64%     99.64% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB          733      0.36%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total       205472                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst       234754                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total       234754                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst       205472                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total       205472                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total       440226                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions            4082                       # Number of power state transitions (Count)
system.cpu.power_state.ticksClkGated::samples         2041                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::mean 156254698.950514                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::stdev 24451212.061637                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::underflows            2      0.10%      0.10% # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::1000-5e+10         2039     99.90%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::min_value          501                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::max_value    162434656                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::total         2041                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 258240629942                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::CLK_GATED 318915840558                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1112505                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                117193884                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                28875045                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       85746066                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  27158899                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              15923345                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              158506075                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 58465                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3603684                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1170893                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                9300933                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           149988310                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   232479836                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                185012255                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   137284                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             130944486                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 19043824                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 3509953                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              860330                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  25654618                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        423573240                       # The number of ROB reads (Count)
system.cpu.rob.writes                       313896966                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                118949895                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  139094032                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 18488                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                18488                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq               121553                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp              121553                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          146                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          282                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.energy_ctrl.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio        54204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio        16552                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        71270                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iocache.cpu_side_port       208812                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total       208812                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   280082                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          397                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio        54224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio         9944                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        65005                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iocache.cpu_side_port      6653872                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total      6653872                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   6718877                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer11.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer12.occupancy            47738003                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer13.occupancy               18000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy               18000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer15.occupancy               17500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy            14707503                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy           540256966                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               115500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer7.occupancy               211000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer8.occupancy                 1000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            53557000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy           105164000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pci_ide           104406                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total             104406                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pci_ide          104406                       # number of overall misses (Count)
system.iocache.overallMisses::total            104406                       # number of overall misses (Count)
system.iocache.demandMissLatency::pci_ide  12324605966                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total   12324605966                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pci_ide  12324605966                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total  12324605966                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pci_ide         104406                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total           104406                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pci_ide        104406                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total          104406                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pci_ide              1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pci_ide             1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pci_ide 118044.997088                       # average overall miss latency ((Cycle/Count))
system.iocache.demandAvgMissLatency::total 118044.997088                       # average overall miss latency ((Cycle/Count))
system.iocache.overallAvgMissLatency::pci_ide 118044.997088                       # average overall miss latency ((Cycle/Count))
system.iocache.overallAvgMissLatency::total 118044.997088                       # average overall miss latency ((Cycle/Count))
system.iocache.blockedCycles::no_mshrs            747                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs             43                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs         17.372093                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks          103458                       # number of writebacks (Count)
system.iocache.writebacks::total               103458                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pci_ide       104406                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total         104406                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pci_ide       104406                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total        104406                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pci_ide   7099193519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total   7099193519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pci_ide   7099193519                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total   7099193519                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pci_ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pci_ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pci_ide 67996.030104                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.demandAvgMshrMissLatency::total 67996.030104                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.overallAvgMshrMissLatency::pci_ide 67996.030104                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.overallAvgMshrMissLatency::total 67996.030104                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.replacements                    104360                       # number of replacements (Count)
system.iocache.ReadReq.misses::pci_ide            566                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              566                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pci_ide     96054663                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     96054663                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pci_ide          566                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            566                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pci_ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pci_ide 169707.885159                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 169707.885159                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pci_ide          566                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total          566                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pci_ide     67754663                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total     67754663                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pci_ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pci_ide 119707.885159                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 119707.885159                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pci_ide       103840                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total       103840                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pci_ide  12228551303                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total  12228551303                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pci_ide       103840                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total       103840                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pci_ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pci_ide 117763.398527                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 117763.398527                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pci_ide       103840                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total       103840                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pci_ide   7031438856                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total   7031438856                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pci_ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pci_ide 67714.164638                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 67714.164638                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                2.735761                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                  104406                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                104392                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                  1.000134                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           477319800000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide     2.735761                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide         0.170985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.170985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                939640                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               939640                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   3683038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb_walker::samples    185855.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb_walker::samples    617275.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples   2416207.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    964409.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_pci_ide::samples       256.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.223923446500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       215475                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       215475                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            11286508                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            3479178                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4344669                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    3737089                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4344669                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  3737089                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 161436                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 53282                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       350                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                809395                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3535274                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                 5968                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              3731120                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 3032917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  814571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  239585                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   87260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    7808                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     919                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  13830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  19062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 150648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 188195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 202877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 215696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 224534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 231502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 225908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 233077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 237682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 245647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 238233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 240697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 232170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 224126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 222630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 221118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   9039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   7855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   7136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   6199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   5730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   5011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   4842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   4908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   5036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   4849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   4694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   4316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   4218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   4177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   4567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   4168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   3450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   3083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   2486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   2222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   1394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   1150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   1225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   1100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   1102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       215475                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.414002                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     10.552018                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        215425     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           43      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        215475                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       215475                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.096146                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.572511                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     71.969074                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-511        215469    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-1023            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::2048-2559            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::3584-4095            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::6656-7167            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31744-32255            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        215475                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                10331904                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               232732696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            238839428                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              403240209.36364084                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              413820931.07799613                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  577156116500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      71414.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb_walker      1486840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb_walker      4938200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst    154637248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     61329120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::pci_ide        16384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    235713472                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorWriteBytes::cpu.data         6148                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb_walker 2576147.155921039172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb_walker 8556085.312050573528                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 267929505.955352544785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 106260820.305574312806                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::pci_ide 28387.449222922645                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 408404798.434985280037                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::cpu.data 10652.223988191432                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb_walker       185937                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb_walker       617310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst      2565695                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       975471                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::pci_ide          256                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      3731120                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::cpu.data         5969                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb_walker   7720206854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb_walker  21271033994                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  87329215683                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  43091586387                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::pci_ide     25173366                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 14924012864802                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::cpu.data  14440991749                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb_walker     41520.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb_walker     34457.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34037.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44175.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::pci_ide     98333.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3999874.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::cpu.data   2419331.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb_walker      1487496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb_walker      4938480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst    164204480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     62085856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::pci_ide        16384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      232732696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst    164204480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total    164204480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     74733760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::cpu.data        47748                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     74781508                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb_walker       185937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb_walker       617310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst      2565695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       975471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::pci_ide           256                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4344669                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1167715                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::cpu.data         5969                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1173684                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb_walker      2577284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb_walker      8556570                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst      284506002                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      107571966                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::pci_ide           28387                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         403240209                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    284506002                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     284506002                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    129486134                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::cpu.data         82730                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        129568864                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    129486134                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb_walker      2577284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb_walker      8556570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     284506002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     107654695                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::pci_ide          28387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        532809073                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4183233                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             3683792                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       297495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       167690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       253928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       213231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       286231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       229587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       414798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       178825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       211091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       270585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       159983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       145129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       234490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       294556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       402039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       423575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       299614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       182871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       270210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       226380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       296710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       246754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       192953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       200567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       222418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       290449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       141124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       168332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       232692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       288172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       215769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       208777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             81001597534                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           20916165000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       159437216284                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19363.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38113.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2631488                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            2151094                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           58.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      3084438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   163.235151                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   118.569590                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   172.998850                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1489858     48.30%     48.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      1003098     32.52%     80.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       316034     10.25%     91.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       117693      3.82%     94.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        52554      1.70%     96.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        28343      0.92%     97.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        15666      0.51%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        10125      0.33%     98.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        51067      1.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      3084438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             267726912                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten          235762688                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              463.872322                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              408.490072                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    6.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.62                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               60.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     11366822880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      6041602050                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    14578344900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   10001827980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45560190000.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 116856016920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 123223018080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  327627822810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   567.658581                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 319329960672                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  19272500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 238554009828                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     10656100140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      5663840160                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    15289938720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    9227566260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 45560190000.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 117023594640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 123081900000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  326503129920                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   565.709901                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 318972091900                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  19272500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 238911878600                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               842628                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             3997635                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               24445                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              24445                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1161829                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean       2563808                       # Transaction distribution (Count)
system.membus.transDist::WriteClean              5886                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            399883                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1704                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             379841                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            379841                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         2564342                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         590665                       # Transaction distribution (Count)
system.membus.transDist::CleanSharedReq         80840                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq        11186                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         598480                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp           400                       # Transaction distribution (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port       209358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total       209358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.realview.bootmem.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port      7695198                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total      7695212                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port        71270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.realview.bootmem.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.realview.gic.pio         3282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      4014769                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total      4089345                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.mmu.itb_walker.port::system.mem_ctrls.port      1239157                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.mmu.itb_walker.port::total      1239157                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.mmu.dtb_walker.port::system.mem_ctrls.port       380398                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.mmu.dtb_walker.port::total       380398                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                13613470                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port      6659200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total      6659200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.realview.bootmem.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port    328288192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total    328288640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port        65005                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.realview.bootmem.port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.realview.gic.pio         6564                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    130224548                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    130296177                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.mmu.itb_walker.port::system.mem_ctrls.port      4938480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.mmu.itb_walker.port::total      4938480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.mmu.dtb_walker.port::system.mem_ctrls.port      1487496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.mmu.dtb_walker.port::total      1487496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                471669993                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            14388                       # Total snoops (Count)
system.membus.snoopTraffic                     163816                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5094133                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.031864                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.175638                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4931814     96.81%     96.81% # Request fanout histogram (Count)
system.membus.snoopFanout::1                   162319      3.19%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5094133                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            62835494                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy               15328                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy            2485500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy        25063446574                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy                4500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy                7500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            3614693                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        13712901350                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         5272353814                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer4.occupancy         1508494114                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy          482001987                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        8512895                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4294192                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         1609                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            1                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes         4096                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             1                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages         1621                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes      6645760                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs         1627                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.bytesRead::cpu.inst          448                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::cpu.data           28                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesRead::total          476                       # Number of bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::cpu.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.bytesInstRead::total          448                       # Number of instructions bytes read from this memory (Byte)
system.realview.bootmem.numReads::cpu.inst            7                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::cpu.data            4                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.numReads::total            11                       # Number of read requests responded to by this memory (Count)
system.realview.bootmem.bwRead::cpu.inst          776                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::cpu.data           49                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwRead::total             825                       # Total read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::cpu.inst          776                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwInstRead::total          776                       # Instruction read bandwidth from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu.inst          776                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::cpu.data           49                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.bwTotal::total            825                       # Total bandwidth to/from this memory ((Byte/Second))
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 577156470500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                     2041                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
