-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kerneldl_gradient is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cnn_gradswxf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxf_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxf_V_we0 : OUT STD_LOGIC;
    cnn_gradswxf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxf_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxf_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxf_V_we1 : OUT STD_LOGIC;
    cnn_gradswxf_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxg_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxg_V_we0 : OUT STD_LOGIC;
    cnn_gradswxg_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxg_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxg_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxg_V_we1 : OUT STD_LOGIC;
    cnn_gradswxg_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxi_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxi_V_we0 : OUT STD_LOGIC;
    cnn_gradswxi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxi_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxi_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxi_V_we1 : OUT STD_LOGIC;
    cnn_gradswxi_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxo_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxo_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxo_V_we0 : OUT STD_LOGIC;
    cnn_gradswxo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxo_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxo_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxo_V_we1 : OUT STD_LOGIC;
    cnn_gradswxo_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxf2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxf2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxf2_V_we0 : OUT STD_LOGIC;
    cnn_gradswxf2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxf2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxf2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxf2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxf2_V_we1 : OUT STD_LOGIC;
    cnn_gradswxf2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxg2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxg2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxg2_V_we0 : OUT STD_LOGIC;
    cnn_gradswxg2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxg2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxg2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxg2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxg2_V_we1 : OUT STD_LOGIC;
    cnn_gradswxg2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxi2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxi2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxi2_V_we0 : OUT STD_LOGIC;
    cnn_gradswxi2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxi2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxi2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxi2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxi2_V_we1 : OUT STD_LOGIC;
    cnn_gradswxi2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxo2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxo2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswxo2_V_we0 : OUT STD_LOGIC;
    cnn_gradswxo2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxo2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswxo2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswxo2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswxo2_V_we1 : OUT STD_LOGIC;
    cnn_gradswxo2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhf_V_ce0 : OUT STD_LOGIC;
    cnn_gradswhf_V_we0 : OUT STD_LOGIC;
    cnn_gradswhf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhf_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhf_V_ce1 : OUT STD_LOGIC;
    cnn_gradswhf_V_we1 : OUT STD_LOGIC;
    cnn_gradswhf_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhg_V_ce0 : OUT STD_LOGIC;
    cnn_gradswhg_V_we0 : OUT STD_LOGIC;
    cnn_gradswhg_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhg_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhg_V_ce1 : OUT STD_LOGIC;
    cnn_gradswhg_V_we1 : OUT STD_LOGIC;
    cnn_gradswhg_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhi_V_ce0 : OUT STD_LOGIC;
    cnn_gradswhi_V_we0 : OUT STD_LOGIC;
    cnn_gradswhi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhi_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhi_V_ce1 : OUT STD_LOGIC;
    cnn_gradswhi_V_we1 : OUT STD_LOGIC;
    cnn_gradswhi_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswho_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswho_V_ce0 : OUT STD_LOGIC;
    cnn_gradswho_V_we0 : OUT STD_LOGIC;
    cnn_gradswho_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswho_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswho_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswho_V_ce1 : OUT STD_LOGIC;
    cnn_gradswho_V_we1 : OUT STD_LOGIC;
    cnn_gradswho_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhf2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhf2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswhf2_V_we0 : OUT STD_LOGIC;
    cnn_gradswhf2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhf2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhf2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhf2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswhf2_V_we1 : OUT STD_LOGIC;
    cnn_gradswhf2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhg2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhg2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswhg2_V_we0 : OUT STD_LOGIC;
    cnn_gradswhg2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhg2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhg2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhg2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswhg2_V_we1 : OUT STD_LOGIC;
    cnn_gradswhg2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhi2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhi2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswhi2_V_we0 : OUT STD_LOGIC;
    cnn_gradswhi2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhi2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswhi2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswhi2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswhi2_V_we1 : OUT STD_LOGIC;
    cnn_gradswhi2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswho2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswho2_V_ce0 : OUT STD_LOGIC;
    cnn_gradswho2_V_we0 : OUT STD_LOGIC;
    cnn_gradswho2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswho2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradswho2_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    cnn_gradswho2_V_ce1 : OUT STD_LOGIC;
    cnn_gradswho2_V_we1 : OUT STD_LOGIC;
    cnn_gradswho2_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbf_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbf_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbf_V_we0 : OUT STD_LOGIC;
    cnn_gradsbf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbg_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbg_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbg_V_we0 : OUT STD_LOGIC;
    cnn_gradsbg_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbi_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbi_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbi_V_we0 : OUT STD_LOGIC;
    cnn_gradsbi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbo_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbo_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbo_V_we0 : OUT STD_LOGIC;
    cnn_gradsbo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbf2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbf2_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbf2_V_we0 : OUT STD_LOGIC;
    cnn_gradsbf2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbf2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbg2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbg2_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbg2_V_we0 : OUT STD_LOGIC;
    cnn_gradsbg2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbg2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbi2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbi2_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbi2_V_we0 : OUT STD_LOGIC;
    cnn_gradsbi2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbi2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbo2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cnn_gradsbo2_V_ce0 : OUT STD_LOGIC;
    cnn_gradsbo2_V_we0 : OUT STD_LOGIC;
    cnn_gradsbo2_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_gradsbo2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_hs_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_hs_V_ce0 : OUT STD_LOGIC;
    cnn_hs_V_we0 : OUT STD_LOGIC;
    cnn_hs_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_hs_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_f_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm_f_V_ce0 : OUT STD_LOGIC;
    cnn_lstm_f_V_we0 : OUT STD_LOGIC;
    cnn_lstm_f_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_f_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_g_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm_g_V_ce0 : OUT STD_LOGIC;
    cnn_lstm_g_V_we0 : OUT STD_LOGIC;
    cnn_lstm_g_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_g_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_i_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm_i_V_ce0 : OUT STD_LOGIC;
    cnn_lstm_i_V_we0 : OUT STD_LOGIC;
    cnn_lstm_i_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_i_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_o_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm_o_V_ce0 : OUT STD_LOGIC;
    cnn_lstm_o_V_we0 : OUT STD_LOGIC;
    cnn_lstm_o_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_o_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_cache_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    cnn_lstm_cache_V_ce0 : OUT STD_LOGIC;
    cnn_lstm_cache_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm_cache_V_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    cnn_lstm_cache_V_ce1 : OUT STD_LOGIC;
    cnn_lstm_cache_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_f_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm2_f_V_ce0 : OUT STD_LOGIC;
    cnn_lstm2_f_V_we0 : OUT STD_LOGIC;
    cnn_lstm2_f_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_f_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_g_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm2_g_V_ce0 : OUT STD_LOGIC;
    cnn_lstm2_g_V_we0 : OUT STD_LOGIC;
    cnn_lstm2_g_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_g_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_i_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm2_i_V_ce0 : OUT STD_LOGIC;
    cnn_lstm2_i_V_we0 : OUT STD_LOGIC;
    cnn_lstm2_i_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_i_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_o_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    cnn_lstm2_o_V_ce0 : OUT STD_LOGIC;
    cnn_lstm2_o_V_we0 : OUT STD_LOGIC;
    cnn_lstm2_o_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_o_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_cache_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    cnn_lstm2_cache_V_ce0 : OUT STD_LOGIC;
    cnn_lstm2_cache_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cnn_lstm2_cache_V_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    cnn_lstm2_cache_V_ce1 : OUT STD_LOGIC;
    cnn_lstm2_cache_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    dout_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dout_V_ce0 : OUT STD_LOGIC;
    dout_V_we0 : OUT STD_LOGIC;
    dout_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dout_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxf_V_ce0 : OUT STD_LOGIC;
    wxf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxg_V_ce0 : OUT STD_LOGIC;
    wxg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxi_V_ce0 : OUT STD_LOGIC;
    wxi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxo_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxo_V_ce0 : OUT STD_LOGIC;
    wxo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    whf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    whf_V_ce0 : OUT STD_LOGIC;
    whf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    whg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    whg_V_ce0 : OUT STD_LOGIC;
    whg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    whi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    whi_V_ce0 : OUT STD_LOGIC;
    whi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    who_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    who_V_ce0 : OUT STD_LOGIC;
    who_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxf2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxf2_V_ce0 : OUT STD_LOGIC;
    wxf2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxg2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxg2_V_ce0 : OUT STD_LOGIC;
    wxg2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxi2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxi2_V_ce0 : OUT STD_LOGIC;
    wxi2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    wxo2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    wxo2_V_ce0 : OUT STD_LOGIC;
    wxo2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    whf2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    whf2_V_ce0 : OUT STD_LOGIC;
    whf2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    whg2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    whg2_V_ce0 : OUT STD_LOGIC;
    whg2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    whi2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    whi2_V_ce0 : OUT STD_LOGIC;
    whi2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    who2_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    who2_V_ce0 : OUT STD_LOGIC;
    who2_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of kerneldl_gradient is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_6F : STD_LOGIC_VECTOR (7 downto 0) := "01101111";
    constant ap_const_lv8_74 : STD_LOGIC_VECTOR (7 downto 0) := "01110100";
    constant ap_const_lv16_BB80 : STD_LOGIC_VECTOR (15 downto 0) := "1011101110000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv9_140 : STD_LOGIC_VECTOR (8 downto 0) := "101000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal s_0_reg_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln610_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln610_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal s_fu_417_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal zext_ln612_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln612_reg_520 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_1_fu_434_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln630_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal t_fu_452_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_reg_542 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln635_fu_458_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln635_reg_547 : STD_LOGIC_VECTOR (6 downto 0);
    signal s_2_fu_476_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal t_2_fu_494_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_2_reg_568 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal sub_ln652_fu_500_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln652_reg_573 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln647_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal dh_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dh_V_ce0 : STD_LOGIC;
    signal dh_V_we0 : STD_LOGIC;
    signal dh_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dh_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dh_V_ce1 : STD_LOGIC;
    signal dh_V_we1 : STD_LOGIC;
    signal dh_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dc_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dc_V_ce0 : STD_LOGIC;
    signal dc_V_we0 : STD_LOGIC;
    signal dc_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dc_V_ce1 : STD_LOGIC;
    signal dc_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_ap_start : STD_LOGIC;
    signal grp_backward_fu_310_ap_done : STD_LOGIC;
    signal grp_backward_fu_310_ap_idle : STD_LOGIC;
    signal grp_backward_fu_310_ap_ready : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_f_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_backward_fu_310_LSTM_f_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_f_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_f_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_f_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_f_V_offset : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_fu_310_LSTM_g_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_backward_fu_310_LSTM_g_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_g_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_g_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_g_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_g_V_offset : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_fu_310_LSTM_i_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_backward_fu_310_LSTM_i_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_i_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_i_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_i_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_i_V_offset : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_fu_310_LSTM_o_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_backward_fu_310_LSTM_o_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_o_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_o_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_o_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_o_V_offset : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_fu_310_LSTM_cache_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backward_fu_310_LSTM_cache_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_cache_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_cache_V_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_backward_fu_310_LSTM_cache_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_LSTM_cache_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_LSTM_cache_V_offset : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_fu_310_flag : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_backward_fu_310_t : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_backward_fu_310_dout_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_dout_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_dout_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_dout_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_dh_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_dh_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_dh_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_dh_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_dh_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_dh_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_dh_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_dh_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_hs_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_hs_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_dc_next_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_dc_next_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_dc_next_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_dc_next_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_dc_next_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_dc_next_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_wxf_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_wxf_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_wxf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_wxg_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_wxg_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_wxg_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_wxi_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_wxi_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_wxi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_wxo_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_wxo_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_wxo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_whf_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_whf_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_whf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_whg_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_whg_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_whg_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_whi_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_whi_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_whi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_who_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_who_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_who_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxf_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxf_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxf_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxf_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxf_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxf_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxf_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxg_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxg_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxg_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxg_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxg_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxg_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxg_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxg_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxg_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxi_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxi_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxi_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxi_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxi_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxi_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxi_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxo_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxo_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxo_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswxo_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswxo_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxo_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswxo_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhf_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswhf_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhf_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhf_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswhf_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhf_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhf_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhg_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswhg_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhg_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhg_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhg_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhg_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswhg_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhg_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhg_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhi_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswhi_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhi_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswhi_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswhi_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhi_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswhi_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswho_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswho_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswho_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradswho_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswho_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradswho_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_backward_fu_310_gradswho_V_ce1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswho_V_we1 : STD_LOGIC;
    signal grp_backward_fu_310_gradswho_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbf_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_gradsbf_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbf_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbg_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_gradsbg_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbg_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbg_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbg_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbi_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_gradsbi_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbi_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbo_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_backward_fu_310_gradsbo_V_ce0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbo_V_we0 : STD_LOGIC;
    signal grp_backward_fu_310_gradsbo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_backward_fu_310_gradsbo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal s2_0_reg_265 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln618_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal t_0_reg_276 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal s3_0_reg_287 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln639_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t4_0_reg_298 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_backward_fu_310_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln620_fu_440_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln641_fu_482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component kerneldl_backward IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        LSTM_f_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        LSTM_f_V_ce0 : OUT STD_LOGIC;
        LSTM_f_V_we0 : OUT STD_LOGIC;
        LSTM_f_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        LSTM_f_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        LSTM_f_V_offset : IN STD_LOGIC_VECTOR (6 downto 0);
        LSTM_g_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        LSTM_g_V_ce0 : OUT STD_LOGIC;
        LSTM_g_V_we0 : OUT STD_LOGIC;
        LSTM_g_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        LSTM_g_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        LSTM_g_V_offset : IN STD_LOGIC_VECTOR (6 downto 0);
        LSTM_i_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        LSTM_i_V_ce0 : OUT STD_LOGIC;
        LSTM_i_V_we0 : OUT STD_LOGIC;
        LSTM_i_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        LSTM_i_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        LSTM_i_V_offset : IN STD_LOGIC_VECTOR (6 downto 0);
        LSTM_o_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        LSTM_o_V_ce0 : OUT STD_LOGIC;
        LSTM_o_V_we0 : OUT STD_LOGIC;
        LSTM_o_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        LSTM_o_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        LSTM_o_V_offset : IN STD_LOGIC_VECTOR (6 downto 0);
        LSTM_cache_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        LSTM_cache_V_ce0 : OUT STD_LOGIC;
        LSTM_cache_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        LSTM_cache_V_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        LSTM_cache_V_ce1 : OUT STD_LOGIC;
        LSTM_cache_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        LSTM_cache_V_offset : IN STD_LOGIC_VECTOR (6 downto 0);
        flag : IN STD_LOGIC_VECTOR (7 downto 0);
        t : IN STD_LOGIC_VECTOR (6 downto 0);
        dout_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_V_ce0 : OUT STD_LOGIC;
        dout_V_we0 : OUT STD_LOGIC;
        dout_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dh_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dh_V_ce0 : OUT STD_LOGIC;
        dh_V_we0 : OUT STD_LOGIC;
        dh_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dh_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dh_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dh_V_ce1 : OUT STD_LOGIC;
        dh_V_we1 : OUT STD_LOGIC;
        dh_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dh_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        hs_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        hs_V_ce0 : OUT STD_LOGIC;
        hs_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dc_next_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dc_next_V_ce0 : OUT STD_LOGIC;
        dc_next_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dc_next_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dc_next_V_ce1 : OUT STD_LOGIC;
        dc_next_V_we1 : OUT STD_LOGIC;
        dc_next_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        wxf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        wxf_V_ce0 : OUT STD_LOGIC;
        wxf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        wxg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        wxg_V_ce0 : OUT STD_LOGIC;
        wxg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        wxi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        wxi_V_ce0 : OUT STD_LOGIC;
        wxi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        wxo_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        wxo_V_ce0 : OUT STD_LOGIC;
        wxo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        whf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        whf_V_ce0 : OUT STD_LOGIC;
        whf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        whg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        whg_V_ce0 : OUT STD_LOGIC;
        whg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        whi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        whi_V_ce0 : OUT STD_LOGIC;
        whi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        who_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        who_V_ce0 : OUT STD_LOGIC;
        who_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswxf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxf_V_ce0 : OUT STD_LOGIC;
        gradswxf_V_we0 : OUT STD_LOGIC;
        gradswxf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswxf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswxf_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxf_V_ce1 : OUT STD_LOGIC;
        gradswxf_V_we1 : OUT STD_LOGIC;
        gradswxf_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswxg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxg_V_ce0 : OUT STD_LOGIC;
        gradswxg_V_we0 : OUT STD_LOGIC;
        gradswxg_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswxg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswxg_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxg_V_ce1 : OUT STD_LOGIC;
        gradswxg_V_we1 : OUT STD_LOGIC;
        gradswxg_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswxi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxi_V_ce0 : OUT STD_LOGIC;
        gradswxi_V_we0 : OUT STD_LOGIC;
        gradswxi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswxi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswxi_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxi_V_ce1 : OUT STD_LOGIC;
        gradswxi_V_we1 : OUT STD_LOGIC;
        gradswxi_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswxo_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxo_V_ce0 : OUT STD_LOGIC;
        gradswxo_V_we0 : OUT STD_LOGIC;
        gradswxo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswxo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswxo_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswxo_V_ce1 : OUT STD_LOGIC;
        gradswxo_V_we1 : OUT STD_LOGIC;
        gradswxo_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswhf_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswhf_V_ce0 : OUT STD_LOGIC;
        gradswhf_V_we0 : OUT STD_LOGIC;
        gradswhf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswhf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswhf_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswhf_V_ce1 : OUT STD_LOGIC;
        gradswhf_V_we1 : OUT STD_LOGIC;
        gradswhf_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswhg_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswhg_V_ce0 : OUT STD_LOGIC;
        gradswhg_V_we0 : OUT STD_LOGIC;
        gradswhg_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswhg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswhg_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswhg_V_ce1 : OUT STD_LOGIC;
        gradswhg_V_we1 : OUT STD_LOGIC;
        gradswhg_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswhi_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswhi_V_ce0 : OUT STD_LOGIC;
        gradswhi_V_we0 : OUT STD_LOGIC;
        gradswhi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswhi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswhi_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswhi_V_ce1 : OUT STD_LOGIC;
        gradswhi_V_we1 : OUT STD_LOGIC;
        gradswhi_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswho_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswho_V_ce0 : OUT STD_LOGIC;
        gradswho_V_we0 : OUT STD_LOGIC;
        gradswho_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradswho_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradswho_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        gradswho_V_ce1 : OUT STD_LOGIC;
        gradswho_V_we1 : OUT STD_LOGIC;
        gradswho_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradsbf_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        gradsbf_V_ce0 : OUT STD_LOGIC;
        gradsbf_V_we0 : OUT STD_LOGIC;
        gradsbf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradsbf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradsbg_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        gradsbg_V_ce0 : OUT STD_LOGIC;
        gradsbg_V_we0 : OUT STD_LOGIC;
        gradsbg_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradsbg_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradsbi_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        gradsbi_V_ce0 : OUT STD_LOGIC;
        gradsbi_V_we0 : OUT STD_LOGIC;
        gradsbi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradsbi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        gradsbo_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        gradsbo_V_ce0 : OUT STD_LOGIC;
        gradsbo_V_we0 : OUT STD_LOGIC;
        gradsbo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradsbo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kerneldl_gradient_dh_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kerneldl_gradient_dc_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    dh_V_U : component kerneldl_gradient_dh_V
    generic map (
        DataWidth => 16,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dh_V_address0,
        ce0 => dh_V_ce0,
        we0 => dh_V_we0,
        d0 => dh_V_d0,
        q0 => dh_V_q0,
        address1 => grp_backward_fu_310_dh_V_address1,
        ce1 => dh_V_ce1,
        we1 => dh_V_we1,
        d1 => grp_backward_fu_310_dh_V_d1,
        q1 => dh_V_q1);

    dc_V_U : component kerneldl_gradient_dc_V
    generic map (
        DataWidth => 16,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dc_V_address0,
        ce0 => dc_V_ce0,
        we0 => dc_V_we0,
        d0 => ap_const_lv16_0,
        q0 => dc_V_q0,
        address1 => grp_backward_fu_310_dc_next_V_address1,
        ce1 => dc_V_ce1,
        we1 => dc_V_we1,
        d1 => grp_backward_fu_310_dc_next_V_d1);

    grp_backward_fu_310 : component kerneldl_backward
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backward_fu_310_ap_start,
        ap_done => grp_backward_fu_310_ap_done,
        ap_idle => grp_backward_fu_310_ap_idle,
        ap_ready => grp_backward_fu_310_ap_ready,
        LSTM_f_V_address0 => grp_backward_fu_310_LSTM_f_V_address0,
        LSTM_f_V_ce0 => grp_backward_fu_310_LSTM_f_V_ce0,
        LSTM_f_V_we0 => grp_backward_fu_310_LSTM_f_V_we0,
        LSTM_f_V_d0 => grp_backward_fu_310_LSTM_f_V_d0,
        LSTM_f_V_q0 => grp_backward_fu_310_LSTM_f_V_q0,
        LSTM_f_V_offset => grp_backward_fu_310_LSTM_f_V_offset,
        LSTM_g_V_address0 => grp_backward_fu_310_LSTM_g_V_address0,
        LSTM_g_V_ce0 => grp_backward_fu_310_LSTM_g_V_ce0,
        LSTM_g_V_we0 => grp_backward_fu_310_LSTM_g_V_we0,
        LSTM_g_V_d0 => grp_backward_fu_310_LSTM_g_V_d0,
        LSTM_g_V_q0 => grp_backward_fu_310_LSTM_g_V_q0,
        LSTM_g_V_offset => grp_backward_fu_310_LSTM_g_V_offset,
        LSTM_i_V_address0 => grp_backward_fu_310_LSTM_i_V_address0,
        LSTM_i_V_ce0 => grp_backward_fu_310_LSTM_i_V_ce0,
        LSTM_i_V_we0 => grp_backward_fu_310_LSTM_i_V_we0,
        LSTM_i_V_d0 => grp_backward_fu_310_LSTM_i_V_d0,
        LSTM_i_V_q0 => grp_backward_fu_310_LSTM_i_V_q0,
        LSTM_i_V_offset => grp_backward_fu_310_LSTM_i_V_offset,
        LSTM_o_V_address0 => grp_backward_fu_310_LSTM_o_V_address0,
        LSTM_o_V_ce0 => grp_backward_fu_310_LSTM_o_V_ce0,
        LSTM_o_V_we0 => grp_backward_fu_310_LSTM_o_V_we0,
        LSTM_o_V_d0 => grp_backward_fu_310_LSTM_o_V_d0,
        LSTM_o_V_q0 => grp_backward_fu_310_LSTM_o_V_q0,
        LSTM_o_V_offset => grp_backward_fu_310_LSTM_o_V_offset,
        LSTM_cache_V_address0 => grp_backward_fu_310_LSTM_cache_V_address0,
        LSTM_cache_V_ce0 => grp_backward_fu_310_LSTM_cache_V_ce0,
        LSTM_cache_V_q0 => grp_backward_fu_310_LSTM_cache_V_q0,
        LSTM_cache_V_address1 => grp_backward_fu_310_LSTM_cache_V_address1,
        LSTM_cache_V_ce1 => grp_backward_fu_310_LSTM_cache_V_ce1,
        LSTM_cache_V_q1 => grp_backward_fu_310_LSTM_cache_V_q1,
        LSTM_cache_V_offset => grp_backward_fu_310_LSTM_cache_V_offset,
        flag => grp_backward_fu_310_flag,
        t => grp_backward_fu_310_t,
        dout_V_address0 => grp_backward_fu_310_dout_V_address0,
        dout_V_ce0 => grp_backward_fu_310_dout_V_ce0,
        dout_V_we0 => grp_backward_fu_310_dout_V_we0,
        dout_V_d0 => grp_backward_fu_310_dout_V_d0,
        dout_V_q0 => dout_V_q0,
        dh_V_address0 => grp_backward_fu_310_dh_V_address0,
        dh_V_ce0 => grp_backward_fu_310_dh_V_ce0,
        dh_V_we0 => grp_backward_fu_310_dh_V_we0,
        dh_V_d0 => grp_backward_fu_310_dh_V_d0,
        dh_V_q0 => dh_V_q0,
        dh_V_address1 => grp_backward_fu_310_dh_V_address1,
        dh_V_ce1 => grp_backward_fu_310_dh_V_ce1,
        dh_V_we1 => grp_backward_fu_310_dh_V_we1,
        dh_V_d1 => grp_backward_fu_310_dh_V_d1,
        dh_V_q1 => dh_V_q1,
        hs_V_address0 => grp_backward_fu_310_hs_V_address0,
        hs_V_ce0 => grp_backward_fu_310_hs_V_ce0,
        hs_V_q0 => cnn_hs_V_q0,
        dc_next_V_address0 => grp_backward_fu_310_dc_next_V_address0,
        dc_next_V_ce0 => grp_backward_fu_310_dc_next_V_ce0,
        dc_next_V_q0 => dc_V_q0,
        dc_next_V_address1 => grp_backward_fu_310_dc_next_V_address1,
        dc_next_V_ce1 => grp_backward_fu_310_dc_next_V_ce1,
        dc_next_V_we1 => grp_backward_fu_310_dc_next_V_we1,
        dc_next_V_d1 => grp_backward_fu_310_dc_next_V_d1,
        wxf_V_address0 => grp_backward_fu_310_wxf_V_address0,
        wxf_V_ce0 => grp_backward_fu_310_wxf_V_ce0,
        wxf_V_q0 => grp_backward_fu_310_wxf_V_q0,
        wxg_V_address0 => grp_backward_fu_310_wxg_V_address0,
        wxg_V_ce0 => grp_backward_fu_310_wxg_V_ce0,
        wxg_V_q0 => grp_backward_fu_310_wxg_V_q0,
        wxi_V_address0 => grp_backward_fu_310_wxi_V_address0,
        wxi_V_ce0 => grp_backward_fu_310_wxi_V_ce0,
        wxi_V_q0 => grp_backward_fu_310_wxi_V_q0,
        wxo_V_address0 => grp_backward_fu_310_wxo_V_address0,
        wxo_V_ce0 => grp_backward_fu_310_wxo_V_ce0,
        wxo_V_q0 => grp_backward_fu_310_wxo_V_q0,
        whf_V_address0 => grp_backward_fu_310_whf_V_address0,
        whf_V_ce0 => grp_backward_fu_310_whf_V_ce0,
        whf_V_q0 => grp_backward_fu_310_whf_V_q0,
        whg_V_address0 => grp_backward_fu_310_whg_V_address0,
        whg_V_ce0 => grp_backward_fu_310_whg_V_ce0,
        whg_V_q0 => grp_backward_fu_310_whg_V_q0,
        whi_V_address0 => grp_backward_fu_310_whi_V_address0,
        whi_V_ce0 => grp_backward_fu_310_whi_V_ce0,
        whi_V_q0 => grp_backward_fu_310_whi_V_q0,
        who_V_address0 => grp_backward_fu_310_who_V_address0,
        who_V_ce0 => grp_backward_fu_310_who_V_ce0,
        who_V_q0 => grp_backward_fu_310_who_V_q0,
        gradswxf_V_address0 => grp_backward_fu_310_gradswxf_V_address0,
        gradswxf_V_ce0 => grp_backward_fu_310_gradswxf_V_ce0,
        gradswxf_V_we0 => grp_backward_fu_310_gradswxf_V_we0,
        gradswxf_V_d0 => grp_backward_fu_310_gradswxf_V_d0,
        gradswxf_V_q0 => grp_backward_fu_310_gradswxf_V_q0,
        gradswxf_V_address1 => grp_backward_fu_310_gradswxf_V_address1,
        gradswxf_V_ce1 => grp_backward_fu_310_gradswxf_V_ce1,
        gradswxf_V_we1 => grp_backward_fu_310_gradswxf_V_we1,
        gradswxf_V_d1 => grp_backward_fu_310_gradswxf_V_d1,
        gradswxg_V_address0 => grp_backward_fu_310_gradswxg_V_address0,
        gradswxg_V_ce0 => grp_backward_fu_310_gradswxg_V_ce0,
        gradswxg_V_we0 => grp_backward_fu_310_gradswxg_V_we0,
        gradswxg_V_d0 => grp_backward_fu_310_gradswxg_V_d0,
        gradswxg_V_q0 => grp_backward_fu_310_gradswxg_V_q0,
        gradswxg_V_address1 => grp_backward_fu_310_gradswxg_V_address1,
        gradswxg_V_ce1 => grp_backward_fu_310_gradswxg_V_ce1,
        gradswxg_V_we1 => grp_backward_fu_310_gradswxg_V_we1,
        gradswxg_V_d1 => grp_backward_fu_310_gradswxg_V_d1,
        gradswxi_V_address0 => grp_backward_fu_310_gradswxi_V_address0,
        gradswxi_V_ce0 => grp_backward_fu_310_gradswxi_V_ce0,
        gradswxi_V_we0 => grp_backward_fu_310_gradswxi_V_we0,
        gradswxi_V_d0 => grp_backward_fu_310_gradswxi_V_d0,
        gradswxi_V_q0 => grp_backward_fu_310_gradswxi_V_q0,
        gradswxi_V_address1 => grp_backward_fu_310_gradswxi_V_address1,
        gradswxi_V_ce1 => grp_backward_fu_310_gradswxi_V_ce1,
        gradswxi_V_we1 => grp_backward_fu_310_gradswxi_V_we1,
        gradswxi_V_d1 => grp_backward_fu_310_gradswxi_V_d1,
        gradswxo_V_address0 => grp_backward_fu_310_gradswxo_V_address0,
        gradswxo_V_ce0 => grp_backward_fu_310_gradswxo_V_ce0,
        gradswxo_V_we0 => grp_backward_fu_310_gradswxo_V_we0,
        gradswxo_V_d0 => grp_backward_fu_310_gradswxo_V_d0,
        gradswxo_V_q0 => grp_backward_fu_310_gradswxo_V_q0,
        gradswxo_V_address1 => grp_backward_fu_310_gradswxo_V_address1,
        gradswxo_V_ce1 => grp_backward_fu_310_gradswxo_V_ce1,
        gradswxo_V_we1 => grp_backward_fu_310_gradswxo_V_we1,
        gradswxo_V_d1 => grp_backward_fu_310_gradswxo_V_d1,
        gradswhf_V_address0 => grp_backward_fu_310_gradswhf_V_address0,
        gradswhf_V_ce0 => grp_backward_fu_310_gradswhf_V_ce0,
        gradswhf_V_we0 => grp_backward_fu_310_gradswhf_V_we0,
        gradswhf_V_d0 => grp_backward_fu_310_gradswhf_V_d0,
        gradswhf_V_q0 => grp_backward_fu_310_gradswhf_V_q0,
        gradswhf_V_address1 => grp_backward_fu_310_gradswhf_V_address1,
        gradswhf_V_ce1 => grp_backward_fu_310_gradswhf_V_ce1,
        gradswhf_V_we1 => grp_backward_fu_310_gradswhf_V_we1,
        gradswhf_V_d1 => grp_backward_fu_310_gradswhf_V_d1,
        gradswhg_V_address0 => grp_backward_fu_310_gradswhg_V_address0,
        gradswhg_V_ce0 => grp_backward_fu_310_gradswhg_V_ce0,
        gradswhg_V_we0 => grp_backward_fu_310_gradswhg_V_we0,
        gradswhg_V_d0 => grp_backward_fu_310_gradswhg_V_d0,
        gradswhg_V_q0 => grp_backward_fu_310_gradswhg_V_q0,
        gradswhg_V_address1 => grp_backward_fu_310_gradswhg_V_address1,
        gradswhg_V_ce1 => grp_backward_fu_310_gradswhg_V_ce1,
        gradswhg_V_we1 => grp_backward_fu_310_gradswhg_V_we1,
        gradswhg_V_d1 => grp_backward_fu_310_gradswhg_V_d1,
        gradswhi_V_address0 => grp_backward_fu_310_gradswhi_V_address0,
        gradswhi_V_ce0 => grp_backward_fu_310_gradswhi_V_ce0,
        gradswhi_V_we0 => grp_backward_fu_310_gradswhi_V_we0,
        gradswhi_V_d0 => grp_backward_fu_310_gradswhi_V_d0,
        gradswhi_V_q0 => grp_backward_fu_310_gradswhi_V_q0,
        gradswhi_V_address1 => grp_backward_fu_310_gradswhi_V_address1,
        gradswhi_V_ce1 => grp_backward_fu_310_gradswhi_V_ce1,
        gradswhi_V_we1 => grp_backward_fu_310_gradswhi_V_we1,
        gradswhi_V_d1 => grp_backward_fu_310_gradswhi_V_d1,
        gradswho_V_address0 => grp_backward_fu_310_gradswho_V_address0,
        gradswho_V_ce0 => grp_backward_fu_310_gradswho_V_ce0,
        gradswho_V_we0 => grp_backward_fu_310_gradswho_V_we0,
        gradswho_V_d0 => grp_backward_fu_310_gradswho_V_d0,
        gradswho_V_q0 => grp_backward_fu_310_gradswho_V_q0,
        gradswho_V_address1 => grp_backward_fu_310_gradswho_V_address1,
        gradswho_V_ce1 => grp_backward_fu_310_gradswho_V_ce1,
        gradswho_V_we1 => grp_backward_fu_310_gradswho_V_we1,
        gradswho_V_d1 => grp_backward_fu_310_gradswho_V_d1,
        gradsbf_V_address0 => grp_backward_fu_310_gradsbf_V_address0,
        gradsbf_V_ce0 => grp_backward_fu_310_gradsbf_V_ce0,
        gradsbf_V_we0 => grp_backward_fu_310_gradsbf_V_we0,
        gradsbf_V_d0 => grp_backward_fu_310_gradsbf_V_d0,
        gradsbf_V_q0 => grp_backward_fu_310_gradsbf_V_q0,
        gradsbg_V_address0 => grp_backward_fu_310_gradsbg_V_address0,
        gradsbg_V_ce0 => grp_backward_fu_310_gradsbg_V_ce0,
        gradsbg_V_we0 => grp_backward_fu_310_gradsbg_V_we0,
        gradsbg_V_d0 => grp_backward_fu_310_gradsbg_V_d0,
        gradsbg_V_q0 => grp_backward_fu_310_gradsbg_V_q0,
        gradsbi_V_address0 => grp_backward_fu_310_gradsbi_V_address0,
        gradsbi_V_ce0 => grp_backward_fu_310_gradsbi_V_ce0,
        gradsbi_V_we0 => grp_backward_fu_310_gradsbi_V_we0,
        gradsbi_V_d0 => grp_backward_fu_310_gradsbi_V_d0,
        gradsbi_V_q0 => grp_backward_fu_310_gradsbi_V_q0,
        gradsbo_V_address0 => grp_backward_fu_310_gradsbo_V_address0,
        gradsbo_V_ce0 => grp_backward_fu_310_gradsbo_V_ce0,
        gradsbo_V_we0 => grp_backward_fu_310_gradsbo_V_we0,
        gradsbo_V_d0 => grp_backward_fu_310_gradsbo_V_d0,
        gradsbo_V_q0 => grp_backward_fu_310_gradsbo_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backward_fu_310_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backward_fu_310_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln647_fu_488_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((icmp_ln630_fu_446_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                    grp_backward_fu_310_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backward_fu_310_ap_ready = ap_const_logic_1)) then 
                    grp_backward_fu_310_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    s2_0_reg_265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                s2_0_reg_265 <= ap_const_lv9_0;
            elsif (((icmp_ln618_fu_428_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                s2_0_reg_265 <= s_1_fu_434_p2;
            end if; 
        end if;
    end process;

    s3_0_reg_287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln630_fu_446_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                s3_0_reg_287 <= ap_const_lv9_0;
            elsif (((icmp_ln639_fu_470_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                s3_0_reg_287 <= s_2_fu_476_p2;
            end if; 
        end if;
    end process;

    s_0_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                s_0_reg_254 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln610_fu_411_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                s_0_reg_254 <= s_fu_417_p2;
            end if; 
        end if;
    end process;

    t4_0_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t4_0_reg_298 <= ap_const_lv7_0;
            elsif (((grp_backward_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                t4_0_reg_298 <= t_2_reg_568;
            end if; 
        end if;
    end process;

    t_0_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                t_0_reg_276 <= ap_const_lv7_0;
            elsif (((grp_backward_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                t_0_reg_276 <= t_reg_542;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln610_reg_511 <= icmp_ln610_fu_411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln630_fu_446_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                sub_ln635_reg_547 <= sub_ln635_fu_458_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln647_fu_488_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                sub_ln652_reg_573 <= sub_ln652_fu_500_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                t_2_reg_568 <= t_2_fu_494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                t_reg_542 <= t_fu_452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln610_fu_411_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln612_reg_520(15 downto 0) <= zext_ln612_fu_423_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln612_reg_520(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln610_fu_411_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state5, icmp_ln630_fu_446_p2, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln647_fu_488_p2, ap_block_pp0_stage0_subdone, grp_backward_fu_310_ap_done, icmp_ln618_fu_428_p2, ap_CS_fsm_state8, icmp_ln639_fu_470_p2, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln610_fu_411_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln610_fu_411_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln618_fu_428_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln630_fu_446_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_backward_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln639_fu_470_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln647_fu_488_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_backward_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln610_fu_411_p2)
    begin
        if ((icmp_ln610_fu_411_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11, icmp_ln647_fu_488_p2)
    begin
        if ((((icmp_ln647_fu_488_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, icmp_ln647_fu_488_p2)
    begin
        if (((icmp_ln647_fu_488_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbf2_V_address0 <= grp_backward_fu_310_gradsbf_V_address0;

    cnn_gradsbf2_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbf_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbf2_V_ce0 <= grp_backward_fu_310_gradsbf_V_ce0;
        else 
            cnn_gradsbf2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbf2_V_d0 <= grp_backward_fu_310_gradsbf_V_d0;

    cnn_gradsbf2_V_we0_assign_proc : process(grp_backward_fu_310_gradsbf_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbf2_V_we0 <= grp_backward_fu_310_gradsbf_V_we0;
        else 
            cnn_gradsbf2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbf_V_address0 <= grp_backward_fu_310_gradsbf_V_address0;

    cnn_gradsbf_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbf_V_ce0 <= grp_backward_fu_310_gradsbf_V_ce0;
        else 
            cnn_gradsbf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbf_V_d0 <= grp_backward_fu_310_gradsbf_V_d0;

    cnn_gradsbf_V_we0_assign_proc : process(grp_backward_fu_310_gradsbf_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbf_V_we0 <= grp_backward_fu_310_gradsbf_V_we0;
        else 
            cnn_gradsbf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbg2_V_address0 <= grp_backward_fu_310_gradsbg_V_address0;

    cnn_gradsbg2_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbg_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbg2_V_ce0 <= grp_backward_fu_310_gradsbg_V_ce0;
        else 
            cnn_gradsbg2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbg2_V_d0 <= grp_backward_fu_310_gradsbg_V_d0;

    cnn_gradsbg2_V_we0_assign_proc : process(grp_backward_fu_310_gradsbg_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbg2_V_we0 <= grp_backward_fu_310_gradsbg_V_we0;
        else 
            cnn_gradsbg2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbg_V_address0 <= grp_backward_fu_310_gradsbg_V_address0;

    cnn_gradsbg_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbg_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbg_V_ce0 <= grp_backward_fu_310_gradsbg_V_ce0;
        else 
            cnn_gradsbg_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbg_V_d0 <= grp_backward_fu_310_gradsbg_V_d0;

    cnn_gradsbg_V_we0_assign_proc : process(grp_backward_fu_310_gradsbg_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbg_V_we0 <= grp_backward_fu_310_gradsbg_V_we0;
        else 
            cnn_gradsbg_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbi2_V_address0 <= grp_backward_fu_310_gradsbi_V_address0;

    cnn_gradsbi2_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbi_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbi2_V_ce0 <= grp_backward_fu_310_gradsbi_V_ce0;
        else 
            cnn_gradsbi2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbi2_V_d0 <= grp_backward_fu_310_gradsbi_V_d0;

    cnn_gradsbi2_V_we0_assign_proc : process(grp_backward_fu_310_gradsbi_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbi2_V_we0 <= grp_backward_fu_310_gradsbi_V_we0;
        else 
            cnn_gradsbi2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbi_V_address0 <= grp_backward_fu_310_gradsbi_V_address0;

    cnn_gradsbi_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbi_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbi_V_ce0 <= grp_backward_fu_310_gradsbi_V_ce0;
        else 
            cnn_gradsbi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbi_V_d0 <= grp_backward_fu_310_gradsbi_V_d0;

    cnn_gradsbi_V_we0_assign_proc : process(grp_backward_fu_310_gradsbi_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbi_V_we0 <= grp_backward_fu_310_gradsbi_V_we0;
        else 
            cnn_gradsbi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbo2_V_address0 <= grp_backward_fu_310_gradsbo_V_address0;

    cnn_gradsbo2_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbo_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbo2_V_ce0 <= grp_backward_fu_310_gradsbo_V_ce0;
        else 
            cnn_gradsbo2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbo2_V_d0 <= grp_backward_fu_310_gradsbo_V_d0;

    cnn_gradsbo2_V_we0_assign_proc : process(grp_backward_fu_310_gradsbo_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradsbo2_V_we0 <= grp_backward_fu_310_gradsbo_V_we0;
        else 
            cnn_gradsbo2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbo_V_address0 <= grp_backward_fu_310_gradsbo_V_address0;

    cnn_gradsbo_V_ce0_assign_proc : process(grp_backward_fu_310_gradsbo_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbo_V_ce0 <= grp_backward_fu_310_gradsbo_V_ce0;
        else 
            cnn_gradsbo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradsbo_V_d0 <= grp_backward_fu_310_gradsbo_V_d0;

    cnn_gradsbo_V_we0_assign_proc : process(grp_backward_fu_310_gradsbo_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradsbo_V_we0 <= grp_backward_fu_310_gradsbo_V_we0;
        else 
            cnn_gradsbo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhf2_V_address0 <= grp_backward_fu_310_gradswhf_V_address0;
    cnn_gradswhf2_V_address1 <= grp_backward_fu_310_gradswhf_V_address1;

    cnn_gradswhf2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswhf_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhf2_V_ce0 <= grp_backward_fu_310_gradswhf_V_ce0;
        else 
            cnn_gradswhf2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhf2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswhf_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhf2_V_ce1 <= grp_backward_fu_310_gradswhf_V_ce1;
        else 
            cnn_gradswhf2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhf2_V_d0 <= grp_backward_fu_310_gradswhf_V_d0;
    cnn_gradswhf2_V_d1 <= grp_backward_fu_310_gradswhf_V_d1;

    cnn_gradswhf2_V_we0_assign_proc : process(grp_backward_fu_310_gradswhf_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhf2_V_we0 <= grp_backward_fu_310_gradswhf_V_we0;
        else 
            cnn_gradswhf2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhf2_V_we1_assign_proc : process(grp_backward_fu_310_gradswhf_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhf2_V_we1 <= grp_backward_fu_310_gradswhf_V_we1;
        else 
            cnn_gradswhf2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhf_V_address0 <= grp_backward_fu_310_gradswhf_V_address0;
    cnn_gradswhf_V_address1 <= grp_backward_fu_310_gradswhf_V_address1;

    cnn_gradswhf_V_ce0_assign_proc : process(grp_backward_fu_310_gradswhf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhf_V_ce0 <= grp_backward_fu_310_gradswhf_V_ce0;
        else 
            cnn_gradswhf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhf_V_ce1_assign_proc : process(grp_backward_fu_310_gradswhf_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhf_V_ce1 <= grp_backward_fu_310_gradswhf_V_ce1;
        else 
            cnn_gradswhf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhf_V_d0 <= grp_backward_fu_310_gradswhf_V_d0;
    cnn_gradswhf_V_d1 <= grp_backward_fu_310_gradswhf_V_d1;

    cnn_gradswhf_V_we0_assign_proc : process(grp_backward_fu_310_gradswhf_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhf_V_we0 <= grp_backward_fu_310_gradswhf_V_we0;
        else 
            cnn_gradswhf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhf_V_we1_assign_proc : process(grp_backward_fu_310_gradswhf_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhf_V_we1 <= grp_backward_fu_310_gradswhf_V_we1;
        else 
            cnn_gradswhf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhg2_V_address0 <= grp_backward_fu_310_gradswhg_V_address0;
    cnn_gradswhg2_V_address1 <= grp_backward_fu_310_gradswhg_V_address1;

    cnn_gradswhg2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswhg_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhg2_V_ce0 <= grp_backward_fu_310_gradswhg_V_ce0;
        else 
            cnn_gradswhg2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhg2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswhg_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhg2_V_ce1 <= grp_backward_fu_310_gradswhg_V_ce1;
        else 
            cnn_gradswhg2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhg2_V_d0 <= grp_backward_fu_310_gradswhg_V_d0;
    cnn_gradswhg2_V_d1 <= grp_backward_fu_310_gradswhg_V_d1;

    cnn_gradswhg2_V_we0_assign_proc : process(grp_backward_fu_310_gradswhg_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhg2_V_we0 <= grp_backward_fu_310_gradswhg_V_we0;
        else 
            cnn_gradswhg2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhg2_V_we1_assign_proc : process(grp_backward_fu_310_gradswhg_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhg2_V_we1 <= grp_backward_fu_310_gradswhg_V_we1;
        else 
            cnn_gradswhg2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhg_V_address0 <= grp_backward_fu_310_gradswhg_V_address0;
    cnn_gradswhg_V_address1 <= grp_backward_fu_310_gradswhg_V_address1;

    cnn_gradswhg_V_ce0_assign_proc : process(grp_backward_fu_310_gradswhg_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhg_V_ce0 <= grp_backward_fu_310_gradswhg_V_ce0;
        else 
            cnn_gradswhg_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhg_V_ce1_assign_proc : process(grp_backward_fu_310_gradswhg_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhg_V_ce1 <= grp_backward_fu_310_gradswhg_V_ce1;
        else 
            cnn_gradswhg_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhg_V_d0 <= grp_backward_fu_310_gradswhg_V_d0;
    cnn_gradswhg_V_d1 <= grp_backward_fu_310_gradswhg_V_d1;

    cnn_gradswhg_V_we0_assign_proc : process(grp_backward_fu_310_gradswhg_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhg_V_we0 <= grp_backward_fu_310_gradswhg_V_we0;
        else 
            cnn_gradswhg_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhg_V_we1_assign_proc : process(grp_backward_fu_310_gradswhg_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhg_V_we1 <= grp_backward_fu_310_gradswhg_V_we1;
        else 
            cnn_gradswhg_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhi2_V_address0 <= grp_backward_fu_310_gradswhi_V_address0;
    cnn_gradswhi2_V_address1 <= grp_backward_fu_310_gradswhi_V_address1;

    cnn_gradswhi2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswhi_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhi2_V_ce0 <= grp_backward_fu_310_gradswhi_V_ce0;
        else 
            cnn_gradswhi2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhi2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswhi_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhi2_V_ce1 <= grp_backward_fu_310_gradswhi_V_ce1;
        else 
            cnn_gradswhi2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhi2_V_d0 <= grp_backward_fu_310_gradswhi_V_d0;
    cnn_gradswhi2_V_d1 <= grp_backward_fu_310_gradswhi_V_d1;

    cnn_gradswhi2_V_we0_assign_proc : process(grp_backward_fu_310_gradswhi_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhi2_V_we0 <= grp_backward_fu_310_gradswhi_V_we0;
        else 
            cnn_gradswhi2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhi2_V_we1_assign_proc : process(grp_backward_fu_310_gradswhi_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswhi2_V_we1 <= grp_backward_fu_310_gradswhi_V_we1;
        else 
            cnn_gradswhi2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhi_V_address0 <= grp_backward_fu_310_gradswhi_V_address0;
    cnn_gradswhi_V_address1 <= grp_backward_fu_310_gradswhi_V_address1;

    cnn_gradswhi_V_ce0_assign_proc : process(grp_backward_fu_310_gradswhi_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhi_V_ce0 <= grp_backward_fu_310_gradswhi_V_ce0;
        else 
            cnn_gradswhi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhi_V_ce1_assign_proc : process(grp_backward_fu_310_gradswhi_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhi_V_ce1 <= grp_backward_fu_310_gradswhi_V_ce1;
        else 
            cnn_gradswhi_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswhi_V_d0 <= grp_backward_fu_310_gradswhi_V_d0;
    cnn_gradswhi_V_d1 <= grp_backward_fu_310_gradswhi_V_d1;

    cnn_gradswhi_V_we0_assign_proc : process(grp_backward_fu_310_gradswhi_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhi_V_we0 <= grp_backward_fu_310_gradswhi_V_we0;
        else 
            cnn_gradswhi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswhi_V_we1_assign_proc : process(grp_backward_fu_310_gradswhi_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswhi_V_we1 <= grp_backward_fu_310_gradswhi_V_we1;
        else 
            cnn_gradswhi_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswho2_V_address0 <= grp_backward_fu_310_gradswho_V_address0;
    cnn_gradswho2_V_address1 <= grp_backward_fu_310_gradswho_V_address1;

    cnn_gradswho2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswho_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswho2_V_ce0 <= grp_backward_fu_310_gradswho_V_ce0;
        else 
            cnn_gradswho2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswho2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswho_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswho2_V_ce1 <= grp_backward_fu_310_gradswho_V_ce1;
        else 
            cnn_gradswho2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswho2_V_d0 <= grp_backward_fu_310_gradswho_V_d0;
    cnn_gradswho2_V_d1 <= grp_backward_fu_310_gradswho_V_d1;

    cnn_gradswho2_V_we0_assign_proc : process(grp_backward_fu_310_gradswho_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswho2_V_we0 <= grp_backward_fu_310_gradswho_V_we0;
        else 
            cnn_gradswho2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswho2_V_we1_assign_proc : process(grp_backward_fu_310_gradswho_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswho2_V_we1 <= grp_backward_fu_310_gradswho_V_we1;
        else 
            cnn_gradswho2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswho_V_address0 <= grp_backward_fu_310_gradswho_V_address0;
    cnn_gradswho_V_address1 <= grp_backward_fu_310_gradswho_V_address1;

    cnn_gradswho_V_ce0_assign_proc : process(grp_backward_fu_310_gradswho_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswho_V_ce0 <= grp_backward_fu_310_gradswho_V_ce0;
        else 
            cnn_gradswho_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswho_V_ce1_assign_proc : process(grp_backward_fu_310_gradswho_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswho_V_ce1 <= grp_backward_fu_310_gradswho_V_ce1;
        else 
            cnn_gradswho_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswho_V_d0 <= grp_backward_fu_310_gradswho_V_d0;
    cnn_gradswho_V_d1 <= grp_backward_fu_310_gradswho_V_d1;

    cnn_gradswho_V_we0_assign_proc : process(grp_backward_fu_310_gradswho_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswho_V_we0 <= grp_backward_fu_310_gradswho_V_we0;
        else 
            cnn_gradswho_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswho_V_we1_assign_proc : process(grp_backward_fu_310_gradswho_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswho_V_we1 <= grp_backward_fu_310_gradswho_V_we1;
        else 
            cnn_gradswho_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxf2_V_address0 <= grp_backward_fu_310_gradswxf_V_address0;
    cnn_gradswxf2_V_address1 <= grp_backward_fu_310_gradswxf_V_address1;

    cnn_gradswxf2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxf_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxf2_V_ce0 <= grp_backward_fu_310_gradswxf_V_ce0;
        else 
            cnn_gradswxf2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxf2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxf_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxf2_V_ce1 <= grp_backward_fu_310_gradswxf_V_ce1;
        else 
            cnn_gradswxf2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxf2_V_d0 <= grp_backward_fu_310_gradswxf_V_d0;
    cnn_gradswxf2_V_d1 <= grp_backward_fu_310_gradswxf_V_d1;

    cnn_gradswxf2_V_we0_assign_proc : process(grp_backward_fu_310_gradswxf_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxf2_V_we0 <= grp_backward_fu_310_gradswxf_V_we0;
        else 
            cnn_gradswxf2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxf2_V_we1_assign_proc : process(grp_backward_fu_310_gradswxf_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxf2_V_we1 <= grp_backward_fu_310_gradswxf_V_we1;
        else 
            cnn_gradswxf2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxf_V_address0 <= grp_backward_fu_310_gradswxf_V_address0;
    cnn_gradswxf_V_address1 <= grp_backward_fu_310_gradswxf_V_address1;

    cnn_gradswxf_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxf_V_ce0 <= grp_backward_fu_310_gradswxf_V_ce0;
        else 
            cnn_gradswxf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxf_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxf_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxf_V_ce1 <= grp_backward_fu_310_gradswxf_V_ce1;
        else 
            cnn_gradswxf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxf_V_d0 <= grp_backward_fu_310_gradswxf_V_d0;
    cnn_gradswxf_V_d1 <= grp_backward_fu_310_gradswxf_V_d1;

    cnn_gradswxf_V_we0_assign_proc : process(grp_backward_fu_310_gradswxf_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxf_V_we0 <= grp_backward_fu_310_gradswxf_V_we0;
        else 
            cnn_gradswxf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxf_V_we1_assign_proc : process(grp_backward_fu_310_gradswxf_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxf_V_we1 <= grp_backward_fu_310_gradswxf_V_we1;
        else 
            cnn_gradswxf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxg2_V_address0 <= grp_backward_fu_310_gradswxg_V_address0;
    cnn_gradswxg2_V_address1 <= grp_backward_fu_310_gradswxg_V_address1;

    cnn_gradswxg2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxg_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxg2_V_ce0 <= grp_backward_fu_310_gradswxg_V_ce0;
        else 
            cnn_gradswxg2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxg2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxg_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxg2_V_ce1 <= grp_backward_fu_310_gradswxg_V_ce1;
        else 
            cnn_gradswxg2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxg2_V_d0 <= grp_backward_fu_310_gradswxg_V_d0;
    cnn_gradswxg2_V_d1 <= grp_backward_fu_310_gradswxg_V_d1;

    cnn_gradswxg2_V_we0_assign_proc : process(grp_backward_fu_310_gradswxg_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxg2_V_we0 <= grp_backward_fu_310_gradswxg_V_we0;
        else 
            cnn_gradswxg2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxg2_V_we1_assign_proc : process(grp_backward_fu_310_gradswxg_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxg2_V_we1 <= grp_backward_fu_310_gradswxg_V_we1;
        else 
            cnn_gradswxg2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxg_V_address0 <= grp_backward_fu_310_gradswxg_V_address0;
    cnn_gradswxg_V_address1 <= grp_backward_fu_310_gradswxg_V_address1;

    cnn_gradswxg_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxg_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxg_V_ce0 <= grp_backward_fu_310_gradswxg_V_ce0;
        else 
            cnn_gradswxg_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxg_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxg_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxg_V_ce1 <= grp_backward_fu_310_gradswxg_V_ce1;
        else 
            cnn_gradswxg_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxg_V_d0 <= grp_backward_fu_310_gradswxg_V_d0;
    cnn_gradswxg_V_d1 <= grp_backward_fu_310_gradswxg_V_d1;

    cnn_gradswxg_V_we0_assign_proc : process(grp_backward_fu_310_gradswxg_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxg_V_we0 <= grp_backward_fu_310_gradswxg_V_we0;
        else 
            cnn_gradswxg_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxg_V_we1_assign_proc : process(grp_backward_fu_310_gradswxg_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxg_V_we1 <= grp_backward_fu_310_gradswxg_V_we1;
        else 
            cnn_gradswxg_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxi2_V_address0 <= grp_backward_fu_310_gradswxi_V_address0;
    cnn_gradswxi2_V_address1 <= grp_backward_fu_310_gradswxi_V_address1;

    cnn_gradswxi2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxi_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxi2_V_ce0 <= grp_backward_fu_310_gradswxi_V_ce0;
        else 
            cnn_gradswxi2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxi2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxi_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxi2_V_ce1 <= grp_backward_fu_310_gradswxi_V_ce1;
        else 
            cnn_gradswxi2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxi2_V_d0 <= grp_backward_fu_310_gradswxi_V_d0;
    cnn_gradswxi2_V_d1 <= grp_backward_fu_310_gradswxi_V_d1;

    cnn_gradswxi2_V_we0_assign_proc : process(grp_backward_fu_310_gradswxi_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxi2_V_we0 <= grp_backward_fu_310_gradswxi_V_we0;
        else 
            cnn_gradswxi2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxi2_V_we1_assign_proc : process(grp_backward_fu_310_gradswxi_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxi2_V_we1 <= grp_backward_fu_310_gradswxi_V_we1;
        else 
            cnn_gradswxi2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxi_V_address0 <= grp_backward_fu_310_gradswxi_V_address0;
    cnn_gradswxi_V_address1 <= grp_backward_fu_310_gradswxi_V_address1;

    cnn_gradswxi_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxi_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxi_V_ce0 <= grp_backward_fu_310_gradswxi_V_ce0;
        else 
            cnn_gradswxi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxi_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxi_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxi_V_ce1 <= grp_backward_fu_310_gradswxi_V_ce1;
        else 
            cnn_gradswxi_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxi_V_d0 <= grp_backward_fu_310_gradswxi_V_d0;
    cnn_gradswxi_V_d1 <= grp_backward_fu_310_gradswxi_V_d1;

    cnn_gradswxi_V_we0_assign_proc : process(grp_backward_fu_310_gradswxi_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxi_V_we0 <= grp_backward_fu_310_gradswxi_V_we0;
        else 
            cnn_gradswxi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxi_V_we1_assign_proc : process(grp_backward_fu_310_gradswxi_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxi_V_we1 <= grp_backward_fu_310_gradswxi_V_we1;
        else 
            cnn_gradswxi_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxo2_V_address0 <= grp_backward_fu_310_gradswxo_V_address0;
    cnn_gradswxo2_V_address1 <= grp_backward_fu_310_gradswxo_V_address1;

    cnn_gradswxo2_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxo_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxo2_V_ce0 <= grp_backward_fu_310_gradswxo_V_ce0;
        else 
            cnn_gradswxo2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxo2_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxo_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxo2_V_ce1 <= grp_backward_fu_310_gradswxo_V_ce1;
        else 
            cnn_gradswxo2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxo2_V_d0 <= grp_backward_fu_310_gradswxo_V_d0;
    cnn_gradswxo2_V_d1 <= grp_backward_fu_310_gradswxo_V_d1;

    cnn_gradswxo2_V_we0_assign_proc : process(grp_backward_fu_310_gradswxo_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxo2_V_we0 <= grp_backward_fu_310_gradswxo_V_we0;
        else 
            cnn_gradswxo2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxo2_V_we1_assign_proc : process(grp_backward_fu_310_gradswxo_V_we1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_gradswxo2_V_we1 <= grp_backward_fu_310_gradswxo_V_we1;
        else 
            cnn_gradswxo2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxo_V_address0 <= grp_backward_fu_310_gradswxo_V_address0;
    cnn_gradswxo_V_address1 <= grp_backward_fu_310_gradswxo_V_address1;

    cnn_gradswxo_V_ce0_assign_proc : process(grp_backward_fu_310_gradswxo_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxo_V_ce0 <= grp_backward_fu_310_gradswxo_V_ce0;
        else 
            cnn_gradswxo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxo_V_ce1_assign_proc : process(grp_backward_fu_310_gradswxo_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxo_V_ce1 <= grp_backward_fu_310_gradswxo_V_ce1;
        else 
            cnn_gradswxo_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_gradswxo_V_d0 <= grp_backward_fu_310_gradswxo_V_d0;
    cnn_gradswxo_V_d1 <= grp_backward_fu_310_gradswxo_V_d1;

    cnn_gradswxo_V_we0_assign_proc : process(grp_backward_fu_310_gradswxo_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxo_V_we0 <= grp_backward_fu_310_gradswxo_V_we0;
        else 
            cnn_gradswxo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_gradswxo_V_we1_assign_proc : process(grp_backward_fu_310_gradswxo_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_gradswxo_V_we1 <= grp_backward_fu_310_gradswxo_V_we1;
        else 
            cnn_gradswxo_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_hs_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, zext_ln612_reg_520, ap_enable_reg_pp0_iter1, grp_backward_fu_310_hs_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cnn_hs_V_address0 <= zext_ln612_reg_520(16 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            cnn_hs_V_address0 <= grp_backward_fu_310_hs_V_address0;
        else 
            cnn_hs_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    cnn_hs_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_backward_fu_310_hs_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cnn_hs_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            cnn_hs_V_ce0 <= grp_backward_fu_310_hs_V_ce0;
        else 
            cnn_hs_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_hs_V_d0 <= dout_V_q0;

    cnn_hs_V_we0_assign_proc : process(icmp_ln610_reg_511, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln610_reg_511 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            cnn_hs_V_we0 <= ap_const_logic_1;
        else 
            cnn_hs_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_cache_V_address0 <= grp_backward_fu_310_LSTM_cache_V_address0;
    cnn_lstm2_cache_V_address1 <= grp_backward_fu_310_LSTM_cache_V_address1;

    cnn_lstm2_cache_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_cache_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_cache_V_ce0 <= grp_backward_fu_310_LSTM_cache_V_ce0;
        else 
            cnn_lstm2_cache_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_lstm2_cache_V_ce1_assign_proc : process(grp_backward_fu_310_LSTM_cache_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_cache_V_ce1 <= grp_backward_fu_310_LSTM_cache_V_ce1;
        else 
            cnn_lstm2_cache_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_f_V_address0 <= grp_backward_fu_310_LSTM_f_V_address0;

    cnn_lstm2_f_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_f_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_f_V_ce0 <= grp_backward_fu_310_LSTM_f_V_ce0;
        else 
            cnn_lstm2_f_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_f_V_d0 <= grp_backward_fu_310_LSTM_f_V_d0;

    cnn_lstm2_f_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_f_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_f_V_we0 <= grp_backward_fu_310_LSTM_f_V_we0;
        else 
            cnn_lstm2_f_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_g_V_address0 <= grp_backward_fu_310_LSTM_g_V_address0;

    cnn_lstm2_g_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_g_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_g_V_ce0 <= grp_backward_fu_310_LSTM_g_V_ce0;
        else 
            cnn_lstm2_g_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_g_V_d0 <= grp_backward_fu_310_LSTM_g_V_d0;

    cnn_lstm2_g_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_g_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_g_V_we0 <= grp_backward_fu_310_LSTM_g_V_we0;
        else 
            cnn_lstm2_g_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_i_V_address0 <= grp_backward_fu_310_LSTM_i_V_address0;

    cnn_lstm2_i_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_i_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_i_V_ce0 <= grp_backward_fu_310_LSTM_i_V_ce0;
        else 
            cnn_lstm2_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_i_V_d0 <= grp_backward_fu_310_LSTM_i_V_d0;

    cnn_lstm2_i_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_i_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_i_V_we0 <= grp_backward_fu_310_LSTM_i_V_we0;
        else 
            cnn_lstm2_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_o_V_address0 <= grp_backward_fu_310_LSTM_o_V_address0;

    cnn_lstm2_o_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_o_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_o_V_ce0 <= grp_backward_fu_310_LSTM_o_V_ce0;
        else 
            cnn_lstm2_o_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm2_o_V_d0 <= grp_backward_fu_310_LSTM_o_V_d0;

    cnn_lstm2_o_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_o_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            cnn_lstm2_o_V_we0 <= grp_backward_fu_310_LSTM_o_V_we0;
        else 
            cnn_lstm2_o_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_cache_V_address0 <= grp_backward_fu_310_LSTM_cache_V_address0;
    cnn_lstm_cache_V_address1 <= grp_backward_fu_310_LSTM_cache_V_address1;

    cnn_lstm_cache_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_cache_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_cache_V_ce0 <= grp_backward_fu_310_LSTM_cache_V_ce0;
        else 
            cnn_lstm_cache_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnn_lstm_cache_V_ce1_assign_proc : process(grp_backward_fu_310_LSTM_cache_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_cache_V_ce1 <= grp_backward_fu_310_LSTM_cache_V_ce1;
        else 
            cnn_lstm_cache_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_f_V_address0 <= grp_backward_fu_310_LSTM_f_V_address0;

    cnn_lstm_f_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_f_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_f_V_ce0 <= grp_backward_fu_310_LSTM_f_V_ce0;
        else 
            cnn_lstm_f_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_f_V_d0 <= grp_backward_fu_310_LSTM_f_V_d0;

    cnn_lstm_f_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_f_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_f_V_we0 <= grp_backward_fu_310_LSTM_f_V_we0;
        else 
            cnn_lstm_f_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_g_V_address0 <= grp_backward_fu_310_LSTM_g_V_address0;

    cnn_lstm_g_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_g_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_g_V_ce0 <= grp_backward_fu_310_LSTM_g_V_ce0;
        else 
            cnn_lstm_g_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_g_V_d0 <= grp_backward_fu_310_LSTM_g_V_d0;

    cnn_lstm_g_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_g_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_g_V_we0 <= grp_backward_fu_310_LSTM_g_V_we0;
        else 
            cnn_lstm_g_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_i_V_address0 <= grp_backward_fu_310_LSTM_i_V_address0;

    cnn_lstm_i_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_i_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_i_V_ce0 <= grp_backward_fu_310_LSTM_i_V_ce0;
        else 
            cnn_lstm_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_i_V_d0 <= grp_backward_fu_310_LSTM_i_V_d0;

    cnn_lstm_i_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_i_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_i_V_we0 <= grp_backward_fu_310_LSTM_i_V_we0;
        else 
            cnn_lstm_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_o_V_address0 <= grp_backward_fu_310_LSTM_o_V_address0;

    cnn_lstm_o_V_ce0_assign_proc : process(grp_backward_fu_310_LSTM_o_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_o_V_ce0 <= grp_backward_fu_310_LSTM_o_V_ce0;
        else 
            cnn_lstm_o_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cnn_lstm_o_V_d0 <= grp_backward_fu_310_LSTM_o_V_d0;

    cnn_lstm_o_V_we0_assign_proc : process(grp_backward_fu_310_LSTM_o_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            cnn_lstm_o_V_we0 <= grp_backward_fu_310_LSTM_o_V_we0;
        else 
            cnn_lstm_o_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dc_V_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, grp_backward_fu_310_dc_next_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state12, zext_ln620_fu_440_p1, zext_ln641_fu_482_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dc_V_address0 <= zext_ln641_fu_482_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dc_V_address0 <= zext_ln620_fu_440_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dc_V_address0 <= grp_backward_fu_310_dc_next_V_address0;
        else 
            dc_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    dc_V_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, grp_backward_fu_310_dc_next_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dc_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dc_V_ce0 <= grp_backward_fu_310_dc_next_V_ce0;
        else 
            dc_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dc_V_ce1_assign_proc : process(grp_backward_fu_310_dc_next_V_ce1, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dc_V_ce1 <= grp_backward_fu_310_dc_next_V_ce1;
        else 
            dc_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dc_V_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, icmp_ln618_fu_428_p2, icmp_ln639_fu_470_p2)
    begin
        if ((((icmp_ln639_fu_470_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln618_fu_428_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            dc_V_we0 <= ap_const_logic_1;
        else 
            dc_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dc_V_we1_assign_proc : process(grp_backward_fu_310_dc_next_V_we1, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dc_V_we1 <= grp_backward_fu_310_dc_next_V_we1;
        else 
            dc_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dh_V_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, grp_backward_fu_310_dh_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state12, zext_ln620_fu_440_p1, zext_ln641_fu_482_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dh_V_address0 <= zext_ln641_fu_482_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dh_V_address0 <= zext_ln620_fu_440_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dh_V_address0 <= grp_backward_fu_310_dh_V_address0;
        else 
            dh_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    dh_V_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, grp_backward_fu_310_dh_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dh_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dh_V_ce0 <= grp_backward_fu_310_dh_V_ce0;
        else 
            dh_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dh_V_ce1_assign_proc : process(grp_backward_fu_310_dh_V_ce1, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dh_V_ce1 <= grp_backward_fu_310_dh_V_ce1;
        else 
            dh_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dh_V_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, grp_backward_fu_310_dh_V_d0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dh_V_d0 <= ap_const_lv16_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dh_V_d0 <= grp_backward_fu_310_dh_V_d0;
        else 
            dh_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dh_V_we0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, grp_backward_fu_310_dh_V_we0, icmp_ln618_fu_428_p2, ap_CS_fsm_state8, icmp_ln639_fu_470_p2, ap_CS_fsm_state12)
    begin
        if ((((icmp_ln639_fu_470_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln618_fu_428_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            dh_V_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dh_V_we0 <= grp_backward_fu_310_dh_V_we0;
        else 
            dh_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dh_V_we1_assign_proc : process(grp_backward_fu_310_dh_V_we1, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dh_V_we1 <= grp_backward_fu_310_dh_V_we1;
        else 
            dh_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dout_V_address0_assign_proc : process(icmp_ln610_fu_411_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln612_fu_423_p1, grp_backward_fu_310_dout_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln610_fu_411_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_V_address0 <= zext_ln612_fu_423_p1(16 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dout_V_address0 <= grp_backward_fu_310_dout_V_address0;
        else 
            dout_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dout_V_ce0_assign_proc : process(icmp_ln610_fu_411_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_backward_fu_310_dout_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln610_fu_411_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dout_V_ce0 <= grp_backward_fu_310_dout_V_ce0;
        else 
            dout_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dout_V_d0_assign_proc : process(icmp_ln610_fu_411_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, grp_backward_fu_310_dout_V_d0, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln610_fu_411_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_V_d0 <= ap_const_lv16_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dout_V_d0 <= grp_backward_fu_310_dout_V_d0;
        else 
            dout_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dout_V_we0_assign_proc : process(icmp_ln610_fu_411_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_backward_fu_310_dout_V_we0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln610_fu_411_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_V_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dout_V_we0 <= grp_backward_fu_310_dout_V_we0;
        else 
            dout_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_backward_fu_310_LSTM_cache_V_offset_assign_proc : process(sub_ln635_reg_547, sub_ln652_reg_573, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_cache_V_offset <= sub_ln652_reg_573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_cache_V_offset <= sub_ln635_reg_547;
        else 
            grp_backward_fu_310_LSTM_cache_V_offset <= "XXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_cache_V_q0_assign_proc : process(cnn_lstm_cache_V_q0, cnn_lstm2_cache_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_cache_V_q0 <= cnn_lstm2_cache_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_cache_V_q0 <= cnn_lstm_cache_V_q0;
        else 
            grp_backward_fu_310_LSTM_cache_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_cache_V_q1_assign_proc : process(cnn_lstm_cache_V_q1, cnn_lstm2_cache_V_q1, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_cache_V_q1 <= cnn_lstm2_cache_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_cache_V_q1 <= cnn_lstm_cache_V_q1;
        else 
            grp_backward_fu_310_LSTM_cache_V_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_f_V_offset_assign_proc : process(sub_ln635_reg_547, sub_ln652_reg_573, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_f_V_offset <= sub_ln652_reg_573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_f_V_offset <= sub_ln635_reg_547;
        else 
            grp_backward_fu_310_LSTM_f_V_offset <= "XXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_f_V_q0_assign_proc : process(cnn_lstm_f_V_q0, cnn_lstm2_f_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_f_V_q0 <= cnn_lstm2_f_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_f_V_q0 <= cnn_lstm_f_V_q0;
        else 
            grp_backward_fu_310_LSTM_f_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_g_V_offset_assign_proc : process(sub_ln635_reg_547, sub_ln652_reg_573, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_g_V_offset <= sub_ln652_reg_573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_g_V_offset <= sub_ln635_reg_547;
        else 
            grp_backward_fu_310_LSTM_g_V_offset <= "XXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_g_V_q0_assign_proc : process(cnn_lstm_g_V_q0, cnn_lstm2_g_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_g_V_q0 <= cnn_lstm2_g_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_g_V_q0 <= cnn_lstm_g_V_q0;
        else 
            grp_backward_fu_310_LSTM_g_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_i_V_offset_assign_proc : process(sub_ln635_reg_547, sub_ln652_reg_573, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_i_V_offset <= sub_ln652_reg_573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_i_V_offset <= sub_ln635_reg_547;
        else 
            grp_backward_fu_310_LSTM_i_V_offset <= "XXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_i_V_q0_assign_proc : process(cnn_lstm_i_V_q0, cnn_lstm2_i_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_i_V_q0 <= cnn_lstm2_i_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_i_V_q0 <= cnn_lstm_i_V_q0;
        else 
            grp_backward_fu_310_LSTM_i_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_o_V_offset_assign_proc : process(sub_ln635_reg_547, sub_ln652_reg_573, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_o_V_offset <= sub_ln652_reg_573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_o_V_offset <= sub_ln635_reg_547;
        else 
            grp_backward_fu_310_LSTM_o_V_offset <= "XXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_LSTM_o_V_q0_assign_proc : process(cnn_lstm_o_V_q0, cnn_lstm2_o_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_LSTM_o_V_q0 <= cnn_lstm2_o_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_LSTM_o_V_q0 <= cnn_lstm_o_V_q0;
        else 
            grp_backward_fu_310_LSTM_o_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_backward_fu_310_ap_start <= grp_backward_fu_310_ap_start_reg;

    grp_backward_fu_310_flag_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_flag <= ap_const_lv8_74;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_flag <= ap_const_lv8_6F;
        else 
            grp_backward_fu_310_flag <= "XXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradsbf_V_q0_assign_proc : process(cnn_gradsbf_V_q0, cnn_gradsbf2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradsbf_V_q0 <= cnn_gradsbf2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradsbf_V_q0 <= cnn_gradsbf_V_q0;
        else 
            grp_backward_fu_310_gradsbf_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradsbg_V_q0_assign_proc : process(cnn_gradsbg_V_q0, cnn_gradsbg2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradsbg_V_q0 <= cnn_gradsbg2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradsbg_V_q0 <= cnn_gradsbg_V_q0;
        else 
            grp_backward_fu_310_gradsbg_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradsbi_V_q0_assign_proc : process(cnn_gradsbi_V_q0, cnn_gradsbi2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradsbi_V_q0 <= cnn_gradsbi2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradsbi_V_q0 <= cnn_gradsbi_V_q0;
        else 
            grp_backward_fu_310_gradsbi_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradsbo_V_q0_assign_proc : process(cnn_gradsbo_V_q0, cnn_gradsbo2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradsbo_V_q0 <= cnn_gradsbo2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradsbo_V_q0 <= cnn_gradsbo_V_q0;
        else 
            grp_backward_fu_310_gradsbo_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswhf_V_q0_assign_proc : process(cnn_gradswhf_V_q0, cnn_gradswhf2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswhf_V_q0 <= cnn_gradswhf2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswhf_V_q0 <= cnn_gradswhf_V_q0;
        else 
            grp_backward_fu_310_gradswhf_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswhg_V_q0_assign_proc : process(cnn_gradswhg_V_q0, cnn_gradswhg2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswhg_V_q0 <= cnn_gradswhg2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswhg_V_q0 <= cnn_gradswhg_V_q0;
        else 
            grp_backward_fu_310_gradswhg_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswhi_V_q0_assign_proc : process(cnn_gradswhi_V_q0, cnn_gradswhi2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswhi_V_q0 <= cnn_gradswhi2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswhi_V_q0 <= cnn_gradswhi_V_q0;
        else 
            grp_backward_fu_310_gradswhi_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswho_V_q0_assign_proc : process(cnn_gradswho_V_q0, cnn_gradswho2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswho_V_q0 <= cnn_gradswho2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswho_V_q0 <= cnn_gradswho_V_q0;
        else 
            grp_backward_fu_310_gradswho_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswxf_V_q0_assign_proc : process(cnn_gradswxf_V_q0, cnn_gradswxf2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswxf_V_q0 <= cnn_gradswxf2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswxf_V_q0 <= cnn_gradswxf_V_q0;
        else 
            grp_backward_fu_310_gradswxf_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswxg_V_q0_assign_proc : process(cnn_gradswxg_V_q0, cnn_gradswxg2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswxg_V_q0 <= cnn_gradswxg2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswxg_V_q0 <= cnn_gradswxg_V_q0;
        else 
            grp_backward_fu_310_gradswxg_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswxi_V_q0_assign_proc : process(cnn_gradswxi_V_q0, cnn_gradswxi2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswxi_V_q0 <= cnn_gradswxi2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswxi_V_q0 <= cnn_gradswxi_V_q0;
        else 
            grp_backward_fu_310_gradswxi_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_gradswxo_V_q0_assign_proc : process(cnn_gradswxo_V_q0, cnn_gradswxo2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_gradswxo_V_q0 <= cnn_gradswxo2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_gradswxo_V_q0 <= cnn_gradswxo_V_q0;
        else 
            grp_backward_fu_310_gradswxo_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_t_assign_proc : process(sub_ln635_reg_547, ap_CS_fsm_state8, t4_0_reg_298, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_t <= t4_0_reg_298;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_t <= sub_ln635_reg_547;
        else 
            grp_backward_fu_310_t <= "XXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_whf_V_q0_assign_proc : process(whf_V_q0, whf2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_whf_V_q0 <= whf2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_whf_V_q0 <= whf_V_q0;
        else 
            grp_backward_fu_310_whf_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_whg_V_q0_assign_proc : process(whg_V_q0, whg2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_whg_V_q0 <= whg2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_whg_V_q0 <= whg_V_q0;
        else 
            grp_backward_fu_310_whg_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_whi_V_q0_assign_proc : process(whi_V_q0, whi2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_whi_V_q0 <= whi2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_whi_V_q0 <= whi_V_q0;
        else 
            grp_backward_fu_310_whi_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_who_V_q0_assign_proc : process(who_V_q0, who2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_who_V_q0 <= who2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_who_V_q0 <= who_V_q0;
        else 
            grp_backward_fu_310_who_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_wxf_V_q0_assign_proc : process(wxf_V_q0, wxf2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_wxf_V_q0 <= wxf2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_wxf_V_q0 <= wxf_V_q0;
        else 
            grp_backward_fu_310_wxf_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_wxg_V_q0_assign_proc : process(wxg_V_q0, wxg2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_wxg_V_q0 <= wxg2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_wxg_V_q0 <= wxg_V_q0;
        else 
            grp_backward_fu_310_wxg_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_wxi_V_q0_assign_proc : process(wxi_V_q0, wxi2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_wxi_V_q0 <= wxi2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_wxi_V_q0 <= wxi_V_q0;
        else 
            grp_backward_fu_310_wxi_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_backward_fu_310_wxo_V_q0_assign_proc : process(wxo_V_q0, wxo2_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_backward_fu_310_wxo_V_q0 <= wxo2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_backward_fu_310_wxo_V_q0 <= wxo_V_q0;
        else 
            grp_backward_fu_310_wxo_V_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln610_fu_411_p2 <= "1" when (s_0_reg_254 = ap_const_lv16_BB80) else "0";
    icmp_ln618_fu_428_p2 <= "1" when (s2_0_reg_265 = ap_const_lv9_140) else "0";
    icmp_ln630_fu_446_p2 <= "1" when (t_0_reg_276 = ap_const_lv7_4B) else "0";
    icmp_ln639_fu_470_p2 <= "1" when (s3_0_reg_287 = ap_const_lv9_140) else "0";
    icmp_ln647_fu_488_p2 <= "1" when (t4_0_reg_298 = ap_const_lv7_4B) else "0";
    s_1_fu_434_p2 <= std_logic_vector(unsigned(s2_0_reg_265) + unsigned(ap_const_lv9_1));
    s_2_fu_476_p2 <= std_logic_vector(unsigned(s3_0_reg_287) + unsigned(ap_const_lv9_1));
    s_fu_417_p2 <= std_logic_vector(unsigned(s_0_reg_254) + unsigned(ap_const_lv16_1));
    sub_ln635_fu_458_p2 <= std_logic_vector(signed(ap_const_lv7_4A) - signed(t_0_reg_276));
    sub_ln652_fu_500_p2 <= std_logic_vector(signed(ap_const_lv7_4A) - signed(t4_0_reg_298));
    t_2_fu_494_p2 <= std_logic_vector(unsigned(t4_0_reg_298) + unsigned(ap_const_lv7_1));
    t_fu_452_p2 <= std_logic_vector(unsigned(t_0_reg_276) + unsigned(ap_const_lv7_1));
    whf2_V_address0 <= grp_backward_fu_310_whf_V_address0;

    whf2_V_ce0_assign_proc : process(grp_backward_fu_310_whf_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            whf2_V_ce0 <= grp_backward_fu_310_whf_V_ce0;
        else 
            whf2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whf_V_address0 <= grp_backward_fu_310_whf_V_address0;

    whf_V_ce0_assign_proc : process(grp_backward_fu_310_whf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            whf_V_ce0 <= grp_backward_fu_310_whf_V_ce0;
        else 
            whf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whg2_V_address0 <= grp_backward_fu_310_whg_V_address0;

    whg2_V_ce0_assign_proc : process(grp_backward_fu_310_whg_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            whg2_V_ce0 <= grp_backward_fu_310_whg_V_ce0;
        else 
            whg2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whg_V_address0 <= grp_backward_fu_310_whg_V_address0;

    whg_V_ce0_assign_proc : process(grp_backward_fu_310_whg_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            whg_V_ce0 <= grp_backward_fu_310_whg_V_ce0;
        else 
            whg_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whi2_V_address0 <= grp_backward_fu_310_whi_V_address0;

    whi2_V_ce0_assign_proc : process(grp_backward_fu_310_whi_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            whi2_V_ce0 <= grp_backward_fu_310_whi_V_ce0;
        else 
            whi2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    whi_V_address0 <= grp_backward_fu_310_whi_V_address0;

    whi_V_ce0_assign_proc : process(grp_backward_fu_310_whi_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            whi_V_ce0 <= grp_backward_fu_310_whi_V_ce0;
        else 
            whi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    who2_V_address0 <= grp_backward_fu_310_who_V_address0;

    who2_V_ce0_assign_proc : process(grp_backward_fu_310_who_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            who2_V_ce0 <= grp_backward_fu_310_who_V_ce0;
        else 
            who2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    who_V_address0 <= grp_backward_fu_310_who_V_address0;

    who_V_ce0_assign_proc : process(grp_backward_fu_310_who_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            who_V_ce0 <= grp_backward_fu_310_who_V_ce0;
        else 
            who_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxf2_V_address0 <= grp_backward_fu_310_wxf_V_address0;

    wxf2_V_ce0_assign_proc : process(grp_backward_fu_310_wxf_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            wxf2_V_ce0 <= grp_backward_fu_310_wxf_V_ce0;
        else 
            wxf2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxf_V_address0 <= grp_backward_fu_310_wxf_V_address0;

    wxf_V_ce0_assign_proc : process(grp_backward_fu_310_wxf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            wxf_V_ce0 <= grp_backward_fu_310_wxf_V_ce0;
        else 
            wxf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxg2_V_address0 <= grp_backward_fu_310_wxg_V_address0;

    wxg2_V_ce0_assign_proc : process(grp_backward_fu_310_wxg_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            wxg2_V_ce0 <= grp_backward_fu_310_wxg_V_ce0;
        else 
            wxg2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxg_V_address0 <= grp_backward_fu_310_wxg_V_address0;

    wxg_V_ce0_assign_proc : process(grp_backward_fu_310_wxg_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            wxg_V_ce0 <= grp_backward_fu_310_wxg_V_ce0;
        else 
            wxg_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxi2_V_address0 <= grp_backward_fu_310_wxi_V_address0;

    wxi2_V_ce0_assign_proc : process(grp_backward_fu_310_wxi_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            wxi2_V_ce0 <= grp_backward_fu_310_wxi_V_ce0;
        else 
            wxi2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxi_V_address0 <= grp_backward_fu_310_wxi_V_address0;

    wxi_V_ce0_assign_proc : process(grp_backward_fu_310_wxi_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            wxi_V_ce0 <= grp_backward_fu_310_wxi_V_ce0;
        else 
            wxi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxo2_V_address0 <= grp_backward_fu_310_wxo_V_address0;

    wxo2_V_ce0_assign_proc : process(grp_backward_fu_310_wxo_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            wxo2_V_ce0 <= grp_backward_fu_310_wxo_V_ce0;
        else 
            wxo2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wxo_V_address0 <= grp_backward_fu_310_wxo_V_address0;

    wxo_V_ce0_assign_proc : process(grp_backward_fu_310_wxo_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            wxo_V_ce0 <= grp_backward_fu_310_wxo_V_ce0;
        else 
            wxo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln612_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s_0_reg_254),64));
    zext_ln620_fu_440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s2_0_reg_265),64));
    zext_ln641_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s3_0_reg_287),64));
end behav;
