{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685457568704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685457568705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 17:39:28 2023 " "Processing started: Tue May 30 17:39:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685457568705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457568705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_VHDL -c Project_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_VHDL -c Project_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457568705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685457569208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685457569209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washing_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file washing_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 washing_machine-Behavioral " "Found design unit 1: washing_machine-Behavioral" {  } { { "washing_machine.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/washing_machine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586162 ""} { "Info" "ISGN_ENTITY_NAME" "1 washing_machine " "Found entity 1: washing_machine" {  } { { "washing_machine.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/washing_machine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevseg_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevseg_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevSeg_Driver-BEHAVIORAL " "Found design unit 1: SevSeg_Driver-BEHAVIORAL" {  } { { "SevSeg_Driver.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/SevSeg_Driver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586165 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevSeg_Driver " "Found entity 1: SevSeg_Driver" {  } { { "SevSeg_Driver.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/SevSeg_Driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behavioral " "Found design unit 1: main-Behavioral" {  } { { "main.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586167 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavioral " "Found design unit 1: clock_div-behavioral" {  } { { "clock_div.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/clock_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586170 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/clock_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg-conditional " "Found design unit 1: bcd_7seg-conditional" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/bcd_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586174 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/bcd_7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg_tb-testbench " "Found design unit 1: bcd_7seg_tb-testbench" {  } { { "bcd_7seg_tb.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/bcd_7seg_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586177 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg_tb " "Found entity 1: bcd_7seg_tb" {  } { { "bcd_7seg_tb.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/bcd_7seg_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevseg_driver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevseg_driver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevSeg_Driver_TB-TB_ARCH " "Found design unit 1: SevSeg_Driver_TB-TB_ARCH" {  } { { "SevSeg_Driver_TB.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/SevSeg_Driver_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586180 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevSeg_Driver_TB " "Found entity 1: SevSeg_Driver_TB" {  } { { "SevSeg_Driver_TB.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/SevSeg_Driver_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washing_machine_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file washing_machine_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 washing_machine_TB-Behavioral_TB " "Found design unit 1: washing_machine_TB-Behavioral_TB" {  } { { "washing_machine_TB.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/washing_machine_TB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586183 ""} { "Info" "ISGN_ENTITY_NAME" "1 washing_machine_TB " "Found entity 1: washing_machine_TB" {  } { { "washing_machine_TB.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/washing_machine_TB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_TB-Behavioral_TB " "Found design unit 1: main_TB-Behavioral_TB" {  } { { "main_TB.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/main_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586185 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_TB " "Found entity 1: main_TB" {  } { { "main_TB.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/main_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685457586185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_TB " "Elaborating entity \"main_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685457586248 ""}
{ "Warning" "WVRFX_VHDL_NOW_NOT_SUPPORTED" "standard.vhd(71) " "VHDL warning at standard.vhd(71): ignored VHDL standard library NOW function, which is not supported for synthesis" {  } { { "std/1993/standard.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/std/1993/standard.vhd" 71 0 0 } }  } 0 10350 "VHDL warning at %1!s!: ignored VHDL standard library NOW function, which is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1685457586252 "|main_TB"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "main_TB.vhd(41) " "VHDL Wait Statement error at main_TB.vhd(41): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "main_TB.vhd" "" { Text "C:/Users/jaser/OneDrive/Desktop/IUG/3ed year/2nd Semester/VHDL - lab/Project/Project_VHDL/main_TB.vhd" 41 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1685457586253 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685457586254 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685457586368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 30 17:39:46 2023 " "Processing ended: Tue May 30 17:39:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685457586368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685457586368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685457586368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457586368 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685457587033 ""}
