#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 30 03:17:03 2018
# Process ID: 9684
# Current directory: C:/Users/gplovesy/Desktop/cpu_final1/cpu_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5128 C:\Users\gplovesy\Desktop\cpu_final1\cpu_final\cpu_final.xpr
# Log file: C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/vivado.log
# Journal file: C:/Users/gplovesy/Desktop/cpu_final1/cpu_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.xpr
update_compile_order -fileset sources_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {90.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.000} CONFIG.CLKOUT1_JITTER {247.412} CONFIG.CLKOUT1_PHASE_ERROR {296.868}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.ip_user_files -ipstatic_source_dir C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/modelsim} {questa=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/questa} {riviera=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/riviera} {activehdl=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
