.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* BL */
.set BL__0__DM__MASK, 0x7000
.set BL__0__DM__SHIFT, 12
.set BL__0__DR, CYREG_PRT0_DR
.set BL__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BL__0__HSIOM_MASK, 0x000F0000
.set BL__0__HSIOM_SHIFT, 16
.set BL__0__INTCFG, CYREG_PRT0_INTCFG
.set BL__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BL__0__MASK, 0x10
.set BL__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BL__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BL__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BL__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BL__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BL__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BL__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BL__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BL__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BL__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BL__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BL__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BL__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BL__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BL__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BL__0__PC, CYREG_PRT0_PC
.set BL__0__PC2, CYREG_PRT0_PC2
.set BL__0__PORT, 0
.set BL__0__PS, CYREG_PRT0_PS
.set BL__0__SHIFT, 4
.set BL__DR, CYREG_PRT0_DR
.set BL__INTCFG, CYREG_PRT0_INTCFG
.set BL__INTSTAT, CYREG_PRT0_INTSTAT
.set BL__MASK, 0x10
.set BL__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BL__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BL__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BL__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BL__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BL__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BL__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BL__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BL__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BL__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BL__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BL__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BL__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BL__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BL__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BL__PC, CYREG_PRT0_PC
.set BL__PC2, CYREG_PRT0_PC2
.set BL__PORT, 0
.set BL__PS, CYREG_PRT0_PS
.set BL__SHIFT, 4

/* CLK */
.set CLK__0__DM__MASK, 0xE00000
.set CLK__0__DM__SHIFT, 21
.set CLK__0__DR, CYREG_PRT0_DR
.set CLK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CLK__0__HSIOM_MASK, 0xF0000000
.set CLK__0__HSIOM_SHIFT, 28
.set CLK__0__INTCFG, CYREG_PRT0_INTCFG
.set CLK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set CLK__0__MASK, 0x80
.set CLK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CLK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CLK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CLK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CLK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CLK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CLK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CLK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CLK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CLK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CLK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CLK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CLK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CLK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CLK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CLK__0__PC, CYREG_PRT0_PC
.set CLK__0__PC2, CYREG_PRT0_PC2
.set CLK__0__PORT, 0
.set CLK__0__PS, CYREG_PRT0_PS
.set CLK__0__SHIFT, 7
.set CLK__DR, CYREG_PRT0_DR
.set CLK__INTCFG, CYREG_PRT0_INTCFG
.set CLK__INTSTAT, CYREG_PRT0_INTSTAT
.set CLK__MASK, 0x80
.set CLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CLK__PC, CYREG_PRT0_PC
.set CLK__PC2, CYREG_PRT0_PC2
.set CLK__PORT, 0
.set CLK__PS, CYREG_PRT0_PS
.set CLK__SHIFT, 7

/* DOT */
.set DOT__0__DM__MASK, 0xE00000
.set DOT__0__DM__SHIFT, 21
.set DOT__0__DR, CYREG_PRT3_DR
.set DOT__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set DOT__0__HSIOM_MASK, 0xF0000000
.set DOT__0__HSIOM_SHIFT, 28
.set DOT__0__INTCFG, CYREG_PRT3_INTCFG
.set DOT__0__INTSTAT, CYREG_PRT3_INTSTAT
.set DOT__0__MASK, 0x80
.set DOT__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set DOT__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set DOT__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set DOT__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set DOT__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set DOT__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set DOT__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set DOT__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set DOT__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set DOT__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set DOT__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set DOT__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set DOT__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set DOT__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set DOT__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set DOT__0__PC, CYREG_PRT3_PC
.set DOT__0__PC2, CYREG_PRT3_PC2
.set DOT__0__PORT, 3
.set DOT__0__PS, CYREG_PRT3_PS
.set DOT__0__SHIFT, 7
.set DOT__DR, CYREG_PRT3_DR
.set DOT__INTCFG, CYREG_PRT3_INTCFG
.set DOT__INTSTAT, CYREG_PRT3_INTSTAT
.set DOT__MASK, 0x80
.set DOT__PA__CFG0, CYREG_UDB_PA3_CFG0
.set DOT__PA__CFG1, CYREG_UDB_PA3_CFG1
.set DOT__PA__CFG10, CYREG_UDB_PA3_CFG10
.set DOT__PA__CFG11, CYREG_UDB_PA3_CFG11
.set DOT__PA__CFG12, CYREG_UDB_PA3_CFG12
.set DOT__PA__CFG13, CYREG_UDB_PA3_CFG13
.set DOT__PA__CFG14, CYREG_UDB_PA3_CFG14
.set DOT__PA__CFG2, CYREG_UDB_PA3_CFG2
.set DOT__PA__CFG3, CYREG_UDB_PA3_CFG3
.set DOT__PA__CFG4, CYREG_UDB_PA3_CFG4
.set DOT__PA__CFG5, CYREG_UDB_PA3_CFG5
.set DOT__PA__CFG6, CYREG_UDB_PA3_CFG6
.set DOT__PA__CFG7, CYREG_UDB_PA3_CFG7
.set DOT__PA__CFG8, CYREG_UDB_PA3_CFG8
.set DOT__PA__CFG9, CYREG_UDB_PA3_CFG9
.set DOT__PC, CYREG_PRT3_PC
.set DOT__PC2, CYREG_PRT3_PC2
.set DOT__PORT, 3
.set DOT__PS, CYREG_PRT3_PS
.set DOT__SHIFT, 7

/* LED */
.set LED__0__DM__MASK, 0x1C0
.set LED__0__DM__SHIFT, 6
.set LED__0__DR, CYREG_PRT0_DR
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED__0__HSIOM_MASK, 0x00000F00
.set LED__0__HSIOM_SHIFT, 8
.set LED__0__INTCFG, CYREG_PRT0_INTCFG
.set LED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED__0__MASK, 0x04
.set LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED__0__PC, CYREG_PRT0_PC
.set LED__0__PC2, CYREG_PRT0_PC2
.set LED__0__PORT, 0
.set LED__0__PS, CYREG_PRT0_PS
.set LED__0__SHIFT, 2
.set LED__DR, CYREG_PRT0_DR
.set LED__INTCFG, CYREG_PRT0_INTCFG
.set LED__INTSTAT, CYREG_PRT0_INTSTAT
.set LED__MASK, 0x04
.set LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED__PC, CYREG_PRT0_PC
.set LED__PC2, CYREG_PRT0_PC2
.set LED__PORT, 0
.set LED__PS, CYREG_PRT0_PS
.set LED__SHIFT, 2

/* ZERO */
.set ZERO__0__DM__MASK, 0x38000
.set ZERO__0__DM__SHIFT, 15
.set ZERO__0__DR, CYREG_PRT0_DR
.set ZERO__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ZERO__0__HSIOM_MASK, 0x00F00000
.set ZERO__0__HSIOM_SHIFT, 20
.set ZERO__0__INTCFG, CYREG_PRT0_INTCFG
.set ZERO__0__INTSTAT, CYREG_PRT0_INTSTAT
.set ZERO__0__MASK, 0x20
.set ZERO__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ZERO__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ZERO__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ZERO__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ZERO__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ZERO__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ZERO__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ZERO__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ZERO__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ZERO__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ZERO__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ZERO__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ZERO__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ZERO__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ZERO__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ZERO__0__PC, CYREG_PRT0_PC
.set ZERO__0__PC2, CYREG_PRT0_PC2
.set ZERO__0__PORT, 0
.set ZERO__0__PS, CYREG_PRT0_PS
.set ZERO__0__SHIFT, 5
.set ZERO__DR, CYREG_PRT0_DR
.set ZERO__INTCFG, CYREG_PRT0_INTCFG
.set ZERO__INTSTAT, CYREG_PRT0_INTSTAT
.set ZERO__MASK, 0x20
.set ZERO__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ZERO__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ZERO__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ZERO__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ZERO__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ZERO__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ZERO__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ZERO__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ZERO__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ZERO__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ZERO__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ZERO__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ZERO__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ZERO__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ZERO__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ZERO__PC, CYREG_PRT0_PC
.set ZERO__PC2, CYREG_PRT0_PC2
.set ZERO__PORT, 0
.set ZERO__PS, CYREG_PRT0_PS
.set ZERO__SHIFT, 5

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_MASK, 0xC0
.set isr_1__INTC_PRIOR_NUM, 3
.set isr_1__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_03
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_UDB_W8_A0_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_UDB_W8_A1_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_UDB_W8_D0_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_UDB_W8_D1_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_UDB_W8_F0_03
.set Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_UDB_W8_F1_03

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
