// Seed: 4214415449
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri0 id_5
    , id_13,
    output wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11
    , id_14, id_15
);
  wor id_16 = id_14;
  integer id_17 = {1'h0{1 & 1}};
  wire id_18;
  assign id_16 = 1;
  wire id_19;
  wire id_20;
  wire id_21 = id_21;
  supply1 id_22;
  assign id_22 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8
    , id_13,
    output wand id_9,
    output uwire id_10,
    output tri1 id_11
);
  wire id_14;
  wire id_15;
  module_0(
      id_0, id_6, id_4, id_11, id_4, id_11, id_5, id_4, id_4, id_6, id_4, id_7
  );
endmodule
