

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_65_1_loop_for_ap_2'
================================================================
* Date:           Sat Jun  1 06:31:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14161|    14161|  0.142 ms|  0.142 ms|  14161|  14161|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1_loop_for_ap_2  |    14159|    14159|        91|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 91


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 1
  Pipeline-0 : II = 11, D = 91, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.39>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 94 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 95 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 96 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten34"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln65 = store i4 0, i4 %n" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 99 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln67 = store i8 0, i8 %y" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 100 'store' 'store_ln67' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_for_fc_2.i"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i11 %indvar_flatten34" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 102 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%icmp_ln65 = icmp_eq  i11 %indvar_flatten34_load, i11 1280" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 103 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln65 = add i11 %indvar_flatten34_load, i11 1" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 104 'add' 'add_ln65' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc44.i90, void %for.body4.i96.preheader.exitStub" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 105 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 106 'load' 'y_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 107 'load' 'n_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.76ns)   --->   "%icmp_ln67 = icmp_eq  i8 %y_load, i8 160" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 108 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.39ns)   --->   "%select_ln65 = select i1 %icmp_ln67, i8 0, i8 %y_load" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 109 'select' 'select_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.79ns)   --->   "%add_ln65_1 = add i4 %n_load, i4 1" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 110 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.39ns)   --->   "%select_ln65_1 = select i1 %icmp_ln67, i4 %add_ln65_1, i4 %n_load" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 111 'select' 'select_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln65_1" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 112 'trunc' 'empty' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 113 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i7 %p_shl4" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 114 'zext' 'p_shl17_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 115 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i5 %p_shl7" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 116 'zext' 'p_shl18_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.77ns)   --->   "%empty_144 = add i8 %p_shl17_cast, i8 %p_shl18_cast" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 117 'add' 'empty_144' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i8 %select_ln65" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 118 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln73 = add i8 %empty_144, i8 108" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 119 'add' 'add_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %add_ln73" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 120 'zext' 'zext_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%Weights_addr_28 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 121 'getelementptr' 'Weights_addr_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 122 'load' 'Weights_load_28' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%OutPadConv2_addr = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln67_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 123 'getelementptr' 'OutPadConv2_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%OutPadConv2_load = load i10 %OutPadConv2_addr" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 124 'load' 'OutPadConv2_load' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_1 : Operation 125 [1/1] (0.76ns)   --->   "%add_ln73_1 = add i8 %empty_144, i8 109" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 125 'add' 'add_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i8 %add_ln73_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 126 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%Weights_addr_29 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 127 'getelementptr' 'Weights_addr_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (1.23ns)   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 128 'load' 'Weights_load_29' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 129 [1/1] (0.76ns)   --->   "%add_ln73_2 = add i8 %select_ln65, i8 1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 129 'add' 'add_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i8 %add_ln73_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 130 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_1 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 131 'getelementptr' 'OutPadConv2_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 132 'load' 'OutPadConv2_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_1 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln65 = store i11 %add_ln65, i11 %indvar_flatten34" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 133 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_1 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln65 = store i4 %select_ln65_1, i4 %n" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 134 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_1 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln67 = store i8 %add_ln73_2, i8 %y" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 135 'store' 'store_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 136 'load' 'Weights_load_28' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%OutPadConv2_load = load i10 %OutPadConv2_addr" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 137 'load' 'OutPadConv2_load' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 138 'load' 'Weights_load_29' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%OutPadConv2_load_1 = load i10 %OutPadConv2_addr_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 139 'load' 'OutPadConv2_load_1' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_2 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln73_3 = add i8 %empty_144, i8 110" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 140 'add' 'add_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i8 %add_ln73_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 141 'zext' 'zext_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%Weights_addr_30 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 142 'getelementptr' 'Weights_addr_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (1.23ns)   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 143 'load' 'Weights_load_30' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 144 [1/1] (0.76ns)   --->   "%add_ln73_4 = add i8 %select_ln65, i8 2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 144 'add' 'add_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i8 %add_ln73_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 145 'zext' 'zext_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_2 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 146 'getelementptr' 'OutPadConv2_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (1.23ns)   --->   "%OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 147 'load' 'OutPadConv2_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_2 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln73_5 = add i8 %empty_144, i8 111" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 148 'add' 'add_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i8 %add_ln73_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 149 'zext' 'zext_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%Weights_addr_31 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 150 'getelementptr' 'Weights_addr_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (1.23ns)   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 151 'load' 'Weights_load_31' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 152 [1/1] (0.76ns)   --->   "%add_ln73_6 = add i8 %select_ln65, i8 3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 152 'add' 'add_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i8 %add_ln73_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 153 'zext' 'zext_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_3 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 154 'getelementptr' 'OutPadConv2_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (1.23ns)   --->   "%OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 155 'load' 'OutPadConv2_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i8 %select_ln65" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 156 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %Weights_load_28" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 157 'bitcast' 'bitcast_ln73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 158 [3/3] (7.01ns)   --->   "%mul21_i2 = fmul i32 %bitcast_ln73, i32 %OutPadConv2_load" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 158 'fmul' 'mul21_i2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln73_1 = bitcast i32 %Weights_load_29" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 159 'bitcast' 'bitcast_ln73_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 160 [3/3] (7.01ns)   --->   "%mul21_i70_s = fmul i32 %bitcast_ln73_1, i32 %OutPadConv2_load_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 160 'fmul' 'mul21_i70_s' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/2] (1.23ns)   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 161 'load' 'Weights_load_30' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 162 [1/2] (1.23ns)   --->   "%OutPadConv2_load_2 = load i10 %OutPadConv2_addr_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 162 'load' 'OutPadConv2_load_2' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_3 : Operation 163 [1/2] (1.23ns)   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 163 'load' 'Weights_load_31' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 164 [1/2] (1.23ns)   --->   "%OutPadConv2_load_3 = load i10 %OutPadConv2_addr_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 164 'load' 'OutPadConv2_load_3' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_3 : Operation 165 [1/1] (0.76ns)   --->   "%add_ln73_7 = add i8 %empty_144, i8 112" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 165 'add' 'add_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i8 %add_ln73_7" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 166 'zext' 'zext_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%Weights_addr_32 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_7" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 167 'getelementptr' 'Weights_addr_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (1.23ns)   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 168 'load' 'Weights_load_32' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 169 [1/1] (0.76ns)   --->   "%add_ln73_8 = add i8 %select_ln65, i8 4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 169 'add' 'add_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i8 %add_ln73_8" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 170 'zext' 'zext_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_4 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_8" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 171 'getelementptr' 'OutPadConv2_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (1.23ns)   --->   "%OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 172 'load' 'OutPadConv2_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_3 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln73_9 = add i8 %empty_144, i8 113" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 173 'add' 'add_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i8 %add_ln73_9" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 174 'zext' 'zext_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%Weights_addr_33 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_9" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 175 'getelementptr' 'Weights_addr_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (1.23ns)   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 176 'load' 'Weights_load_33' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 177 [1/1] (0.77ns)   --->   "%add_ln73_10 = add i9 %zext_ln67_3, i9 164" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 177 'add' 'add_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i9 %add_ln73_10" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 178 'zext' 'zext_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_5 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_10" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 179 'getelementptr' 'OutPadConv2_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (1.23ns)   --->   "%OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 180 'load' 'OutPadConv2_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 181 [2/3] (7.01ns)   --->   "%mul21_i2 = fmul i32 %bitcast_ln73, i32 %OutPadConv2_load" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 181 'fmul' 'mul21_i2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [2/3] (7.01ns)   --->   "%mul21_i70_s = fmul i32 %bitcast_ln73_1, i32 %OutPadConv2_load_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 182 'fmul' 'mul21_i70_s' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln73_2 = bitcast i32 %Weights_load_30" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 183 'bitcast' 'bitcast_ln73_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 184 [3/3] (7.01ns)   --->   "%mul21_i70_5 = fmul i32 %bitcast_ln73_2, i32 %OutPadConv2_load_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 184 'fmul' 'mul21_i70_5' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln73_3 = bitcast i32 %Weights_load_31" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 185 'bitcast' 'bitcast_ln73_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 186 [3/3] (7.01ns)   --->   "%mul21_i70_6 = fmul i32 %bitcast_ln73_3, i32 %OutPadConv2_load_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 186 'fmul' 'mul21_i70_6' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/2] (1.23ns)   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 187 'load' 'Weights_load_32' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 188 [1/2] (1.23ns)   --->   "%OutPadConv2_load_4 = load i10 %OutPadConv2_addr_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 188 'load' 'OutPadConv2_load_4' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_4 : Operation 189 [1/2] (1.23ns)   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 189 'load' 'Weights_load_33' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 190 [1/2] (1.23ns)   --->   "%OutPadConv2_load_5 = load i10 %OutPadConv2_addr_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 190 'load' 'OutPadConv2_load_5' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_4 : Operation 191 [1/1] (0.76ns)   --->   "%add_ln73_11 = add i8 %empty_144, i8 114" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 191 'add' 'add_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i8 %add_ln73_11" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 192 'zext' 'zext_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%Weights_addr_34 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_11" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 193 'getelementptr' 'Weights_addr_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 194 [2/2] (1.23ns)   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 194 'load' 'Weights_load_34' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 195 [1/1] (0.77ns)   --->   "%add_ln73_12 = add i9 %zext_ln67_3, i9 165" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 195 'add' 'add_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i9 %add_ln73_12" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 196 'zext' 'zext_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_6 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_12" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 197 'getelementptr' 'OutPadConv2_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (1.23ns)   --->   "%OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 198 'load' 'OutPadConv2_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_4 : Operation 199 [1/1] (0.76ns)   --->   "%add_ln73_13 = add i8 %empty_144, i8 115" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 199 'add' 'add_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln73_13 = zext i8 %add_ln73_13" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 200 'zext' 'zext_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%Weights_addr_35 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_13" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 201 'getelementptr' 'Weights_addr_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 202 [2/2] (1.23ns)   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 202 'load' 'Weights_load_35' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 203 [1/1] (0.77ns)   --->   "%add_ln73_14 = add i9 %zext_ln67_3, i9 166" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 203 'add' 'add_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln73_14 = zext i9 %add_ln73_14" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 204 'zext' 'zext_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_7 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_14" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 205 'getelementptr' 'OutPadConv2_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 206 [2/2] (1.23ns)   --->   "%OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 206 'load' 'OutPadConv2_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%p_cast69 = zext i8 %empty_144" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 207 'zext' 'p_cast69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 208 [1/3] (7.01ns)   --->   "%mul21_i2 = fmul i32 %bitcast_ln73, i32 %OutPadConv2_load" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 208 'fmul' 'mul21_i2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/3] (7.01ns)   --->   "%mul21_i70_s = fmul i32 %bitcast_ln73_1, i32 %OutPadConv2_load_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 209 'fmul' 'mul21_i70_s' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [2/3] (7.01ns)   --->   "%mul21_i70_5 = fmul i32 %bitcast_ln73_2, i32 %OutPadConv2_load_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 210 'fmul' 'mul21_i70_5' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [2/3] (7.01ns)   --->   "%mul21_i70_6 = fmul i32 %bitcast_ln73_3, i32 %OutPadConv2_load_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 211 'fmul' 'mul21_i70_6' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln73_4 = bitcast i32 %Weights_load_32" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 212 'bitcast' 'bitcast_ln73_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 213 [3/3] (7.01ns)   --->   "%mul21_i70_4 = fmul i32 %bitcast_ln73_4, i32 %OutPadConv2_load_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 213 'fmul' 'mul21_i70_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln73_5 = bitcast i32 %Weights_load_33" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 214 'bitcast' 'bitcast_ln73_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 215 [3/3] (7.01ns)   --->   "%mul21_i70_1 = fmul i32 %bitcast_ln73_5, i32 %OutPadConv2_load_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 215 'fmul' 'mul21_i70_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/2] (1.23ns)   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 216 'load' 'Weights_load_34' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 217 [1/2] (1.23ns)   --->   "%OutPadConv2_load_6 = load i10 %OutPadConv2_addr_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 217 'load' 'OutPadConv2_load_6' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_5 : Operation 218 [1/2] (1.23ns)   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 218 'load' 'Weights_load_35' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 219 [1/2] (1.23ns)   --->   "%OutPadConv2_load_7 = load i10 %OutPadConv2_addr_7" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 219 'load' 'OutPadConv2_load_7' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_5 : Operation 220 [1/1] (0.76ns)   --->   "%add_ln73_15 = add i9 %p_cast69, i9 116" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 220 'add' 'add_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln73_15 = zext i9 %add_ln73_15" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 221 'zext' 'zext_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%Weights_addr_36 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_15" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 222 'getelementptr' 'Weights_addr_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (1.23ns)   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 223 'load' 'Weights_load_36' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 224 [1/1] (0.77ns)   --->   "%add_ln73_16 = add i9 %zext_ln67_3, i9 167" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 224 'add' 'add_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln73_16 = zext i9 %add_ln73_16" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 225 'zext' 'zext_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_8 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_16" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 226 'getelementptr' 'OutPadConv2_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (1.23ns)   --->   "%OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 227 'load' 'OutPadConv2_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_5 : Operation 228 [1/1] (0.76ns)   --->   "%add_ln73_17 = add i9 %p_cast69, i9 117" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 228 'add' 'add_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln73_17 = zext i9 %add_ln73_17" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 229 'zext' 'zext_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%Weights_addr_37 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_17" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 230 'getelementptr' 'Weights_addr_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 231 [2/2] (1.23ns)   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 231 'load' 'Weights_load_37' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 232 [1/1] (0.77ns)   --->   "%add_ln73_18 = add i9 %zext_ln67_3, i9 168" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 232 'add' 'add_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln73_18 = zext i9 %add_ln73_18" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 233 'zext' 'zext_ln73_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_9 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_18" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 234 'getelementptr' 'OutPadConv2_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 235 [2/2] (1.23ns)   --->   "%OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 235 'load' 'OutPadConv2_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 236 [4/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i2, i32 0" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 236 'fadd' 's' <Predicate = (!icmp_ln65)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/3] (7.01ns)   --->   "%mul21_i70_5 = fmul i32 %bitcast_ln73_2, i32 %OutPadConv2_load_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 237 'fmul' 'mul21_i70_5' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/3] (7.01ns)   --->   "%mul21_i70_6 = fmul i32 %bitcast_ln73_3, i32 %OutPadConv2_load_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 238 'fmul' 'mul21_i70_6' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [2/3] (7.01ns)   --->   "%mul21_i70_4 = fmul i32 %bitcast_ln73_4, i32 %OutPadConv2_load_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 239 'fmul' 'mul21_i70_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [2/3] (7.01ns)   --->   "%mul21_i70_1 = fmul i32 %bitcast_ln73_5, i32 %OutPadConv2_load_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 240 'fmul' 'mul21_i70_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln73_6 = bitcast i32 %Weights_load_34" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 241 'bitcast' 'bitcast_ln73_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 242 [3/3] (7.01ns)   --->   "%mul21_i70_1_1 = fmul i32 %bitcast_ln73_6, i32 %OutPadConv2_load_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 242 'fmul' 'mul21_i70_1_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln73_7 = bitcast i32 %Weights_load_35" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 243 'bitcast' 'bitcast_ln73_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 244 [3/3] (7.01ns)   --->   "%mul21_i70_1_2 = fmul i32 %bitcast_ln73_7, i32 %OutPadConv2_load_7" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 244 'fmul' 'mul21_i70_1_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/2] (1.23ns)   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 245 'load' 'Weights_load_36' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 246 [1/2] (1.23ns)   --->   "%OutPadConv2_load_8 = load i10 %OutPadConv2_addr_8" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 246 'load' 'OutPadConv2_load_8' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_6 : Operation 247 [1/2] (1.23ns)   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 247 'load' 'Weights_load_37' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 248 [1/2] (1.23ns)   --->   "%OutPadConv2_load_9 = load i10 %OutPadConv2_addr_9" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 248 'load' 'OutPadConv2_load_9' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_6 : Operation 249 [1/1] (0.76ns)   --->   "%add_ln73_19 = add i9 %p_cast69, i9 118" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 249 'add' 'add_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln73_19 = zext i9 %add_ln73_19" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 250 'zext' 'zext_ln73_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%Weights_addr_38 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_19" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 251 'getelementptr' 'Weights_addr_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 252 [2/2] (1.23ns)   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 252 'load' 'Weights_load_38' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 253 [1/1] (0.77ns)   --->   "%add_ln73_20 = add i9 %zext_ln67_3, i9 328" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 253 'add' 'add_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln73_20 = zext i9 %add_ln73_20" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 254 'zext' 'zext_ln73_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_10 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_20" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 255 'getelementptr' 'OutPadConv2_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 256 [2/2] (1.23ns)   --->   "%OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 256 'load' 'OutPadConv2_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_6 : Operation 257 [1/1] (0.76ns)   --->   "%add_ln73_21 = add i9 %p_cast69, i9 119" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 257 'add' 'add_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln73_21 = zext i9 %add_ln73_21" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 258 'zext' 'zext_ln73_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%Weights_addr_39 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_21" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 259 'getelementptr' 'Weights_addr_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 260 [2/2] (1.23ns)   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 260 'load' 'Weights_load_39' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 261 [1/1] (0.77ns)   --->   "%add_ln73_22 = add i9 %zext_ln67_3, i9 329" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 261 'add' 'add_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln73_22 = zext i9 %add_ln73_22" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 262 'zext' 'zext_ln73_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_11 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_22" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 263 'getelementptr' 'OutPadConv2_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 264 [2/2] (1.23ns)   --->   "%OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 264 'load' 'OutPadConv2_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 265 [3/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i2, i32 0" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 265 'fadd' 's' <Predicate = (!icmp_ln65)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/3] (7.01ns)   --->   "%mul21_i70_4 = fmul i32 %bitcast_ln73_4, i32 %OutPadConv2_load_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 266 'fmul' 'mul21_i70_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/3] (7.01ns)   --->   "%mul21_i70_1 = fmul i32 %bitcast_ln73_5, i32 %OutPadConv2_load_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 267 'fmul' 'mul21_i70_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [2/3] (7.01ns)   --->   "%mul21_i70_1_1 = fmul i32 %bitcast_ln73_6, i32 %OutPadConv2_load_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 268 'fmul' 'mul21_i70_1_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [2/3] (7.01ns)   --->   "%mul21_i70_1_2 = fmul i32 %bitcast_ln73_7, i32 %OutPadConv2_load_7" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 269 'fmul' 'mul21_i70_1_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln73_8 = bitcast i32 %Weights_load_36" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 270 'bitcast' 'bitcast_ln73_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 271 [3/3] (7.01ns)   --->   "%mul21_i70_1_3 = fmul i32 %bitcast_ln73_8, i32 %OutPadConv2_load_8" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 271 'fmul' 'mul21_i70_1_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln73_9 = bitcast i32 %Weights_load_37" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 272 'bitcast' 'bitcast_ln73_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 273 [3/3] (7.01ns)   --->   "%mul21_i70_1_4 = fmul i32 %bitcast_ln73_9, i32 %OutPadConv2_load_9" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 273 'fmul' 'mul21_i70_1_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/2] (1.23ns)   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 274 'load' 'Weights_load_38' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 275 [1/2] (1.23ns)   --->   "%OutPadConv2_load_10 = load i10 %OutPadConv2_addr_10" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 275 'load' 'OutPadConv2_load_10' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_7 : Operation 276 [1/2] (1.23ns)   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 276 'load' 'Weights_load_39' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 277 [1/2] (1.23ns)   --->   "%OutPadConv2_load_11 = load i10 %OutPadConv2_addr_11" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 277 'load' 'OutPadConv2_load_11' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_7 : Operation 278 [1/1] (0.76ns)   --->   "%add_ln73_23 = add i9 %p_cast69, i9 120" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 278 'add' 'add_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln73_23 = zext i9 %add_ln73_23" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 279 'zext' 'zext_ln73_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%Weights_addr_40 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_23" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 280 'getelementptr' 'Weights_addr_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 281 [2/2] (1.23ns)   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 281 'load' 'Weights_load_40' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 282 [1/1] (0.77ns)   --->   "%add_ln73_24 = add i9 %zext_ln67_3, i9 330" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 282 'add' 'add_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln73_24 = zext i9 %add_ln73_24" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 283 'zext' 'zext_ln73_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_12 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_24" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 284 'getelementptr' 'OutPadConv2_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 285 [2/2] (1.23ns)   --->   "%OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 285 'load' 'OutPadConv2_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_7 : Operation 286 [1/1] (0.76ns)   --->   "%add_ln73_25 = add i9 %p_cast69, i9 121" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 286 'add' 'add_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln73_25 = zext i9 %add_ln73_25" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 287 'zext' 'zext_ln73_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%Weights_addr_41 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_25" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 288 'getelementptr' 'Weights_addr_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 289 [2/2] (1.23ns)   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 289 'load' 'Weights_load_41' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 290 [1/1] (0.77ns)   --->   "%add_ln73_26 = add i9 %zext_ln67_3, i9 331" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 290 'add' 'add_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln73_26 = zext i9 %add_ln73_26" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 291 'zext' 'zext_ln73_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_13 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_26" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 292 'getelementptr' 'OutPadConv2_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 293 [2/2] (1.23ns)   --->   "%OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 293 'load' 'OutPadConv2_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 294 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i10 %p_shl8" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 295 'zext' 'p_shl15_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 296 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %p_shl10" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 297 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i8 %select_ln65" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 298 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 299 [2/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i2, i32 0" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 299 'fadd' 's' <Predicate = (!icmp_ln65)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/3] (7.01ns)   --->   "%mul21_i70_1_1 = fmul i32 %bitcast_ln73_6, i32 %OutPadConv2_load_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 300 'fmul' 'mul21_i70_1_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/3] (7.01ns)   --->   "%mul21_i70_1_2 = fmul i32 %bitcast_ln73_7, i32 %OutPadConv2_load_7" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 301 'fmul' 'mul21_i70_1_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [2/3] (7.01ns)   --->   "%mul21_i70_1_3 = fmul i32 %bitcast_ln73_8, i32 %OutPadConv2_load_8" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 302 'fmul' 'mul21_i70_1_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [2/3] (7.01ns)   --->   "%mul21_i70_1_4 = fmul i32 %bitcast_ln73_9, i32 %OutPadConv2_load_9" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 303 'fmul' 'mul21_i70_1_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln73_10 = bitcast i32 %Weights_load_38" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 304 'bitcast' 'bitcast_ln73_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 305 [3/3] (7.01ns)   --->   "%mul21_i70_2 = fmul i32 %bitcast_ln73_10, i32 %OutPadConv2_load_10" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 305 'fmul' 'mul21_i70_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln73_11 = bitcast i32 %Weights_load_39" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 306 'bitcast' 'bitcast_ln73_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 307 [3/3] (7.01ns)   --->   "%mul21_i70_2_1 = fmul i32 %bitcast_ln73_11, i32 %OutPadConv2_load_11" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 307 'fmul' 'mul21_i70_2_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/2] (1.23ns)   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 308 'load' 'Weights_load_40' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 309 [1/2] (1.23ns)   --->   "%OutPadConv2_load_12 = load i10 %OutPadConv2_addr_12" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 309 'load' 'OutPadConv2_load_12' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_8 : Operation 310 [1/2] (1.23ns)   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 310 'load' 'Weights_load_41' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 311 [1/2] (1.23ns)   --->   "%OutPadConv2_load_13 = load i10 %OutPadConv2_addr_13" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 311 'load' 'OutPadConv2_load_13' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_8 : Operation 312 [1/1] (0.76ns)   --->   "%add_ln73_27 = add i9 %p_cast69, i9 122" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 312 'add' 'add_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln73_27 = zext i9 %add_ln73_27" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 313 'zext' 'zext_ln73_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%Weights_addr_42 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_27" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 314 'getelementptr' 'Weights_addr_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 315 [2/2] (1.23ns)   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 315 'load' 'Weights_load_42' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 316 [1/1] (0.77ns)   --->   "%add_ln73_28 = add i9 %zext_ln67_3, i9 332" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 316 'add' 'add_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln73_28 = zext i9 %add_ln73_28" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 317 'zext' 'zext_ln73_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_14 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_28" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 318 'getelementptr' 'OutPadConv2_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 319 [2/2] (1.23ns)   --->   "%OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 319 'load' 'OutPadConv2_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_8 : Operation 320 [1/1] (0.76ns)   --->   "%add_ln73_29 = add i9 %p_cast69, i9 123" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 320 'add' 'add_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln73_29 = zext i9 %add_ln73_29" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 321 'zext' 'zext_ln73_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%Weights_addr_43 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_29" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 322 'getelementptr' 'Weights_addr_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 323 [2/2] (1.23ns)   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 323 'load' 'Weights_load_43' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 324 [1/1] (0.78ns)   --->   "%add_ln73_30 = add i10 %zext_ln67_2, i10 492" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 324 'add' 'add_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln73_30 = zext i10 %add_ln73_30" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 325 'zext' 'zext_ln73_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_15 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_30" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 326 'getelementptr' 'OutPadConv2_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 327 [2/2] (1.23ns)   --->   "%OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 327 'load' 'OutPadConv2_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_8 : Operation 328 [1/1] (0.76ns)   --->   "%add_ln75_1 = add i9 %zext_ln67, i9 %zext_ln67_3" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 328 'add' 'add_ln75_1' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i9 %add_ln75_1" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 329 'zext' 'zext_ln75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.78ns)   --->   "%add_ln75 = add i11 %zext_ln75, i11 %p_shl15_cast" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 330 'add' 'add_ln75' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 331 [1/4] (6.43ns)   --->   "%s = fadd i32 %mul21_i2, i32 0" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 331 'fadd' 's' <Predicate = (!icmp_ln65)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/3] (7.01ns)   --->   "%mul21_i70_1_3 = fmul i32 %bitcast_ln73_8, i32 %OutPadConv2_load_8" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 332 'fmul' 'mul21_i70_1_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/3] (7.01ns)   --->   "%mul21_i70_1_4 = fmul i32 %bitcast_ln73_9, i32 %OutPadConv2_load_9" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 333 'fmul' 'mul21_i70_1_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [2/3] (7.01ns)   --->   "%mul21_i70_2 = fmul i32 %bitcast_ln73_10, i32 %OutPadConv2_load_10" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 334 'fmul' 'mul21_i70_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [2/3] (7.01ns)   --->   "%mul21_i70_2_1 = fmul i32 %bitcast_ln73_11, i32 %OutPadConv2_load_11" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 335 'fmul' 'mul21_i70_2_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln73_12 = bitcast i32 %Weights_load_40" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 336 'bitcast' 'bitcast_ln73_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 337 [3/3] (7.01ns)   --->   "%mul21_i70_2_2 = fmul i32 %bitcast_ln73_12, i32 %OutPadConv2_load_12" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 337 'fmul' 'mul21_i70_2_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln73_13 = bitcast i32 %Weights_load_41" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 338 'bitcast' 'bitcast_ln73_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 339 [3/3] (7.01ns)   --->   "%mul21_i70_2_3 = fmul i32 %bitcast_ln73_13, i32 %OutPadConv2_load_13" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 339 'fmul' 'mul21_i70_2_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/2] (1.23ns)   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 340 'load' 'Weights_load_42' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 341 [1/2] (1.23ns)   --->   "%OutPadConv2_load_14 = load i10 %OutPadConv2_addr_14" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 341 'load' 'OutPadConv2_load_14' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_9 : Operation 342 [1/2] (1.23ns)   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 342 'load' 'Weights_load_43' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 343 [1/2] (1.23ns)   --->   "%OutPadConv2_load_15 = load i10 %OutPadConv2_addr_15" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 343 'load' 'OutPadConv2_load_15' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_9 : Operation 344 [1/1] (0.76ns)   --->   "%add_ln73_31 = add i9 %p_cast69, i9 124" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 344 'add' 'add_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln73_31 = zext i9 %add_ln73_31" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 345 'zext' 'zext_ln73_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%Weights_addr_44 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_31" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 346 'getelementptr' 'Weights_addr_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 347 [2/2] (1.23ns)   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 347 'load' 'Weights_load_44' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 348 [1/1] (0.78ns)   --->   "%add_ln73_32 = add i10 %zext_ln67_2, i10 493" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 348 'add' 'add_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln73_32 = zext i10 %add_ln73_32" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 349 'zext' 'zext_ln73_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_16 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_32" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 350 'getelementptr' 'OutPadConv2_addr_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 351 [2/2] (1.23ns)   --->   "%OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 351 'load' 'OutPadConv2_load_16' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_9 : Operation 352 [1/1] (0.76ns)   --->   "%add_ln73_33 = add i9 %p_cast69, i9 125" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 352 'add' 'add_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln73_33 = zext i9 %add_ln73_33" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 353 'zext' 'zext_ln73_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%Weights_addr_45 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_33" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 354 'getelementptr' 'Weights_addr_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 355 [2/2] (1.23ns)   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 355 'load' 'Weights_load_45' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 356 [1/1] (0.78ns)   --->   "%add_ln73_34 = add i10 %zext_ln67_2, i10 494" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 356 'add' 'add_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln73_34 = zext i10 %add_ln73_34" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 357 'zext' 'zext_ln73_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_17 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_34" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 358 'getelementptr' 'OutPadConv2_addr_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 359 [2/2] (1.23ns)   --->   "%OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 359 'load' 'OutPadConv2_load_17' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 360 [4/4] (6.43ns)   --->   "%s_124 = fadd i32 %s, i32 %mul21_i70_s" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 360 'fadd' 's_124' <Predicate = (!icmp_ln65)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [1/3] (7.01ns)   --->   "%mul21_i70_2 = fmul i32 %bitcast_ln73_10, i32 %OutPadConv2_load_10" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 361 'fmul' 'mul21_i70_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [1/3] (7.01ns)   --->   "%mul21_i70_2_1 = fmul i32 %bitcast_ln73_11, i32 %OutPadConv2_load_11" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 362 'fmul' 'mul21_i70_2_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [2/3] (7.01ns)   --->   "%mul21_i70_2_2 = fmul i32 %bitcast_ln73_12, i32 %OutPadConv2_load_12" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 363 'fmul' 'mul21_i70_2_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 364 [2/3] (7.01ns)   --->   "%mul21_i70_2_3 = fmul i32 %bitcast_ln73_13, i32 %OutPadConv2_load_13" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 364 'fmul' 'mul21_i70_2_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln73_14 = bitcast i32 %Weights_load_42" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 365 'bitcast' 'bitcast_ln73_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 366 [3/3] (7.01ns)   --->   "%mul21_i70_2_4 = fmul i32 %bitcast_ln73_14, i32 %OutPadConv2_load_14" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 366 'fmul' 'mul21_i70_2_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln73_15 = bitcast i32 %Weights_load_43" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 367 'bitcast' 'bitcast_ln73_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 368 [3/3] (7.01ns)   --->   "%mul21_i70_3 = fmul i32 %bitcast_ln73_15, i32 %OutPadConv2_load_15" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 368 'fmul' 'mul21_i70_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 369 [1/2] (1.23ns)   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 369 'load' 'Weights_load_44' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 370 [1/2] (1.23ns)   --->   "%OutPadConv2_load_16 = load i10 %OutPadConv2_addr_16" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 370 'load' 'OutPadConv2_load_16' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_10 : Operation 371 [1/2] (1.23ns)   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 371 'load' 'Weights_load_45' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 372 [1/2] (1.23ns)   --->   "%OutPadConv2_load_17 = load i10 %OutPadConv2_addr_17" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 372 'load' 'OutPadConv2_load_17' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_10 : Operation 373 [1/1] (0.76ns)   --->   "%add_ln73_35 = add i9 %p_cast69, i9 126" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 373 'add' 'add_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln73_35 = zext i9 %add_ln73_35" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 374 'zext' 'zext_ln73_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%Weights_addr_46 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_35" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 375 'getelementptr' 'Weights_addr_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 376 [2/2] (1.23ns)   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 376 'load' 'Weights_load_46' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 377 [1/1] (0.78ns)   --->   "%add_ln73_36 = add i10 %zext_ln67_2, i10 495" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 377 'add' 'add_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln73_36 = zext i10 %add_ln73_36" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 378 'zext' 'zext_ln73_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_18 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_36" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 379 'getelementptr' 'OutPadConv2_addr_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 380 [2/2] (1.23ns)   --->   "%OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 380 'load' 'OutPadConv2_load_18' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_10 : Operation 381 [1/1] (0.76ns)   --->   "%add_ln73_37 = add i9 %p_cast69, i9 127" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 381 'add' 'add_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln73_37 = zext i9 %add_ln73_37" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 382 'zext' 'zext_ln73_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%Weights_addr_47 = getelementptr i32 %Weights, i64 0, i64 %zext_ln73_37" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 383 'getelementptr' 'Weights_addr_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 384 [2/2] (1.23ns)   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 384 'load' 'Weights_load_47' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 385 [1/1] (0.78ns)   --->   "%add_ln73_38 = add i10 %zext_ln67_2, i10 496" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 385 'add' 'add_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln73_38 = zext i10 %add_ln73_38" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 386 'zext' 'zext_ln73_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_19 = getelementptr i32 %OutPadConv2, i64 0, i64 %zext_ln73_38" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 387 'getelementptr' 'OutPadConv2_addr_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 388 [2/2] (1.23ns)   --->   "%OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 388 'load' 'OutPadConv2_load_19' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 389 [3/4] (6.43ns)   --->   "%s_124 = fadd i32 %s, i32 %mul21_i70_s" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 389 'fadd' 's_124' <Predicate = (!icmp_ln65)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/3] (7.01ns)   --->   "%mul21_i70_2_2 = fmul i32 %bitcast_ln73_12, i32 %OutPadConv2_load_12" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 390 'fmul' 'mul21_i70_2_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/3] (7.01ns)   --->   "%mul21_i70_2_3 = fmul i32 %bitcast_ln73_13, i32 %OutPadConv2_load_13" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 391 'fmul' 'mul21_i70_2_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [2/3] (7.01ns)   --->   "%mul21_i70_2_4 = fmul i32 %bitcast_ln73_14, i32 %OutPadConv2_load_14" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 392 'fmul' 'mul21_i70_2_4' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [2/3] (7.01ns)   --->   "%mul21_i70_3 = fmul i32 %bitcast_ln73_15, i32 %OutPadConv2_load_15" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 393 'fmul' 'mul21_i70_3' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln73_16 = bitcast i32 %Weights_load_44" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 394 'bitcast' 'bitcast_ln73_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 395 [3/3] (7.01ns)   --->   "%mul21_i70_3_1 = fmul i32 %bitcast_ln73_16, i32 %OutPadConv2_load_16" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 395 'fmul' 'mul21_i70_3_1' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln73_17 = bitcast i32 %Weights_load_45" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 396 'bitcast' 'bitcast_ln73_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 397 [3/3] (7.01ns)   --->   "%mul21_i70_3_2 = fmul i32 %bitcast_ln73_17, i32 %OutPadConv2_load_17" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 397 'fmul' 'mul21_i70_3_2' <Predicate = (!icmp_ln65)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/2] (1.23ns)   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 398 'load' 'Weights_load_46' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 399 [1/2] (1.23ns)   --->   "%OutPadConv2_load_18 = load i10 %OutPadConv2_addr_18" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 399 'load' 'OutPadConv2_load_18' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>
ST_11 : Operation 400 [1/2] (1.23ns)   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 400 'load' 'Weights_load_47' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 401 [1/2] (1.23ns)   --->   "%OutPadConv2_load_19 = load i10 %OutPadConv2_addr_19" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 401 'load' 'OutPadConv2_load_19' <Predicate = (!icmp_ln65)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 656> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 402 [2/4] (6.43ns)   --->   "%s_124 = fadd i32 %s, i32 %mul21_i70_s" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 402 'fadd' 's_124' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 403 [1/3] (7.01ns)   --->   "%mul21_i70_2_4 = fmul i32 %bitcast_ln73_14, i32 %OutPadConv2_load_14" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 403 'fmul' 'mul21_i70_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [1/3] (7.01ns)   --->   "%mul21_i70_3 = fmul i32 %bitcast_ln73_15, i32 %OutPadConv2_load_15" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 404 'fmul' 'mul21_i70_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 405 [2/3] (7.01ns)   --->   "%mul21_i70_3_1 = fmul i32 %bitcast_ln73_16, i32 %OutPadConv2_load_16" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 405 'fmul' 'mul21_i70_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [2/3] (7.01ns)   --->   "%mul21_i70_3_2 = fmul i32 %bitcast_ln73_17, i32 %OutPadConv2_load_17" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 406 'fmul' 'mul21_i70_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln73_18 = bitcast i32 %Weights_load_46" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 407 'bitcast' 'bitcast_ln73_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 408 [3/3] (7.01ns)   --->   "%mul21_i70_3_3 = fmul i32 %bitcast_ln73_18, i32 %OutPadConv2_load_18" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 408 'fmul' 'mul21_i70_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln73_19 = bitcast i32 %Weights_load_47" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 409 'bitcast' 'bitcast_ln73_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [3/3] (7.01ns)   --->   "%mul21_i70_3_4 = fmul i32 %bitcast_ln73_19, i32 %OutPadConv2_load_19" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 410 'fmul' 'mul21_i70_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 411 [1/4] (6.43ns)   --->   "%s_124 = fadd i32 %s, i32 %mul21_i70_s" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 411 'fadd' 's_124' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/3] (7.01ns)   --->   "%mul21_i70_3_1 = fmul i32 %bitcast_ln73_16, i32 %OutPadConv2_load_16" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 412 'fmul' 'mul21_i70_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/3] (7.01ns)   --->   "%mul21_i70_3_2 = fmul i32 %bitcast_ln73_17, i32 %OutPadConv2_load_17" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 413 'fmul' 'mul21_i70_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [2/3] (7.01ns)   --->   "%mul21_i70_3_3 = fmul i32 %bitcast_ln73_18, i32 %OutPadConv2_load_18" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 414 'fmul' 'mul21_i70_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [2/3] (7.01ns)   --->   "%mul21_i70_3_4 = fmul i32 %bitcast_ln73_19, i32 %OutPadConv2_load_19" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 415 'fmul' 'mul21_i70_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 416 [4/4] (6.43ns)   --->   "%s_125 = fadd i32 %s_124, i32 %mul21_i70_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 416 'fadd' 's_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [1/3] (7.01ns)   --->   "%mul21_i70_3_3 = fmul i32 %bitcast_ln73_18, i32 %OutPadConv2_load_18" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 417 'fmul' 'mul21_i70_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 418 [1/3] (7.01ns)   --->   "%mul21_i70_3_4 = fmul i32 %bitcast_ln73_19, i32 %OutPadConv2_load_19" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 418 'fmul' 'mul21_i70_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 419 [3/4] (6.43ns)   --->   "%s_125 = fadd i32 %s_124, i32 %mul21_i70_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 419 'fadd' 's_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 420 [2/4] (6.43ns)   --->   "%s_125 = fadd i32 %s_124, i32 %mul21_i70_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 420 'fadd' 's_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 421 [1/4] (6.43ns)   --->   "%s_125 = fadd i32 %s_124, i32 %mul21_i70_5" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 421 'fadd' 's_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 422 [4/4] (6.43ns)   --->   "%s_126 = fadd i32 %s_125, i32 %mul21_i70_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 422 'fadd' 's_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 423 [3/4] (6.43ns)   --->   "%s_126 = fadd i32 %s_125, i32 %mul21_i70_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 423 'fadd' 's_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 424 [2/4] (6.43ns)   --->   "%s_126 = fadd i32 %s_125, i32 %mul21_i70_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 424 'fadd' 's_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 425 [1/4] (6.43ns)   --->   "%s_126 = fadd i32 %s_125, i32 %mul21_i70_6" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 425 'fadd' 's_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 426 [4/4] (6.43ns)   --->   "%s_127 = fadd i32 %s_126, i32 %mul21_i70_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 426 'fadd' 's_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 427 [3/4] (6.43ns)   --->   "%s_127 = fadd i32 %s_126, i32 %mul21_i70_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 427 'fadd' 's_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 428 [2/4] (6.43ns)   --->   "%s_127 = fadd i32 %s_126, i32 %mul21_i70_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 428 'fadd' 's_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 429 [1/4] (6.43ns)   --->   "%s_127 = fadd i32 %s_126, i32 %mul21_i70_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 429 'fadd' 's_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 430 [4/4] (6.43ns)   --->   "%s_128 = fadd i32 %s_127, i32 %mul21_i70_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 430 'fadd' 's_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 431 [3/4] (6.43ns)   --->   "%s_128 = fadd i32 %s_127, i32 %mul21_i70_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 431 'fadd' 's_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 432 [2/4] (6.43ns)   --->   "%s_128 = fadd i32 %s_127, i32 %mul21_i70_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 432 'fadd' 's_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 433 [1/4] (6.43ns)   --->   "%s_128 = fadd i32 %s_127, i32 %mul21_i70_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 433 'fadd' 's_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 434 [4/4] (6.43ns)   --->   "%s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 434 'fadd' 's_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 435 [3/4] (6.43ns)   --->   "%s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 435 'fadd' 's_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 436 [2/4] (6.43ns)   --->   "%s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 436 'fadd' 's_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 437 [1/4] (6.43ns)   --->   "%s_129 = fadd i32 %s_128, i32 %mul21_i70_1_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 437 'fadd' 's_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 438 [4/4] (6.43ns)   --->   "%s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 438 'fadd' 's_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 439 [3/4] (6.43ns)   --->   "%s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 439 'fadd' 's_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 440 [2/4] (6.43ns)   --->   "%s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 440 'fadd' 's_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 441 [1/4] (6.43ns)   --->   "%s_130 = fadd i32 %s_129, i32 %mul21_i70_1_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 441 'fadd' 's_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 442 [4/4] (6.43ns)   --->   "%s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 442 'fadd' 's_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 443 [3/4] (6.43ns)   --->   "%s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 443 'fadd' 's_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 444 [2/4] (6.43ns)   --->   "%s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 444 'fadd' 's_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 445 [1/4] (6.43ns)   --->   "%s_131 = fadd i32 %s_130, i32 %mul21_i70_1_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 445 'fadd' 's_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 446 [4/4] (6.43ns)   --->   "%s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 446 'fadd' 's_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 447 [3/4] (6.43ns)   --->   "%s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 447 'fadd' 's_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 448 [2/4] (6.43ns)   --->   "%s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 448 'fadd' 's_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 449 [1/4] (6.43ns)   --->   "%s_132 = fadd i32 %s_131, i32 %mul21_i70_1_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 449 'fadd' 's_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 450 [4/4] (6.43ns)   --->   "%s_133 = fadd i32 %s_132, i32 %mul21_i70_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 450 'fadd' 's_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 451 [3/4] (6.43ns)   --->   "%s_133 = fadd i32 %s_132, i32 %mul21_i70_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 451 'fadd' 's_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 452 [2/4] (6.43ns)   --->   "%s_133 = fadd i32 %s_132, i32 %mul21_i70_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 452 'fadd' 's_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 453 [1/4] (6.43ns)   --->   "%s_133 = fadd i32 %s_132, i32 %mul21_i70_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 453 'fadd' 's_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 454 [4/4] (6.43ns)   --->   "%s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 454 'fadd' 's_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 455 [3/4] (6.43ns)   --->   "%s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 455 'fadd' 's_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 456 [2/4] (6.43ns)   --->   "%s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 456 'fadd' 's_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 457 [1/4] (6.43ns)   --->   "%s_134 = fadd i32 %s_133, i32 %mul21_i70_2_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 457 'fadd' 's_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 458 [4/4] (6.43ns)   --->   "%s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 458 'fadd' 's_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 459 [3/4] (6.43ns)   --->   "%s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 459 'fadd' 's_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 460 [2/4] (6.43ns)   --->   "%s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 460 'fadd' 's_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 461 [1/4] (6.43ns)   --->   "%s_135 = fadd i32 %s_134, i32 %mul21_i70_2_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 461 'fadd' 's_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 462 [4/4] (6.43ns)   --->   "%s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 462 'fadd' 's_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 463 [3/4] (6.43ns)   --->   "%s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 463 'fadd' 's_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 464 [2/4] (6.43ns)   --->   "%s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 464 'fadd' 's_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 465 [1/4] (6.43ns)   --->   "%s_136 = fadd i32 %s_135, i32 %mul21_i70_2_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 465 'fadd' 's_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 466 [4/4] (6.43ns)   --->   "%s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 466 'fadd' 's_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 467 [3/4] (6.43ns)   --->   "%s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 467 'fadd' 's_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 468 [2/4] (6.43ns)   --->   "%s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 468 'fadd' 's_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 469 [1/4] (6.43ns)   --->   "%s_137 = fadd i32 %s_136, i32 %mul21_i70_2_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 469 'fadd' 's_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 470 [4/4] (6.43ns)   --->   "%s_138 = fadd i32 %s_137, i32 %mul21_i70_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 470 'fadd' 's_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 471 [3/4] (6.43ns)   --->   "%s_138 = fadd i32 %s_137, i32 %mul21_i70_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 471 'fadd' 's_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 472 [2/4] (6.43ns)   --->   "%s_138 = fadd i32 %s_137, i32 %mul21_i70_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 472 'fadd' 's_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 473 [1/4] (6.43ns)   --->   "%s_138 = fadd i32 %s_137, i32 %mul21_i70_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 473 'fadd' 's_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 474 [4/4] (6.43ns)   --->   "%s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 474 'fadd' 's_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 475 [3/4] (6.43ns)   --->   "%s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 475 'fadd' 's_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 476 [2/4] (6.43ns)   --->   "%s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 476 'fadd' 's_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 477 [1/4] (6.43ns)   --->   "%s_139 = fadd i32 %s_138, i32 %mul21_i70_3_1" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 477 'fadd' 's_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 478 [4/4] (6.43ns)   --->   "%s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 478 'fadd' 's_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 479 [3/4] (6.43ns)   --->   "%s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 479 'fadd' 's_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 480 [2/4] (6.43ns)   --->   "%s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 480 'fadd' 's_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %select_ln65_1" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 481 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 482 [1/1] (0.77ns)   --->   "%arrayidx17_sum = add i9 %zext_ln65, i9 268" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 482 'add' 'arrayidx17_sum' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 483 [1/1] (0.00ns)   --->   "%arrayidx17_sum_cast = zext i9 %arrayidx17_sum" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 483 'zext' 'arrayidx17_sum_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 484 [1/1] (0.00ns)   --->   "%Weights_addr_27 = getelementptr i32 %Weights, i64 0, i64 %arrayidx17_sum_cast" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 484 'getelementptr' 'Weights_addr_27' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 485 [2/2] (1.23ns)   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 485 'load' 'Weights_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_77 : Operation 486 [1/4] (6.43ns)   --->   "%s_140 = fadd i32 %s_139, i32 %mul21_i70_3_2" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 486 'fadd' 's_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 487 [1/2] (1.23ns)   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 487 'load' 'Weights_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_78 : Operation 488 [4/4] (6.43ns)   --->   "%s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 488 'fadd' 's_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 489 [3/4] (6.43ns)   --->   "%s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 489 'fadd' 's_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 490 [2/4] (6.43ns)   --->   "%s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 490 'fadd' 's_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 518 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 518 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 491 [1/4] (6.43ns)   --->   "%s_141 = fadd i32 %s_140, i32 %mul21_i70_3_3" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 491 'fadd' 's_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 492 [4/4] (6.43ns)   --->   "%s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 492 'fadd' 's_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 493 [3/4] (6.43ns)   --->   "%s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 493 'fadd' 's_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 494 [2/4] (6.43ns)   --->   "%s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 494 'fadd' 's_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 495 [1/4] (6.43ns)   --->   "%s_142 = fadd i32 %s_141, i32 %mul21_i70_3_4" [Conv.cpp:73->CNN.cpp:35]   --->   Operation 495 'fadd' 's_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 496 [1/1] (0.00ns)   --->   "%empty_145 = bitcast i32 %Weights_load_27" [Conv.cpp:65->CNN.cpp:35]   --->   Operation 496 'bitcast' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 497 [4/4] (6.43ns)   --->   "%add28_i2 = fadd i32 %s_142, i32 %empty_145" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 497 'fadd' 'add28_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 498 [3/4] (6.43ns)   --->   "%add28_i2 = fadd i32 %s_142, i32 %empty_145" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 498 'fadd' 'add28_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 499 [2/4] (6.43ns)   --->   "%add28_i2 = fadd i32 %s_142, i32 %empty_145" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 499 'fadd' 'add28_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 500 [1/4] (6.43ns)   --->   "%add28_i2 = fadd i32 %s_142, i32 %empty_145" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 500 'fadd' 'add28_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.78>
ST_90 : Operation 501 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_olt  i32 %add28_i2, i32 0" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 501 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.46>
ST_91 : Operation 502 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_65_1_loop_for_ap_2_str"   --->   Operation 502 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 503 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 503 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 504 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 504 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %add28_i2" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 505 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln75, i32 23, i32 30" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 506 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %bitcast_ln75" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 507 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 508 [1/1] (0.76ns)   --->   "%icmp_ln75 = icmp_ne  i8 %tmp_14, i8 255" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 508 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 509 [1/1] (0.92ns)   --->   "%icmp_ln75_1 = icmp_eq  i23 %trunc_ln75, i23 0" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 509 'icmp' 'icmp_ln75_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 510 'or' 'or_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 511 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_olt  i32 %add28_i2, i32 0" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 511 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%and_ln75 = and i1 %or_ln75, i1 %tmp_15" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 512 'and' 'and_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i11 %add_ln75" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 513 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 514 [1/1] (0.00ns)   --->   "%OutConv2_addr = getelementptr i32 %OutConv2, i64 0, i64 %zext_ln75_1" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 514 'getelementptr' 'OutConv2_addr' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 515 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln75 = select i1 %and_ln75, i32 0, i32 %add28_i2" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 515 'select' 'select_ln75' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 516 [1/1] (1.23ns)   --->   "%store_ln75 = store i32 %select_ln75, i11 %OutConv2_addr" [Conv.cpp:75->CNN.cpp:35]   --->   Operation 516 'store' 'store_ln75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_91 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln67 = br void %loop_for_fc_2.i" [Conv.cpp:67->CNN.cpp:35]   --->   Operation 517 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.390ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln65', Conv.cpp:65->CNN.cpp:35) of constant 0 on local variable 'n', Conv.cpp:65->CNN.cpp:35 [9]  (0.427 ns)
	'load' operation 4 bit ('n_load', Conv.cpp:65->CNN.cpp:35) on local variable 'n', Conv.cpp:65->CNN.cpp:35 [19]  (0.000 ns)
	'add' operation 4 bit ('add_ln65_1', Conv.cpp:65->CNN.cpp:35) [24]  (0.797 ns)
	'select' operation 4 bit ('select_ln65_1', Conv.cpp:65->CNN.cpp:35) [25]  (0.391 ns)
	'add' operation 8 bit ('empty_144', Conv.cpp:65->CNN.cpp:35) [32]  (0.773 ns)
	'add' operation 8 bit ('add_ln73', Conv.cpp:73->CNN.cpp:35) [47]  (0.765 ns)
	'getelementptr' operation 14 bit ('Weights_addr_28', Conv.cpp:73->CNN.cpp:35) [49]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_28', Conv.cpp:73->CNN.cpp:35) on array 'Weights' [50]  (1.237 ns)

 <State 2>: 2.002ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln73_3', Conv.cpp:73->CNN.cpp:35) [67]  (0.765 ns)
	'getelementptr' operation 14 bit ('Weights_addr_30', Conv.cpp:73->CNN.cpp:35) [69]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_30', Conv.cpp:73->CNN.cpp:35) on array 'Weights' [70]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i2', Conv.cpp:73->CNN.cpp:35) [54]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i2', Conv.cpp:73->CNN.cpp:35) [54]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i2', Conv.cpp:73->CNN.cpp:35) [54]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_5', Conv.cpp:73->CNN.cpp:35) [76]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_4', Conv.cpp:73->CNN.cpp:35) [98]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_1_1', Conv.cpp:73->CNN.cpp:35) [120]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_1_3', Conv.cpp:73->CNN.cpp:35) [142]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_2', Conv.cpp:73->CNN.cpp:35) [164]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_2_2', Conv.cpp:73->CNN.cpp:35) [186]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_2_4', Conv.cpp:73->CNN.cpp:35) [208]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_3_1', Conv.cpp:73->CNN.cpp:35) [230]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i70_3_3', Conv.cpp:73->CNN.cpp:35) [252]  (7.016 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [77]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [77]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [77]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [88]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [88]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [88]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [88]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [99]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [99]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [99]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [99]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [110]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [110]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [110]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [110]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [121]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [121]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [121]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [121]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [132]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [132]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [132]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [132]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [143]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [143]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [143]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [143]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [154]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [154]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [154]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [154]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [165]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [165]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [165]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [165]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [176]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [176]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [176]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [176]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [187]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [187]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [187]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [187]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [198]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [198]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [198]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [198]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [209]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [209]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [209]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [209]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [220]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [220]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [220]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [220]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [231]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [231]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [231]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [231]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [242]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [242]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [242]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [242]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [253]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [253]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [253]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [253]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [264]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [264]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [264]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:73->CNN.cpp:35) [264]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i2', Conv.cpp:75->CNN.cpp:35) [265]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i2', Conv.cpp:75->CNN.cpp:35) [265]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i2', Conv.cpp:75->CNN.cpp:35) [265]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i2', Conv.cpp:75->CNN.cpp:35) [265]  (6.437 ns)

 <State 90>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_15', Conv.cpp:75->CNN.cpp:35) [272]  (2.782 ns)

 <State 91>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_15', Conv.cpp:75->CNN.cpp:35) [272]  (2.782 ns)
	'and' operation 1 bit ('and_ln75', Conv.cpp:75->CNN.cpp:35) [273]  (0.000 ns)
	'select' operation 32 bit ('select_ln75', Conv.cpp:75->CNN.cpp:35) [279]  (0.449 ns)
	'store' operation 0 bit ('store_ln75', Conv.cpp:75->CNN.cpp:35) of variable 'select_ln75', Conv.cpp:75->CNN.cpp:35 on array 'OutConv2' [280]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
