{"vcs1":{"timestamp_begin":1732443304.274962051, "rt":3.15, "ut":1.55, "st":0.37}}
{"vcselab":{"timestamp_begin":1732443307.508812500, "rt":1.19, "ut":0.33, "st":0.06}}
{"link":{"timestamp_begin":1732443308.768280540, "rt":0.44, "ut":0.27, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732443303.526061549}
{"VCS_COMP_START_TIME": 1732443303.526061549}
{"VCS_COMP_END_TIME": 1732443336.766304584}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 367980}}
{"stitch_vcselab": {"peak_mem": 242232}}
